Analysis & Synthesis report for mejia_sc_cpu_Dec5
Sun Dec 13 18:37:49 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for mejia_inst_mem_Dec5:INST_MEM|altsyncram:altsyncram_component|altsyncram_3q24:auto_generated
 13. Source assignments for mejia_reg_file_Dec5:REG_FILE1|altsyncram:altsyncram_component|altsyncram_br24:auto_generated
 14. Source assignments for mejia_reg_file_Dec5:REG_FILE2|altsyncram:altsyncram_component|altsyncram_br24:auto_generated
 15. Source assignments for mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component|altsyncram_ut24:auto_generated
 16. Parameter Settings for User Entity Instance: mejia_inst_mem_Dec5:INST_MEM|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: mejia_reg_file_Dec5:REG_FILE1|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: mejia_reg_file_Dec5:REG_FILE2|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP|lpm_add_sub:LPM_ADD_SUB_component
 20. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:SUB_OP|lpm_add_sub:LPM_ADD_SUB_component
 21. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_compare_Dec5:COMP_OP|lpm_compare:LPM_COMPARE_component
 22. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1|lpm_add_sub:LPM_ADD_SUB_component
 23. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_2|lpm_add_sub:LPM_ADD_SUB_component
 24. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_3|lpm_add_sub:LPM_ADD_SUB_component
 25. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_4|lpm_add_sub:LPM_ADD_SUB_component
 26. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_5|lpm_add_sub:LPM_ADD_SUB_component
 27. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_6|lpm_add_sub:LPM_ADD_SUB_component
 28. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_7|lpm_add_sub:LPM_ADD_SUB_component
 29. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_8|lpm_add_sub:LPM_ADD_SUB_component
 30. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_9|lpm_add_sub:LPM_ADD_SUB_component
 31. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_10|lpm_add_sub:LPM_ADD_SUB_component
 32. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_11|lpm_add_sub:LPM_ADD_SUB_component
 33. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_12|lpm_add_sub:LPM_ADD_SUB_component
 34. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_13|lpm_add_sub:LPM_ADD_SUB_component
 35. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_14|lpm_add_sub:LPM_ADD_SUB_component
 36. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_15|lpm_add_sub:LPM_ADD_SUB_component
 37. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_16|lpm_add_sub:LPM_ADD_SUB_component
 38. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_17|lpm_add_sub:LPM_ADD_SUB_component
 39. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_18|lpm_add_sub:LPM_ADD_SUB_component
 40. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_19|lpm_add_sub:LPM_ADD_SUB_component
 41. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_20|lpm_add_sub:LPM_ADD_SUB_component
 42. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_21|lpm_add_sub:LPM_ADD_SUB_component
 43. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_22|lpm_add_sub:LPM_ADD_SUB_component
 44. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_23|lpm_add_sub:LPM_ADD_SUB_component
 45. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_24|lpm_add_sub:LPM_ADD_SUB_component
 46. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_25|lpm_add_sub:LPM_ADD_SUB_component
 47. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_26|lpm_add_sub:LPM_ADD_SUB_component
 48. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_27|lpm_add_sub:LPM_ADD_SUB_component
 49. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_28|lpm_add_sub:LPM_ADD_SUB_component
 50. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_29|lpm_add_sub:LPM_ADD_SUB_component
 51. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_30|lpm_add_sub:LPM_ADD_SUB_component
 52. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_31|lpm_add_sub:LPM_ADD_SUB_component
 53. Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component
 54. Parameter Settings for User Entity Instance: mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: mejia_pcadder_Dec5:first_add|lpm_add_sub:LPM_ADD_SUB_component
 56. Parameter Settings for User Entity Instance: mejia_pcadder_Dec5:sec_add|lpm_add_sub:LPM_ADD_SUB_component
 57. altsyncram Parameter Settings by Entity Instance
 58. Port Connectivity Checks: "mejia_register32_Dec5:PC_reg"
 59. Port Connectivity Checks: "mejia_pcadder_Dec5:sec_add"
 60. Port Connectivity Checks: "mejia_pcadder_Dec5:first_add"
 61. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP"
 62. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_31"
 63. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_30"
 64. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_29"
 65. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_28"
 66. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_27"
 67. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_26"
 68. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_25"
 69. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_24"
 70. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_23"
 71. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_22"
 72. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_21"
 73. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_20"
 74. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_19"
 75. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_18"
 76. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_17"
 77. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_16"
 78. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_15"
 79. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_14"
 80. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_13"
 81. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_12"
 82. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_11"
 83. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_10"
 84. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_9"
 85. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_8"
 86. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_7"
 87. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_6"
 88. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_5"
 89. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_4"
 90. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_3"
 91. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_2"
 92. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1"
 93. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP"
 94. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:SUB_OP"
 95. Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP"
 96. Port Connectivity Checks: "mejia_reg_file_Dec5:REG_FILE1"
 97. Port Connectivity Checks: "mejia_inst_mem_Dec5:INST_MEM"
 98. Post-Synthesis Netlist Statistics for Top Partition
 99. Elapsed Time Per Partition
100. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 13 18:37:49 2020       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; mejia_sc_cpu_Dec5                           ;
; Top-level Entity Name           ; mejia_sc_cpu_Dec5                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 262                                         ;
; Total pins                      ; 143                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,115,584                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; mejia_sc_cpu_Dec5  ; mejia_sc_cpu_Dec5  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------+---------+
; mejia_mux_Dec5.vhd               ; yes             ; User VHDL File                   ; D:/Documents/Quartus Projects/Final Lab/mejia_mux_Dec5.vhd                              ;         ;
; mejia_extend_Dec5.vhd            ; yes             ; User VHDL File                   ; D:/Documents/Quartus Projects/Final Lab/mejia_extend_Dec5.vhd                           ;         ;
; mejia_megaddsub_Dec5.vhd         ; yes             ; User Wizard-Generated File       ; D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd                        ;         ;
; mejia_or_op_Dec5.vhd             ; yes             ; User VHDL File                   ; D:/Documents/Quartus Projects/Final Lab/mejia_or_op_Dec5.vhd                            ;         ;
; mejia_and_op_Dec5.vhd            ; yes             ; User VHDL File                   ; D:/Documents/Quartus Projects/Final Lab/mejia_and_op_Dec5.vhd                           ;         ;
; mejia_data_mem_Dec5.mif          ; yes             ; User Memory Initialization File  ; D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.mif                         ;         ;
; mejia_data_mem_Dec5.vhd          ; yes             ; User Wizard-Generated File       ; D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd                         ;         ;
; mejia_reg_file_Dec5.mif          ; yes             ; User Memory Initialization File  ; D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.mif                         ;         ;
; mejia_reg_file_Dec5.vhd          ; yes             ; User Wizard-Generated File       ; D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd                         ;         ;
; mejia_control_Dec5.vhd           ; yes             ; User VHDL File                   ; D:/Documents/Quartus Projects/Final Lab/mejia_control_Dec5.vhd                          ;         ;
; mejia_alu_Dec5.vhd               ; yes             ; User VHDL File                   ; D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd                              ;         ;
; mejia_sc_cpu_Dec5.vhd            ; yes             ; User VHDL File                   ; D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd                           ;         ;
; mejia_compare_Dec5.vhd           ; yes             ; User Wizard-Generated File       ; D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd                          ;         ;
; mejia_and_Dec5.vhd               ; yes             ; User VHDL File                   ; D:/Documents/Quartus Projects/Final Lab/mejia_and_Dec5.vhd                              ;         ;
; mejia_register32_Dec5.vhd        ; yes             ; User VHDL File                   ; D:/Documents/Quartus Projects/Final Lab/mejia_register32_Dec5.vhd                       ;         ;
; mejia_pcadder_Dec5.vhd           ; yes             ; User Wizard-Generated File       ; D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd                          ;         ;
; mejia_inst_mem_Dec5.mif          ; yes             ; User Memory Initialization File  ; D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.mif                         ;         ;
; mejia_inst_mem_Dec5.vhd          ; yes             ; User Wizard-Generated File       ; D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd                         ;         ;
; mejia_and32_Dec5.vhd             ; yes             ; User VHDL File                   ; D:/Documents/Quartus Projects/Final Lab/mejia_and32_Dec5.vhd                            ;         ;
; mejia_nbadder_Dec5.vhd           ; yes             ; User Wizard-Generated File       ; D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd                          ;         ;
; mejia_arr_mult2_Dec5.vhd         ; yes             ; User VHDL File                   ; D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd                        ;         ;
; mejia_div_Dec5.vhd               ; yes             ; User Wizard-Generated File       ; D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd                              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_3q24.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/Documents/Quartus Projects/Final Lab/db/altsyncram_3q24.tdf                          ;         ;
; db/altsyncram_br24.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/Documents/Quartus Projects/Final Lab/db/altsyncram_br24.tdf                          ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_d6h.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/Documents/Quartus Projects/Final Lab/db/add_sub_d6h.tdf                              ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf         ;         ;
; comptree.inc                     ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/comptree.inc            ;         ;
; db/cmpr_ufg.tdf                  ; yes             ; Auto-Generated Megafunction      ; D:/Documents/Quartus Projects/Final Lab/db/cmpr_ufg.tdf                                 ;         ;
; db/add_sub_ici.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/Documents/Quartus Projects/Final Lab/db/add_sub_ici.tdf                              ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_irp.tdf            ; yes             ; Auto-Generated Megafunction      ; D:/Documents/Quartus Projects/Final Lab/db/lpm_divide_irp.tdf                           ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction      ; D:/Documents/Quartus Projects/Final Lab/db/sign_div_unsign_9nh.tdf                      ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction      ; D:/Documents/Quartus Projects/Final Lab/db/alt_u_div_o2f.tdf                            ;         ;
; db/altsyncram_ut24.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/Documents/Quartus Projects/Final Lab/db/altsyncram_ut24.tdf                          ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction      ; D:/Documents/Quartus Projects/Final Lab/db/decode_dla.tdf                               ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction      ; D:/Documents/Quartus Projects/Final Lab/db/decode_61a.tdf                               ;         ;
; db/mux_ahb.tdf                   ; yes             ; Auto-Generated Megafunction      ; D:/Documents/Quartus Projects/Final Lab/db/mux_ahb.tdf                                  ;         ;
; db/add_sub_f5i.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/Documents/Quartus Projects/Final Lab/db/add_sub_f5i.tdf                              ;         ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 1215        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 2193        ;
;     -- 7 input functions                    ; 1           ;
;     -- 6 input functions                    ; 209         ;
;     -- 5 input functions                    ; 553         ;
;     -- 4 input functions                    ; 759         ;
;     -- <=3 input functions                  ; 671         ;
;                                             ;             ;
; Dedicated logic registers                   ; 262         ;
;                                             ;             ;
; I/O pins                                    ; 143         ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 2115584     ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 614         ;
; Total fan-out                               ; 15728       ;
; Average fan-out                             ; 5.09        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                         ; Entity Name           ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |mejia_sc_cpu_Dec5                              ; 2193 (1)            ; 262 (224)                 ; 2115584           ; 0          ; 143  ; 0            ; |mejia_sc_cpu_Dec5                                                                                                                                                          ; mejia_sc_cpu_Dec5     ; work         ;
;    |mejia_alu_Dec5:ALU|                         ; 1894 (36)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU                                                                                                                                       ; mejia_alu_Dec5        ; work         ;
;       |mejia_arr_mult2_Dec5:MULT_OP|            ; 654 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP                                                                                                          ; mejia_arr_mult2_Dec5  ; work         ;
;          |mejia_and32_Dec5:AND_10|              ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND12|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND12                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND13|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND13                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND14|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND14                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND15|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND15                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND16|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND16                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND17|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND17                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND18|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND18                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND19|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND19                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND1                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND20|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND20                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND21|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND21                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND22|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND22                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND23|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND23                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND2                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND3                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND4|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND4                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND5|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND5                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND6|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND6                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND7|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND7                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND8|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND8                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND9|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_10|mejia_and_Dec5:AND9                                                              ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_11|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND13|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND13                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND14|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_11|mejia_and_Dec5:AND14                                                             ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_12|              ; 19 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND10|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND10                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND11|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND11                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND14|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND14                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND15|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND15                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND16|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND16                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND17|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND17                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND18|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND18                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND19|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND19                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND1                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND20|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND20                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND21|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND21                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND2                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND3                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND4|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND4                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND5|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND5                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND6|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND6                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND7|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND7                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND8|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND8                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND9|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_12|mejia_and_Dec5:AND9                                                              ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_13|              ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND15|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND15                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND16|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND16                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_13|mejia_and_Dec5:AND1                                                              ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_14|              ; 17 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND10|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND10                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND11|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND11                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND12|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND12                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND13|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND13                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND16|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND16                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND17|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND17                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND18|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND18                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND19|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND19                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND1                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND2                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND3                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND4|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND4                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND5|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND5                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND6|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND6                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND7|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND7                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND8|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND8                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND9|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_14|mejia_and_Dec5:AND9                                                              ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_15|              ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND17|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND17                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND18|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_15|mejia_and_Dec5:AND18                                                             ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_16|              ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND10|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND10                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND11|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND11                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND12|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND12                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND13|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND13                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND14|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND14                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND15|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND15                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND1                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND2                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND3                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND4|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND4                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND5|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND5                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND6|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND6                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND7|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND7                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND8|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND8                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND9|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_16|mejia_and_Dec5:AND9                                                              ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_19|              ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND10|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND10                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND11|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND11                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND12|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND12                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND13|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND13                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND14|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND14                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND1                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND2                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND3                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND4|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND4                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND5|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND5                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND6|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND6                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND7|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND7                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND8|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND8                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND9|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_19|mejia_and_Dec5:AND9                                                              ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_1|               ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1                                                                                   ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND3                                                               ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_20|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_20|mejia_and_Dec5:AND1                                                              ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_21|              ; 12 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND10|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND10                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND11|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND11                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND12|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND12                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND1                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND2                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND3                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND4|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND4                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND5|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND5                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND6|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND6                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND7|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND7                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND8|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND8                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND9|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_21|mejia_and_Dec5:AND9                                                              ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_23|              ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND10|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND10                                                             ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND1                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND2                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND3                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND4|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND4                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND5|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND5                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND6|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND6                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND7|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND7                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND8|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND8                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND9|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_23|mejia_and_Dec5:AND9                                                              ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_25|              ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND1                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND2                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND3                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND4|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND4                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND5|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND5                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND6|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND6                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND7|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND7                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND8|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_25|mejia_and_Dec5:AND8                                                              ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_26|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_26|mejia_and_Dec5:AND1                                                              ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_27|              ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND1                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND2                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND3                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND4|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND4                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND5|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND5                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND6|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_27|mejia_and_Dec5:AND6                                                              ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_29|              ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND1                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND2                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND3                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND4|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_29|mejia_and_Dec5:AND4                                                              ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_2|               ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2                                                                                   ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND10|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND10                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND11|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND11                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND12|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND12                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND13|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND13                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND14|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND14                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND15|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND15                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND16|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND16                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND17|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND17                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND18|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND18                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND19|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND19                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND1                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND20|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND20                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND21|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND21                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND22|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND22                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND23|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND23                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND24|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND24                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND25|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND25                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND26|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND26                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND27|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND27                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND28|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND28                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND29|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND29                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND30|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND30                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND31|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND31                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND3                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND4|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND4                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND5|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND5                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND6|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND6                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND7|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND7                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND8|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND8                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND9|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_2|mejia_and_Dec5:AND9                                                               ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_30|              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30                                                                                  ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_30|mejia_and_Dec5:AND1                                                              ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_3|               ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3                                                                                   ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND5|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND5                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND6|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_3|mejia_and_Dec5:AND6                                                               ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_4|               ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4                                                                                   ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND10|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND10                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND11|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND11                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND12|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND12                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND13|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND13                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND14|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND14                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND15|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND15                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND16|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND16                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND17|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND17                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND18|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND18                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND19|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND19                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND1                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND20|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND20                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND21|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND21                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND22|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND22                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND23|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND23                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND24|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND24                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND25|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND25                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND26|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND26                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND27|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND27                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND28|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND28                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND29|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND29                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND2                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND3                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND6|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND6                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND7|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND7                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND8|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND8                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND9|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_4|mejia_and_Dec5:AND9                                                               ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_5|               ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5                                                                                   ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND7|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND7                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND8|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_5|mejia_and_Dec5:AND8                                                               ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_6|               ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6                                                                                   ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND10|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND10                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND11|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND11                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND12|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND12                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND13|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND13                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND14|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND14                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND15|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND15                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND16|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND16                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND17|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND17                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND18|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND18                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND19|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND19                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND1                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND20|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND20                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND21|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND21                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND22|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND22                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND23|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND23                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND24|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND24                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND25|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND25                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND26|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND26                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND27|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND27                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND2                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND3                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND4|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND4                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND5|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND5                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND8|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND8                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND9|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_6|mejia_and_Dec5:AND9                                                               ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_7|               ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7                                                                                   ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND10|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND10                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND1                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND9|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_7|mejia_and_Dec5:AND9                                                               ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_8|               ; 23 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8                                                                                   ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND10|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND10                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND11|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND11                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND12|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND12                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND13|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND13                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND14|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND14                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND15|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND15                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND16|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND16                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND17|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND17                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND18|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND18                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND19|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND19                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND1|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND1                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND20|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND20                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND21|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND21                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND22|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND22                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND23|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND23                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND24|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND24                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND25|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND25                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND2                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND3                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND4|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND4                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND5|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND5                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND6|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND6                                                               ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND7|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_8|mejia_and_Dec5:AND7                                                               ; mejia_and_Dec5        ; work         ;
;          |mejia_and32_Dec5:AND_9|               ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9                                                                                   ; mejia_and32_Dec5      ; work         ;
;             |mejia_and_Dec5:AND11|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND11                                                              ; mejia_and_Dec5        ; work         ;
;             |mejia_and_Dec5:AND12|              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_9|mejia_and_Dec5:AND12                                                              ; mejia_and_Dec5        ; work         ;
;          |mejia_nbadder_Dec5:ADD_11|            ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_11                                                                                ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_11|lpm_add_sub:LPM_ADD_SUB_component                                              ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_11|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                   ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_13|            ; 73 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_13                                                                                ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 73 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_13|lpm_add_sub:LPM_ADD_SUB_component                                              ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 73 (73)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_13|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                   ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_15|            ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_15                                                                                ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_15|lpm_add_sub:LPM_ADD_SUB_component                                              ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_15|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                   ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_16|            ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_16                                                                                ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_16|lpm_add_sub:LPM_ADD_SUB_component                                              ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_16|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                   ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_18|            ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_18                                                                                ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_18|lpm_add_sub:LPM_ADD_SUB_component                                              ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_18|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                   ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_1|             ; 36 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1                                                                                 ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 36 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1|lpm_add_sub:LPM_ADD_SUB_component                                               ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                    ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_20|            ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_20                                                                                ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_20|lpm_add_sub:LPM_ADD_SUB_component                                              ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_20|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                   ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_22|            ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_22                                                                                ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_22|lpm_add_sub:LPM_ADD_SUB_component                                              ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                   ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_24|            ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_24                                                                                ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_24|lpm_add_sub:LPM_ADD_SUB_component                                              ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_24|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                   ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_26|            ; 34 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_26                                                                                ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 34 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_26|lpm_add_sub:LPM_ADD_SUB_component                                              ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_26|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                   ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_28|            ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_28                                                                                ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_28|lpm_add_sub:LPM_ADD_SUB_component                                              ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_28|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                   ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_30|            ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_30                                                                                ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_30|lpm_add_sub:LPM_ADD_SUB_component                                              ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_30|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                   ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_31|            ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_31                                                                                ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_31|lpm_add_sub:LPM_ADD_SUB_component                                              ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_31|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                   ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_3|             ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_3                                                                                 ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_3|lpm_add_sub:LPM_ADD_SUB_component                                               ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_3|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                    ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_5|             ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_5                                                                                 ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 28 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_5|lpm_add_sub:LPM_ADD_SUB_component                                               ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_5|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                    ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_7|             ; 55 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_7                                                                                 ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 55 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_7|lpm_add_sub:LPM_ADD_SUB_component                                               ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_7|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                    ; add_sub_ici           ; work         ;
;          |mejia_nbadder_Dec5:ADD_9|             ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_9                                                                                 ; mejia_nbadder_Dec5    ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component| ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_9|lpm_add_sub:LPM_ADD_SUB_component                                               ; lpm_add_sub           ; work         ;
;                |add_sub_ici:auto_generated|     ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_9|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated                    ; add_sub_ici           ; work         ;
;       |mejia_compare_Dec5:COMP_OP|              ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_compare_Dec5:COMP_OP                                                                                                            ; mejia_compare_Dec5    ; work         ;
;          |lpm_compare:LPM_COMPARE_component|    ; 10 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_compare_Dec5:COMP_OP|lpm_compare:LPM_COMPARE_component                                                                          ; lpm_compare           ; work         ;
;             |cmpr_ufg:auto_generated|           ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_compare_Dec5:COMP_OP|lpm_compare:LPM_COMPARE_component|cmpr_ufg:auto_generated                                                  ; cmpr_ufg              ; work         ;
;       |mejia_div_Dec5:DIV_OP|                   ; 1099 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP                                                                                                                 ; mejia_div_Dec5        ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|      ; 1099 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component                                                                                 ; lpm_divide            ; work         ;
;             |lpm_divide_irp:auto_generated|     ; 1099 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated                                                   ; lpm_divide_irp        ; work         ;
;                |sign_div_unsign_9nh:divider|    ; 1099 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated|sign_div_unsign_9nh:divider                       ; sign_div_unsign_9nh   ; work         ;
;                   |alt_u_div_o2f:divider|       ; 1099 (1099)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider ; alt_u_div_o2f         ; work         ;
;       |mejia_megaddsub_Dec5:ADD_OP|             ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP                                                                                                           ; mejia_megaddsub_Dec5  ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|    ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP|lpm_add_sub:LPM_ADD_SUB_component                                                                         ; lpm_add_sub           ; work         ;
;             |add_sub_d6h:auto_generated|        ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP|lpm_add_sub:LPM_ADD_SUB_component|add_sub_d6h:auto_generated                                              ; add_sub_d6h           ; work         ;
;       |mejia_megaddsub_Dec5:SUB_OP|             ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:SUB_OP                                                                                                           ; mejia_megaddsub_Dec5  ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|    ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:SUB_OP|lpm_add_sub:LPM_ADD_SUB_component                                                                         ; lpm_add_sub           ; work         ;
;             |add_sub_d6h:auto_generated|        ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:SUB_OP|lpm_add_sub:LPM_ADD_SUB_component|add_sub_d6h:auto_generated                                              ; add_sub_d6h           ; work         ;
;       |mejia_or_op_Dec5:OR_OP|                  ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_or_op_Dec5:OR_OP                                                                                                                ; mejia_or_op_Dec5      ; work         ;
;    |mejia_and_Dec5:AND_PC|                      ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_and_Dec5:AND_PC                                                                                                                                    ; mejia_and_Dec5        ; work         ;
;    |mejia_control_Dec5:CONTR_SIG|               ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_control_Dec5:CONTR_SIG                                                                                                                             ; mejia_control_Dec5    ; work         ;
;    |mejia_data_mem_Dec5:data_mem|               ; 16 (0)              ; 6 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_data_mem_Dec5:data_mem                                                                                                                             ; mejia_data_mem_Dec5   ; work         ;
;       |altsyncram:altsyncram_component|         ; 16 (0)              ; 6 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component                                                                                             ; altsyncram            ; work         ;
;          |altsyncram_ut24:auto_generated|       ; 16 (0)              ; 6 (6)                     ; 2097152           ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component|altsyncram_ut24:auto_generated                                                              ; altsyncram_ut24       ; work         ;
;             |decode_61a:rden_decode|            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component|altsyncram_ut24:auto_generated|decode_61a:rden_decode                                       ; decode_61a            ; work         ;
;             |decode_dla:decode3|                ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component|altsyncram_ut24:auto_generated|decode_dla:decode3                                           ; decode_dla            ; work         ;
;    |mejia_extend_Dec5:IMMex_16|                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_extend_Dec5:IMMex_16                                                                                                                               ; mejia_extend_Dec5     ; work         ;
;    |mejia_inst_mem_Dec5:INST_MEM|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_inst_mem_Dec5:INST_MEM                                                                                                                             ; mejia_inst_mem_Dec5   ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_inst_mem_Dec5:INST_MEM|altsyncram:altsyncram_component                                                                                             ; altsyncram            ; work         ;
;          |altsyncram_3q24:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_inst_mem_Dec5:INST_MEM|altsyncram:altsyncram_component|altsyncram_3q24:auto_generated                                                              ; altsyncram_3q24       ; work         ;
;    |mejia_mux_Dec5:mux_1|                       ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_mux_Dec5:mux_1                                                                                                                                     ; mejia_mux_Dec5        ; work         ;
;    |mejia_mux_Dec5:mux_3|                       ; 129 (129)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_mux_Dec5:mux_3                                                                                                                                     ; mejia_mux_Dec5        ; work         ;
;    |mejia_mux_Dec5:mux_4|                       ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_mux_Dec5:mux_4                                                                                                                                     ; mejia_mux_Dec5        ; work         ;
;    |mejia_pcadder_Dec5:first_add|               ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_pcadder_Dec5:first_add                                                                                                                             ; mejia_pcadder_Dec5    ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|       ; 30 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_pcadder_Dec5:first_add|lpm_add_sub:LPM_ADD_SUB_component                                                                                           ; lpm_add_sub           ; work         ;
;          |add_sub_f5i:auto_generated|           ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_pcadder_Dec5:first_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_f5i:auto_generated                                                                ; add_sub_f5i           ; work         ;
;    |mejia_pcadder_Dec5:sec_add|                 ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_pcadder_Dec5:sec_add                                                                                                                               ; mejia_pcadder_Dec5    ; work         ;
;       |lpm_add_sub:LPM_ADD_SUB_component|       ; 32 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_pcadder_Dec5:sec_add|lpm_add_sub:LPM_ADD_SUB_component                                                                                             ; lpm_add_sub           ; work         ;
;          |add_sub_f5i:auto_generated|           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_pcadder_Dec5:sec_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_f5i:auto_generated                                                                  ; add_sub_f5i           ; work         ;
;    |mejia_reg_file_Dec5:REG_FILE1|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_reg_file_Dec5:REG_FILE1                                                                                                                            ; mejia_reg_file_Dec5   ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_reg_file_Dec5:REG_FILE1|altsyncram:altsyncram_component                                                                                            ; altsyncram            ; work         ;
;          |altsyncram_br24:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_reg_file_Dec5:REG_FILE1|altsyncram:altsyncram_component|altsyncram_br24:auto_generated                                                             ; altsyncram_br24       ; work         ;
;    |mejia_reg_file_Dec5:REG_FILE2|              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_reg_file_Dec5:REG_FILE2                                                                                                                            ; mejia_reg_file_Dec5   ; work         ;
;       |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_reg_file_Dec5:REG_FILE2|altsyncram:altsyncram_component                                                                                            ; altsyncram            ; work         ;
;          |altsyncram_br24:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_reg_file_Dec5:REG_FILE2|altsyncram:altsyncram_component|altsyncram_br24:auto_generated                                                             ; altsyncram_br24       ; work         ;
;    |mejia_register32_Dec5:PC_reg|               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |mejia_sc_cpu_Dec5|mejia_register32_Dec5:PC_reg                                                                                                                             ; mejia_register32_Dec5 ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; Name                                                                                                    ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                     ;
+---------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component|altsyncram_ut24:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; 65536        ; 32           ; --           ; --           ; 2097152 ; mejia_data_mem_Dec5.mif ;
; mejia_inst_mem_Dec5:INST_MEM|altsyncram:altsyncram_component|altsyncram_3q24:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; 512          ; 32           ; --           ; --           ; 16384   ; mejia_inst_mem_Dec5.mif ;
; mejia_reg_file_Dec5:REG_FILE1|altsyncram:altsyncram_component|altsyncram_br24:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; mejia_reg_file_Dec5.mif ;
; mejia_reg_file_Dec5:REG_FILE2|altsyncram:altsyncram_component|altsyncram_br24:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; mejia_reg_file_Dec5.mif ;
+---------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                              ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------+--------------------------+
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP                            ; mejia_megaddsub_Dec5.vhd ;
; Altera ; LPM_COMPARE  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_compare_Dec5:COMP_OP                             ; mejia_compare_Dec5.vhd   ;
; Altera ; LPM_DIVIDE   ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP                                  ; mejia_div_Dec5.vhd       ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1  ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_2  ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_3  ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_4  ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_5  ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_6  ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_7  ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_8  ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_9  ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_10 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_11 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_12 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_13 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_14 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_15 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_16 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_17 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_18 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_19 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_20 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_21 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_22 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_23 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_24 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_25 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_26 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_27 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_28 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_29 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_30 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_31 ; mejia_nbadder_Dec5.vhd   ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:SUB_OP                            ; mejia_megaddsub_Dec5.vhd ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_data_mem_Dec5:data_mem                                              ; mejia_data_mem_Dec5.vhd  ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_pcadder_Dec5:first_add                                              ; mejia_pcadder_Dec5.vhd   ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_inst_mem_Dec5:INST_MEM                                              ; mejia_inst_mem_Dec5.vhd  ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_reg_file_Dec5:REG_FILE1                                             ; mejia_reg_file_Dec5.vhd  ;
; Altera ; RAM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_reg_file_Dec5:REG_FILE2                                             ; mejia_reg_file_Dec5.vhd  ;
; Altera ; LPM_ADD_SUB  ; 16.1    ; N/A          ; N/A          ; |mejia_sc_cpu_Dec5|mejia_pcadder_Dec5:sec_add                                                ; mejia_pcadder_Dec5.vhd   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------+--------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 262   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 8:1                ; 15 bits   ; 75 LEs        ; 75 LEs               ; 0 LEs                  ; No         ; |mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|Mux21   ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |mejia_sc_cpu_Dec5|mejia_mux_Dec5:mux_3|X[5]  ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |mejia_sc_cpu_Dec5|mejia_mux_Dec5:mux_3|X[31] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for mejia_inst_mem_Dec5:INST_MEM|altsyncram:altsyncram_component|altsyncram_3q24:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for mejia_reg_file_Dec5:REG_FILE1|altsyncram:altsyncram_component|altsyncram_br24:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for mejia_reg_file_Dec5:REG_FILE2|altsyncram:altsyncram_component|altsyncram_br24:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component|altsyncram_ut24:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_inst_mem_Dec5:INST_MEM|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+--------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                       ;
+------------------------------------+-------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                    ;
; WIDTH_A                            ; 32                      ; Signed Integer                             ;
; WIDTHAD_A                          ; 9                       ; Signed Integer                             ;
; NUMWORDS_A                         ; 512                     ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                    ;
; WIDTH_B                            ; 1                       ; Signed Integer                             ;
; WIDTHAD_B                          ; 1                       ; Signed Integer                             ;
; NUMWORDS_B                         ; 0                       ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                       ; Signed Integer                             ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                    ;
; INIT_FILE                          ; mejia_inst_mem_Dec5.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                       ; Signed Integer                             ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_3q24         ; Untyped                                    ;
+------------------------------------+-------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_reg_file_Dec5:REG_FILE1|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+---------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                        ;
+------------------------------------+-------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT         ; Untyped                                     ;
; WIDTH_A                            ; 32                      ; Signed Integer                              ;
; WIDTHAD_A                          ; 5                       ; Signed Integer                              ;
; NUMWORDS_A                         ; 32                      ; Signed Integer                              ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                     ;
; WIDTH_B                            ; 32                      ; Signed Integer                              ;
; WIDTHAD_B                          ; 5                       ; Signed Integer                              ;
; NUMWORDS_B                         ; 32                      ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK0                  ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                  ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                                     ;
; OUTDATA_REG_B                      ; CLOCK0                  ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                       ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                     ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                     ;
; INIT_FILE                          ; mejia_reg_file_Dec5.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                  ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                  ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                       ; Signed Integer                              ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_br24         ; Untyped                                     ;
+------------------------------------+-------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_reg_file_Dec5:REG_FILE2|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+---------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                        ;
+------------------------------------+-------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT         ; Untyped                                     ;
; WIDTH_A                            ; 32                      ; Signed Integer                              ;
; WIDTHAD_A                          ; 5                       ; Signed Integer                              ;
; NUMWORDS_A                         ; 32                      ; Signed Integer                              ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                     ;
; WIDTH_B                            ; 32                      ; Signed Integer                              ;
; WIDTHAD_B                          ; 5                       ; Signed Integer                              ;
; NUMWORDS_B                         ; 32                      ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK0                  ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                  ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                  ; Untyped                                     ;
; OUTDATA_REG_B                      ; CLOCK0                  ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                       ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                     ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                     ;
; INIT_FILE                          ; mejia_reg_file_Dec5.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                  ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                  ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                       ; Signed Integer                              ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_br24         ; Untyped                                     ;
+------------------------------------+-------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                ;
; CBXI_PARAMETER         ; add_sub_d6h ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:SUB_OP|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                   ;
+------------------------+-------------+----------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                         ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                     ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                ;
; USE_WYS                ; OFF         ; Untyped                                                                                ;
; STYLE                  ; FAST        ; Untyped                                                                                ;
; CBXI_PARAMETER         ; add_sub_d6h ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                         ;
+------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_compare_Dec5:COMP_OP|lpm_compare:LPM_COMPARE_component ;
+------------------------+-----------+-----------------------------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                                    ;
+------------------------+-----------+-----------------------------------------------------------------------------------------+
; lpm_width              ; 32        ; Signed Integer                                                                          ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                                                 ;
; LPM_PIPELINE           ; 0         ; Untyped                                                                                 ;
; CHAIN_SIZE             ; 8         ; Untyped                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                                                 ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                                                 ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                                                      ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                                                    ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                                                 ;
; CBXI_PARAMETER         ; cmpr_ufg  ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                                          ;
+------------------------+-----------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_2|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_3|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_4|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_5|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_6|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_7|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_8|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_9|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                          ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                          ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                          ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                          ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                          ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                          ;
; USE_WYS                ; OFF         ; Untyped                                                                                                          ;
; STYLE                  ; FAST        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                          ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_10|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_11|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_12|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_13|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_14|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_15|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_16|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_17|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_18|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_19|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_20|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_21|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_22|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_23|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_24|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_25|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_26|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_27|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_28|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_29|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_30|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_31|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                              ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                    ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                                                           ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                           ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                           ;
; USE_WYS                ; OFF         ; Untyped                                                                                                           ;
; STYLE                  ; FAST        ; Untyped                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_ici ; Untyped                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                    ;
+------------------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                        ;
+------------------------+----------------+-----------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                              ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                     ;
; CBXI_PARAMETER         ; lpm_divide_irp ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                              ;
+------------------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+--------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                       ;
+------------------------------------+-------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                    ;
; WIDTH_A                            ; 32                      ; Signed Integer                             ;
; WIDTHAD_A                          ; 16                      ; Signed Integer                             ;
; NUMWORDS_A                         ; 65536                   ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                    ;
; WIDTH_B                            ; 1                       ; Signed Integer                             ;
; WIDTHAD_B                          ; 1                       ; Signed Integer                             ;
; NUMWORDS_B                         ; 0                       ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                       ; Signed Integer                             ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                    ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                    ;
; INIT_FILE                          ; mejia_data_mem_Dec5.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                       ; Signed Integer                             ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_ut24         ; Untyped                                    ;
+------------------------------------+-------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_pcadder_Dec5:first_add|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+----------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                       ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                   ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                              ;
; STYLE                  ; FAST        ; Untyped                                                              ;
; CBXI_PARAMETER         ; add_sub_f5i ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                       ;
+------------------------+-------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mejia_pcadder_Dec5:sec_add|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+--------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                               ;
+------------------------+-------------+--------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                            ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                 ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                            ;
; STYLE                  ; FAST        ; Untyped                                                            ;
; CBXI_PARAMETER         ; add_sub_f5i ; Untyped                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                     ;
+------------------------+-------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 4                                                             ;
; Entity Instance                           ; mejia_inst_mem_Dec5:INST_MEM|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 512                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 0                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; mejia_reg_file_Dec5:REG_FILE1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 32                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 32                                                            ;
;     -- NUMWORDS_B                         ; 32                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; mejia_reg_file_Dec5:REG_FILE2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 32                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 32                                                            ;
;     -- NUMWORDS_B                         ; 32                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                   ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 65536                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 0                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "mejia_register32_Dec5:PC_reg" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                   ;
; clr  ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_pcadder_Dec5:sec_add"                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_pcadder_Dec5:first_add"                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; datab[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; remain ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_31" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_30" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_29" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_28" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_27" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_26" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_25" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_24" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_23" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_22" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_21" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_20" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_19" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_18" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_17" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_16" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_15" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_14" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_13" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_12" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_11" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_10" ;
+------+-------+----------+-----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                     ;
+------+-------+----------+-----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                ;
+------+-------+----------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_9" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_8" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_7" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_6" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_5" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_4" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_3" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_2" ;
+------+-------+----------+----------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                               ;
+------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1" ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------+
; cin       ; Input ; Info     ; Stuck at GND                                                          ;
; dataa[31] ; Input ; Info     ; Stuck at GND                                                          ;
+-----------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP"                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rtout[63..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:SUB_OP"                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; add_sub  ; Input  ; Info     ; Stuck at GND                                                                        ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP"                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; add_sub  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "mejia_reg_file_Dec5:REG_FILE1" ;
+--------+-------+----------+-------------------------------+
; Port   ; Type  ; Severity ; Details                       ;
+--------+-------+----------+-------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                  ;
; wren_a ; Input ; Info     ; Stuck at GND                  ;
+--------+-------+----------+-------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "mejia_inst_mem_Dec5:INST_MEM" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; data ; Input ; Info     ; Stuck at GND                   ;
; wren ; Input ; Info     ; Stuck at GND                   ;
+------+-------+----------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 262                         ;
;     SLD               ; 32                          ;
;     plain             ; 230                         ;
; arriav_lcell_comb     ; 2193                        ;
;     arith             ; 976                         ;
;         0 data inputs ; 66                          ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 80                          ;
;         4 data inputs ; 433                         ;
;         5 data inputs ; 367                         ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 1089                        ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 308                         ;
;         3 data inputs ; 59                          ;
;         4 data inputs ; 326                         ;
;         5 data inputs ; 186                         ;
;         6 data inputs ; 209                         ;
;     shared            ; 127                         ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 109                         ;
; boundary_port         ; 143                         ;
; stratixv_ram_block    ; 352                         ;
;                       ;                             ;
; Max LUT depth         ; 112.30                      ;
; Average LUT depth     ; 50.84                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun Dec 13 18:37:33 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_sc_cpu_Dec5 -c mejia_sc_cpu_Dec5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mejia_mux_dec5.vhd
    Info (12022): Found design unit 1: mejia_mux_Dec5-Behavioral File: D:/Documents/Quartus Projects/Final Lab/mejia_mux_Dec5.vhd Line: 11
    Info (12023): Found entity 1: mejia_mux_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_mux_Dec5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mejia_extend_dec5.vhd
    Info (12022): Found design unit 1: mejia_extend_Dec5-arch File: D:/Documents/Quartus Projects/Final Lab/mejia_extend_Dec5.vhd Line: 11
    Info (12023): Found entity 1: mejia_extend_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_extend_Dec5.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mejia_megaddsub_dec5.vhd
    Info (12022): Found design unit 1: mejia_megaddsub_dec5-SYN File: D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd Line: 55
    Info (12023): Found entity 1: mejia_megaddsub_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mejia_or_op_dec5.vhd
    Info (12022): Found design unit 1: mejia_or_op_Dec5-arch File: D:/Documents/Quartus Projects/Final Lab/mejia_or_op_Dec5.vhd Line: 9
    Info (12023): Found entity 1: mejia_or_op_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_or_op_Dec5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mejia_and_op_dec5.vhd
    Info (12022): Found design unit 1: mejia_and_op_Dec5-arch File: D:/Documents/Quartus Projects/Final Lab/mejia_and_op_Dec5.vhd Line: 10
    Info (12023): Found entity 1: mejia_and_op_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_and_op_Dec5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mejia_data_mem_dec5.vhd
    Info (12022): Found design unit 1: mejia_data_mem_dec5-SYN File: D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd Line: 55
    Info (12023): Found entity 1: mejia_data_mem_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mejia_reg_file_dec5.vhd
    Info (12022): Found design unit 1: mejia_reg_file_dec5-SYN File: D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd Line: 59
    Info (12023): Found entity 1: mejia_reg_file_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mejia_control_dec5.vhd
    Info (12022): Found design unit 1: mejia_control_Dec5-arch File: D:/Documents/Quartus Projects/Final Lab/mejia_control_Dec5.vhd Line: 11
    Info (12023): Found entity 1: mejia_control_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_control_Dec5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mejia_alu_dec5.vhd
    Info (12022): Found design unit 1: mejia_alu_Dec5-arch File: D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd Line: 11
    Info (12023): Found entity 1: mejia_alu_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mejia_sc_cpu_dec5.vhd
    Info (12022): Found design unit 1: mejia_sc_cpu_Dec5-arch File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 14
    Info (12023): Found entity 1: mejia_sc_cpu_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mejia_compare_dec5.vhd
    Info (12022): Found design unit 1: mejia_compare_dec5-SYN File: D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd Line: 53
    Info (12023): Found entity 1: mejia_compare_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mejia_and_dec5.vhd
    Info (12022): Found design unit 1: mejia_and_Dec5-arch File: D:/Documents/Quartus Projects/Final Lab/mejia_and_Dec5.vhd Line: 10
    Info (12023): Found entity 1: mejia_and_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_and_Dec5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mejia_register32_dec5.vhd
    Info (12022): Found design unit 1: mejia_register32_Dec5-arch File: D:/Documents/Quartus Projects/Final Lab/mejia_register32_Dec5.vhd Line: 11
    Info (12023): Found entity 1: mejia_register32_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_register32_Dec5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mejia_pcadder_dec5.vhd
    Info (12022): Found design unit 1: mejia_pcadder_dec5-SYN File: D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd Line: 55
    Info (12023): Found entity 1: mejia_pcadder_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mejia_inst_mem_dec5.vhd
    Info (12022): Found design unit 1: mejia_inst_mem_dec5-SYN File: D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd Line: 55
    Info (12023): Found entity 1: mejia_inst_mem_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mejia_and32_dec5.vhd
    Info (12022): Found design unit 1: mejia_and32_Dec5-arch File: D:/Documents/Quartus Projects/Final Lab/mejia_and32_Dec5.vhd Line: 10
    Info (12023): Found entity 1: mejia_and32_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_and32_Dec5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mejia_nbadder_dec5.vhd
    Info (12022): Found design unit 1: mejia_nbadder_dec5-SYN File: D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd Line: 55
    Info (12023): Found entity 1: mejia_nbadder_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mejia_arr_mult2_dec5.vhd
    Info (12022): Found design unit 1: mejia_arr_mult2_Dec5-arch File: D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd Line: 9
    Info (12023): Found entity 1: mejia_arr_mult2_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mejia_div_dec5.vhd
    Info (12022): Found design unit 1: mejia_div_dec5-SYN File: D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd Line: 54
    Info (12023): Found entity 1: mejia_div_Dec5 File: D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd Line: 43
Info (12127): Elaborating entity "mejia_sc_cpu_Dec5" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at mejia_sc_cpu_Dec5.vhd(98): used explicit default value for signal "data1" because signal was never assigned a value File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 98
Warning (10540): VHDL Signal Declaration warning at mejia_sc_cpu_Dec5.vhd(99): used explicit default value for signal "w1" because signal was never assigned a value File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 99
Warning (10540): VHDL Signal Declaration warning at mejia_sc_cpu_Dec5.vhd(100): used explicit default value for signal "ld1" because signal was never assigned a value File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 100
Warning (10541): VHDL Signal Declaration warning at mejia_sc_cpu_Dec5.vhd(101): used implicit default value for signal "ci" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 101
Warning (10036): Verilog HDL or VHDL warning at mejia_sc_cpu_Dec5.vhd(101): object "co1" assigned a value but never read File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 101
Warning (10036): Verilog HDL or VHDL warning at mejia_sc_cpu_Dec5.vhd(101): object "co2" assigned a value but never read File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 101
Warning (10540): VHDL Signal Declaration warning at mejia_sc_cpu_Dec5.vhd(102): used explicit default value for signal "add4" because signal was never assigned a value File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 102
Info (12128): Elaborating entity "mejia_inst_mem_Dec5" for hierarchy "mejia_inst_mem_Dec5:INST_MEM" File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 116
Info (12128): Elaborating entity "altsyncram" for hierarchy "mejia_inst_mem_Dec5:INST_MEM|altsyncram:altsyncram_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "mejia_inst_mem_Dec5:INST_MEM|altsyncram:altsyncram_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd Line: 62
Info (12133): Instantiated megafunction "mejia_inst_mem_Dec5:INST_MEM|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "mejia_inst_mem_Dec5.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3q24.tdf
    Info (12023): Found entity 1: altsyncram_3q24 File: D:/Documents/Quartus Projects/Final Lab/db/altsyncram_3q24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3q24" for hierarchy "mejia_inst_mem_Dec5:INST_MEM|altsyncram:altsyncram_component|altsyncram_3q24:auto_generated" File: d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (64) in the Memory Initialization File "D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.mif" -- setting initial value for remaining addresses to 0 File: D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd Line: 62
Info (12128): Elaborating entity "mejia_control_Dec5" for hierarchy "mejia_control_Dec5:CONTR_SIG" File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 123
Info (12128): Elaborating entity "mejia_reg_file_Dec5" for hierarchy "mejia_reg_file_Dec5:REG_FILE1" File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "mejia_reg_file_Dec5:REG_FILE1|altsyncram:altsyncram_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "mejia_reg_file_Dec5:REG_FILE1|altsyncram:altsyncram_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd Line: 68
Info (12133): Instantiated megafunction "mejia_reg_file_Dec5:REG_FILE1|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mejia_reg_file_Dec5.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_br24.tdf
    Info (12023): Found entity 1: altsyncram_br24 File: D:/Documents/Quartus Projects/Final Lab/db/altsyncram_br24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_br24" for hierarchy "mejia_reg_file_Dec5:REG_FILE1|altsyncram:altsyncram_component|altsyncram_br24:auto_generated" File: d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mejia_extend_Dec5" for hierarchy "mejia_extend_Dec5:IMMex_16" File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 143
Info (12128): Elaborating entity "mejia_mux_Dec5" for hierarchy "mejia_mux_Dec5:mux_1" File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 147
Info (12128): Elaborating entity "mejia_alu_Dec5" for hierarchy "mejia_alu_Dec5:ALU" File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 151
Warning (10540): VHDL Signal Declaration warning at mejia_alu_Dec5.vhd(51): used explicit default value for signal "z0" because signal was never assigned a value File: D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd Line: 51
Warning (10036): Verilog HDL or VHDL warning at mejia_alu_Dec5.vhd(51): object "z9" assigned a value but never read File: D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd Line: 51
Warning (10540): VHDL Signal Declaration warning at mejia_alu_Dec5.vhd(53): used explicit default value for signal "z6" because signal was never assigned a value File: D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at mejia_alu_Dec5.vhd(53): object "x" assigned a value but never read File: D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd Line: 53
Warning (10492): VHDL Process Statement warning at mejia_alu_Dec5.vhd(110): signal "z0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd Line: 110
Warning (10492): VHDL Process Statement warning at mejia_alu_Dec5.vhd(116): signal "z8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd Line: 116
Warning (10492): VHDL Process Statement warning at mejia_alu_Dec5.vhd(119): signal "z0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd Line: 119
Info (12128): Elaborating entity "mejia_megaddsub_Dec5" for hierarchy "mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP" File: D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd Line: 57
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP|lpm_add_sub:LPM_ADD_SUB_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd Line: 83
Info (12130): Elaborated megafunction instantiation "mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP|lpm_add_sub:LPM_ADD_SUB_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd Line: 83
Info (12133): Instantiated megafunction "mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd Line: 83
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_d6h.tdf
    Info (12023): Found entity 1: add_sub_d6h File: D:/Documents/Quartus Projects/Final Lab/db/add_sub_d6h.tdf Line: 26
Info (12128): Elaborating entity "add_sub_d6h" for hierarchy "mejia_alu_Dec5:ALU|mejia_megaddsub_Dec5:ADD_OP|lpm_add_sub:LPM_ADD_SUB_component|add_sub_d6h:auto_generated" File: d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "mejia_or_op_Dec5" for hierarchy "mejia_alu_Dec5:ALU|mejia_or_op_Dec5:OR_OP" File: D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd Line: 71
Info (12128): Elaborating entity "mejia_and_op_Dec5" for hierarchy "mejia_alu_Dec5:ALU|mejia_and_op_Dec5:AND_OP" File: D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd Line: 75
Info (12128): Elaborating entity "mejia_compare_Dec5" for hierarchy "mejia_alu_Dec5:ALU|mejia_compare_Dec5:COMP_OP" File: D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd Line: 79
Info (12128): Elaborating entity "lpm_compare" for hierarchy "mejia_alu_Dec5:ALU|mejia_compare_Dec5:COMP_OP|lpm_compare:LPM_COMPARE_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd Line: 75
Info (12130): Elaborated megafunction instantiation "mejia_alu_Dec5:ALU|mejia_compare_Dec5:COMP_OP|lpm_compare:LPM_COMPARE_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd Line: 75
Info (12133): Instantiated megafunction "mejia_alu_Dec5:ALU|mejia_compare_Dec5:COMP_OP|lpm_compare:LPM_COMPARE_component" with the following parameter: File: D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd Line: 75
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ufg.tdf
    Info (12023): Found entity 1: cmpr_ufg File: D:/Documents/Quartus Projects/Final Lab/db/cmpr_ufg.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ufg" for hierarchy "mejia_alu_Dec5:ALU|mejia_compare_Dec5:COMP_OP|lpm_compare:LPM_COMPARE_component|cmpr_ufg:auto_generated" File: d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "mejia_arr_mult2_Dec5" for hierarchy "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP" File: D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd Line: 83
Warning (10540): VHDL Signal Declaration warning at mejia_arr_mult2_Dec5.vhd(30): used explicit default value for signal "c" because signal was never assigned a value File: D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd Line: 30
Info (12128): Elaborating entity "mejia_and32_Dec5" for hierarchy "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1" File: D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd Line: 47
Info (12128): Elaborating entity "mejia_and_Dec5" for hierarchy "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_and32_Dec5:AND_1|mejia_and_Dec5:AND1" File: D:/Documents/Quartus Projects/Final Lab/mejia_and32_Dec5.vhd Line: 20
Info (12128): Elaborating entity "mejia_nbadder_Dec5" for hierarchy "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1" File: D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd Line: 51
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1|lpm_add_sub:LPM_ADD_SUB_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd Line: 83
Info (12130): Elaborated megafunction instantiation "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1|lpm_add_sub:LPM_ADD_SUB_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd Line: 83
Info (12133): Instantiated megafunction "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd Line: 83
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ici.tdf
    Info (12023): Found entity 1: add_sub_ici File: D:/Documents/Quartus Projects/Final Lab/db/add_sub_ici.tdf Line: 23
Info (12128): Elaborating entity "add_sub_ici" for hierarchy "mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP|mejia_nbadder_Dec5:ADD_1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ici:auto_generated" File: d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "mejia_div_Dec5" for hierarchy "mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP" File: D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd Line: 87
Info (12128): Elaborating entity "lpm_divide" for hierarchy "mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd Line: 82
Info (12130): Elaborated megafunction instantiation "mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd Line: 82
Info (12133): Instantiated megafunction "mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd Line: 82
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_irp.tdf
    Info (12023): Found entity 1: lpm_divide_irp File: D:/Documents/Quartus Projects/Final Lab/db/lpm_divide_irp.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_irp" for hierarchy "mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated" File: d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: D:/Documents/Quartus Projects/Final Lab/db/sign_div_unsign_9nh.tdf Line: 25
Info (12128): Elaborating entity "sign_div_unsign_9nh" for hierarchy "mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated|sign_div_unsign_9nh:divider" File: D:/Documents/Quartus Projects/Final Lab/db/lpm_divide_irp.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: D:/Documents/Quartus Projects/Final Lab/db/alt_u_div_o2f.tdf Line: 23
Info (12128): Elaborating entity "alt_u_div_o2f" for hierarchy "mejia_alu_Dec5:ALU|mejia_div_Dec5:DIV_OP|lpm_divide:LPM_DIVIDE_component|lpm_divide_irp:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_o2f:divider" File: D:/Documents/Quartus Projects/Final Lab/db/sign_div_unsign_9nh.tdf Line: 33
Info (12128): Elaborating entity "mejia_data_mem_Dec5" for hierarchy "mejia_data_mem_Dec5:data_mem" File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 155
Info (12128): Elaborating entity "altsyncram" for hierarchy "mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd Line: 62
Info (12133): Instantiated megafunction "mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component" with the following parameter: File: D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "mejia_data_mem_Dec5.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ut24.tdf
    Info (12023): Found entity 1: altsyncram_ut24 File: D:/Documents/Quartus Projects/Final Lab/db/altsyncram_ut24.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_ut24" for hierarchy "mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component|altsyncram_ut24:auto_generated" File: d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: D:/Documents/Quartus Projects/Final Lab/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component|altsyncram_ut24:auto_generated|decode_dla:decode3" File: D:/Documents/Quartus Projects/Final Lab/db/altsyncram_ut24.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: D:/Documents/Quartus Projects/Final Lab/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component|altsyncram_ut24:auto_generated|decode_61a:rden_decode" File: D:/Documents/Quartus Projects/Final Lab/db/altsyncram_ut24.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: D:/Documents/Quartus Projects/Final Lab/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "mejia_data_mem_Dec5:data_mem|altsyncram:altsyncram_component|altsyncram_ut24:auto_generated|mux_ahb:mux2" File: D:/Documents/Quartus Projects/Final Lab/db/altsyncram_ut24.tdf Line: 47
Info (12128): Elaborating entity "mejia_pcadder_Dec5" for hierarchy "mejia_pcadder_Dec5:first_add" File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 168
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "mejia_pcadder_Dec5:first_add|lpm_add_sub:LPM_ADD_SUB_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd Line: 83
Info (12130): Elaborated megafunction instantiation "mejia_pcadder_Dec5:first_add|lpm_add_sub:LPM_ADD_SUB_component" File: D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd Line: 83
Info (12133): Instantiated megafunction "mejia_pcadder_Dec5:first_add|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd Line: 83
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_f5i.tdf
    Info (12023): Found entity 1: add_sub_f5i File: D:/Documents/Quartus Projects/Final Lab/db/add_sub_f5i.tdf Line: 23
Info (12128): Elaborating entity "add_sub_f5i" for hierarchy "mejia_pcadder_Dec5:first_add|lpm_add_sub:LPM_ADD_SUB_component|add_sub_f5i:auto_generated" File: d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "mejia_register32_Dec5" for hierarchy "mejia_register32_Dec5:PC_reg" File: D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd Line: 179
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2918 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 133 output pins
    Info (21061): Implemented 2423 logic cells
    Info (21064): Implemented 352 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 5017 megabytes
    Info: Processing ended: Sun Dec 13 18:37:49 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:30


