PPA Report for binary_weight_divider.v (Module: binary_weight_divider)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 5
IO Count: 7
Cell Count: 24

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1096.49 MHz
Reg-to-Reg Critical Path Delay: 0.776 ns

POWER METRICS:
-------------
Total Power Consumption: 0.454 W
