git clone --depth 1 --no-tags https://github.com/qinyudiao/Digital_Systems_Desgin_lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241019803
git clone --depth 1 --no-tags https://github.com/9ddab6/Personal-Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241075507
git clone --depth 1 --no-tags https://github.com/anlowee/Computer-Organization-And-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241066917
git clone --depth 1 --no-tags https://github.com/Brandon-Valley/mp_2_combinational_circuits_datapath_components_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242548611
git clone --depth 1 --no-tags https://github.com/zhm2go/single_cycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244056997
git clone --depth 1 --no-tags https://github.com/joonhosung/ECE243.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244244749
git clone --depth 1 --no-tags https://github.com/liyenjun/HDLBits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242542064
git clone --depth 1 --no-tags https://github.com/tannguyencoder/FPAU-32bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243512574
git clone --depth 1 --no-tags https://github.com/KSM479/Lookup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241686964
git clone --depth 1 --no-tags https://github.com/tosuzu1/EE361-LAB8-legv8_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243085059
git clone --depth 1 --no-tags https://github.com/AKHILESWARCHOWDARY/Sine_Wave_Generation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242926928
git clone --depth 1 --no-tags https://github.com/sushma417/FPGA-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242925633
git clone --depth 1 --no-tags https://github.com/BOSSDAI/FPGA-TETRIS-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243019040
git clone --depth 1 --no-tags https://github.com/KK623/Gram_matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243149884
git clone --depth 1 --no-tags https://github.com/cristinamaria01/Booth-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243817874
git clone --depth 1 --no-tags https://github.com/RedEyesBlueDragon/VerilogSimulation-ImplementationonFPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243582544
git clone --depth 1 --no-tags https://github.com/jaideep19/Mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241959812
git clone --depth 1 --no-tags https://github.com/nevragurses/32Bit-MipsProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241983549
git clone --depth 1 --no-tags https://github.com/NickWroble/ECEN-2350-Digital-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244745876
git clone --depth 1 --no-tags https://github.com/SamGrisey/ee115cKMS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244815078
git clone --depth 1 --no-tags https://github.com/PHIQW/Tetris-DE2-Edition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245538875
git clone --depth 1 --no-tags https://github.com/rishikdutta/EE599_rishikdutta_9364123005.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245564526
git clone --depth 1 --no-tags https://github.com/Lotherxuan/MIPS_CPUdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245751232
git clone --depth 1 --no-tags https://github.com/Kuurouukuu/fpga-spartan3a-led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246602868
git clone --depth 1 --no-tags https://github.com/SkyWentaoJiang/AudioMixer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246711196
git clone --depth 1 --no-tags https://github.com/moiiiiit/Digital_Logic_Project_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245291369
git clone --depth 1 --no-tags https://github.com/wuerges/sistemas_digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245252293
git clone --depth 1 --no-tags https://github.com/JustinBrackett/122.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245279975
git clone --depth 1 --no-tags https://github.com/MuskanM1/Linear-Discriminant-Analysis-for-image-compression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246092335
git clone --depth 1 --no-tags https://github.com/freddster1018/design_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246034865
git clone --depth 1 --no-tags https://github.com/chanterren13/PongChaos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246172583
git clone --depth 1 --no-tags https://github.com/PingKami/CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245375828
git clone --depth 1 --no-tags https://github.com/a60504a60504/NCKU-CSIE-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245322917
git clone --depth 1 --no-tags https://github.com/abhishekunnithan/verilogIntro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247102695
git clone --depth 1 --no-tags https://github.com/rasenganr/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239853069
git clone --depth 1 --no-tags https://github.com/moamoai/chisel_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244099314
git clone --depth 1 --no-tags https://github.com/ml6206/clock-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243672951
git clone --depth 1 --no-tags https://github.com/cleanertxc/Tetris-Game-with-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244505609
git clone --depth 1 --no-tags https://github.com/harshitkumarmishra/BTP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244387392
git clone --depth 1 --no-tags https://github.com/beatrospeed/Virtual-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244234532
git clone --depth 1 --no-tags https://github.com/JohnnieMiralda/prueba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244517384
git clone --depth 1 --no-tags https://github.com/kamalraaj-pixel/MISC-16bit-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244536231
git clone --depth 1 --no-tags https://github.com/CSCB58-FP-TRON/Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246369000
git clone --depth 1 --no-tags https://github.com/aaronshappell/DE1SpaceInvaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247176877
git clone --depth 1 --no-tags https://github.com/cdalag/Verification-Validation-FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246952830
git clone --depth 1 --no-tags https://github.com/choubobo/Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241430508
git clone --depth 1 --no-tags https://github.com/LuHaofan/ECE437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241496709
git clone --depth 1 --no-tags https://github.com/simsongqin/ce2003-lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241501952
git clone --depth 1 --no-tags https://github.com/astrakhov-design/PS2_MOUSE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241203749
git clone --depth 1 --no-tags https://github.com/ruchin98/Embedded_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240844747
git clone --depth 1 --no-tags https://github.com/zjulzy/pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240619957
git clone --depth 1 --no-tags https://github.com/yasnakateb/Blinky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241698592
git clone --depth 1 --no-tags https://github.com/xiyezry/ComputerOrganizationAndDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244874208
git clone --depth 1 --no-tags https://github.com/NotATempUser/ECE385LAB7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245744403
git clone --depth 1 --no-tags https://github.com/SchizoidBat/RISC-V-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245702242
git clone --depth 1 --no-tags https://github.com/terrenceng88/Turkey-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245951393
git clone --depth 1 --no-tags https://github.com/Hameon4/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246536841
git clone --depth 1 --no-tags https://github.com/sushma417/pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242926793
git clone --depth 1 --no-tags https://github.com/MartinYuanNJU/FPGA-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243234172
git clone --depth 1 --no-tags https://github.com/rainyhello/quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240870952
git clone --depth 1 --no-tags https://github.com/patoglu/structural_32bit_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240679132
git clone --depth 1 --no-tags https://github.com/deadmau224/lab2-vik.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240778494
git clone --depth 1 --no-tags https://github.com/Jing-You/payload.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242664503
git clone --depth 1 --no-tags https://github.com/johnnyrsm/SPARC-MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242059702
git clone --depth 1 --no-tags https://github.com/ShirishVaddepalli/Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241071921
git clone --depth 1 --no-tags https://github.com/SureddiRajesh/PWM-Dc-Motor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243193119
git clone --depth 1 --no-tags https://github.com/bakios/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242421278
git clone --depth 1 --no-tags https://github.com/shyamven/Elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242598844
git clone --depth 1 --no-tags https://github.com/andrewhollabaugh/8b-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242422483
git clone --depth 1 --no-tags https://github.com/claytonshafer/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240967890
git clone --depth 1 --no-tags https://github.com/ecsmaple123/ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239882388
git clone --depth 1 --no-tags https://github.com/conor-mcavoy/interleaver-component.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241482307
git clone --depth 1 --no-tags https://github.com/tannguyencoder/FPAU-exponent_32bits_sel_5bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243513467
git clone --depth 1 --no-tags https://github.com/tannguyencoder/FPAU-add_sub_32bits_RCA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243512997
git clone --depth 1 --no-tags https://github.com/djcmerc/reaction-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243432654
git clone --depth 1 --no-tags https://github.com/Lmx2315/Modelsim_pj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244621296
git clone --depth 1 --no-tags https://github.com/Leonard-98/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244999783
git clone --depth 1 --no-tags https://github.com/robmig626/lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245744421
git clone --depth 1 --no-tags https://github.com/isamumu/digital-piano-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245767317
git clone --depth 1 --no-tags https://github.com/alu0101119373/uc-monociclo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243749840
git clone --depth 1 --no-tags https://github.com/LordLittleItaly/ip_misc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243658129
git clone --depth 1 --no-tags https://github.com/smithch/uart_cmd_inter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243887569
git clone --depth 1 --no-tags https://github.com/cristinamaria01/11-Bit-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243815914
git clone --depth 1 --no-tags https://github.com/hahn2017/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245223227
git clone --depth 1 --no-tags https://github.com/Hyunmo-Jeong/digital-keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246909427
git clone --depth 1 --no-tags https://github.com/gamzeknbrgl/CSE331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239517585
git clone --depth 1 --no-tags https://github.com/dipaolo15/Bike-Lights.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239873943
git clone --depth 1 --no-tags https://github.com/403page/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239706071
git clone --depth 1 --no-tags https://github.com/victor-espinoza/16_Bit_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239045653
git clone --depth 1 --no-tags https://github.com/victor-espinoza/16_Bit_RISC_Overlapping_Sequence_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239044525
git clone --depth 1 --no-tags https://github.com/Yuhung-Huang/DL_IC_LAB5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241567455
git clone --depth 1 --no-tags https://github.com/Avinash2468/32-bit-2-stage-pipelined-mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241634789
git clone --depth 1 --no-tags https://github.com/xiaowu0162/2048-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245084507
git clone --depth 1 --no-tags https://github.com/flaskur/pipelined_full_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244508380
git clone --depth 1 --no-tags https://github.com/cristinamaria01/Not-So-Simple-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243819065
