{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418105428376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418105428396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 08 20:10:28 2014 " "Processing started: Mon Dec 08 20:10:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418105428396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418105428396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TapTapChar -c TapTapChar " "Command: quartus_map --read_settings_files=on --write_settings_files=off TapTapChar -c TapTapChar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418105428396 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418105430299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-arch " "Found design unit 1: final-arch" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105431489 ""} { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105431489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105431489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-Behavior " "Found design unit 1: LCD_Display-Behavior" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105431649 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105431649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105431649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arrow_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arrow_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ARROW_GENERATOR-Behavior " "Found design unit 1: ARROW_GENERATOR-Behavior" {  } { { "ARROW_GENERATOR.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/ARROW_GENERATOR.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105431839 ""} { "Info" "ISGN_ENTITY_NAME" "1 ARROW_GENERATOR " "Found entity 1: ARROW_GENERATOR" {  } { { "ARROW_GENERATOR.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/ARROW_GENERATOR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105431839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105431839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-RTL " "Found design unit 1: bcd7seg-RTL" {  } { { "bcd7seg.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/bcd7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105432009 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/bcd7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105432009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105432009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418105433149 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GAMEOVER final.vhd(194) " "VHDL Process Statement warning at final.vhd(194): signal \"GAMEOVER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105433159 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GAMEOVER final.vhd(199) " "VHDL Process Statement warning at final.vhd(199): signal \"GAMEOVER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105433159 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WIN final.vhd(203) " "VHDL Process Statement warning at final.vhd(203): signal \"WIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105433159 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LOSE final.vhd(204) " "VHDL Process Statement warning at final.vhd(204): signal \"LOSE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105433159 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GAMEOVER final.vhd(239) " "VHDL Process Statement warning at final.vhd(239): signal \"GAMEOVER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105433159 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ASYNCSCORE final.vhd(250) " "VHDL Process Statement warning at final.vhd(250): signal \"ASYNCSCORE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105433159 "|Final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ASYNCSCORE final.vhd(237) " "VHDL Process Statement warning at final.vhd(237): inferring latch(es) for signal or variable \"ASYNCSCORE\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 237 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105433159 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A0 final.vhd(257) " "VHDL Process Statement warning at final.vhd(257): signal \"A0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105433159 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A1 final.vhd(258) " "VHDL Process Statement warning at final.vhd(258): signal \"A1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105433159 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A2 final.vhd(259) " "VHDL Process Statement warning at final.vhd(259): signal \"A2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105433159 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A3 final.vhd(260) " "VHDL Process Statement warning at final.vhd(260): signal \"A3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105433159 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G0 final.vhd(262) " "VHDL Process Statement warning at final.vhd(262): signal \"G0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105433159 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G1 final.vhd(263) " "VHDL Process Statement warning at final.vhd(263): signal \"G1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105433159 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G2 final.vhd(264) " "VHDL Process Statement warning at final.vhd(264): signal \"G2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105433159 "|Final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G3 final.vhd(265) " "VHDL Process Statement warning at final.vhd(265): signal \"G3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105433169 "|Final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G0 final.vhd(254) " "VHDL Process Statement warning at final.vhd(254): inferring latch(es) for signal or variable \"G0\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 254 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105433169 "|Final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G1 final.vhd(254) " "VHDL Process Statement warning at final.vhd(254): inferring latch(es) for signal or variable \"G1\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 254 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105433169 "|Final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G2 final.vhd(254) " "VHDL Process Statement warning at final.vhd(254): inferring latch(es) for signal or variable \"G2\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 254 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105433169 "|Final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G3 final.vhd(254) " "VHDL Process Statement warning at final.vhd(254): inferring latch(es) for signal or variable \"G3\", which holds its previous value in one or more paths through the process" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 254 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105433169 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G3\[0\] final.vhd(254) " "Inferred latch for \"G3\[0\]\" at final.vhd(254)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105433169 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G3\[1\] final.vhd(254) " "Inferred latch for \"G3\[1\]\" at final.vhd(254)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105433169 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASYNCSCORE\[0\] final.vhd(237) " "Inferred latch for \"ASYNCSCORE\[0\]\" at final.vhd(237)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105433169 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASYNCSCORE\[1\] final.vhd(237) " "Inferred latch for \"ASYNCSCORE\[1\]\" at final.vhd(237)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105433169 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASYNCSCORE\[2\] final.vhd(237) " "Inferred latch for \"ASYNCSCORE\[2\]\" at final.vhd(237)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105433169 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASYNCSCORE\[3\] final.vhd(237) " "Inferred latch for \"ASYNCSCORE\[3\]\" at final.vhd(237)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105433169 "|Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASYNCSCORE\[4\] final.vhd(237) " "Inferred latch for \"ASYNCSCORE\[4\]\" at final.vhd(237)" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105433169 "|Final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:DISP0 " "Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:DISP0\"" {  } { { "final.vhd" "DISP0" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418105433589 ""}
{ "Warning" "WSGN_SEARCH_FILE" "finalir.vhd 2 1 " "Using design file finalir.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 finalir-rtl " "Found design unit 1: finalir-rtl" {  } { { "finalir.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/finalir.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105433969 ""} { "Info" "ISGN_ENTITY_NAME" "1 finalir " "Found entity 1: finalir" {  } { { "finalir.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/finalir.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105433969 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418105433969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalir finalir:FINAILIRR " "Elaborating entity \"finalir\" for hierarchy \"finalir:FINAILIRR\"" {  } { { "final.vhd" "FINAILIRR" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418105434039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:lcd " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:lcd\"" {  } { { "final.vhd" "lcd" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418105434129 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GAME0 LCD_Display.vhd(108) " "VHDL Process Statement warning at LCD_Display.vhd(108): signal \"GAME0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434149 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GAME1 LCD_Display.vhd(109) " "VHDL Process Statement warning at LCD_Display.vhd(109): signal \"GAME1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434149 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GAME2 LCD_Display.vhd(110) " "VHDL Process Statement warning at LCD_Display.vhd(110): signal \"GAME2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434149 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GAME3 LCD_Display.vhd(111) " "VHDL Process Statement warning at LCD_Display.vhd(111): signal \"GAME3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434159 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G0 LCD_Display.vhd(114) " "VHDL Process Statement warning at LCD_Display.vhd(114): signal \"G0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434159 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G1 LCD_Display.vhd(114) " "VHDL Process Statement warning at LCD_Display.vhd(114): signal \"G1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434159 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G2 LCD_Display.vhd(115) " "VHDL Process Statement warning at LCD_Display.vhd(115): signal \"G2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434159 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G3 LCD_Display.vhd(115) " "VHDL Process Statement warning at LCD_Display.vhd(115): signal \"G3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434159 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G0 LCD_Display.vhd(122) " "VHDL Process Statement warning at LCD_Display.vhd(122): signal \"G0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434159 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G1 LCD_Display.vhd(122) " "VHDL Process Statement warning at LCD_Display.vhd(122): signal \"G1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434159 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G2 LCD_Display.vhd(123) " "VHDL Process Statement warning at LCD_Display.vhd(123): signal \"G2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434159 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G3 LCD_Display.vhd(123) " "VHDL Process Statement warning at LCD_Display.vhd(123): signal \"G3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434159 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G0 LCD_Display.vhd(130) " "VHDL Process Statement warning at LCD_Display.vhd(130): signal \"G0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434159 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G1 LCD_Display.vhd(130) " "VHDL Process Statement warning at LCD_Display.vhd(130): signal \"G1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434159 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G2 LCD_Display.vhd(131) " "VHDL Process Statement warning at LCD_Display.vhd(131): signal \"G2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434159 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G3 LCD_Display.vhd(131) " "VHDL Process Statement warning at LCD_Display.vhd(131): signal \"G3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434159 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G0 LCD_Display.vhd(138) " "VHDL Process Statement warning at LCD_Display.vhd(138): signal \"G0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434159 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G1 LCD_Display.vhd(138) " "VHDL Process Statement warning at LCD_Display.vhd(138): signal \"G1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434169 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G2 LCD_Display.vhd(139) " "VHDL Process Statement warning at LCD_Display.vhd(139): signal \"G2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434169 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G3 LCD_Display.vhd(139) " "VHDL Process Statement warning at LCD_Display.vhd(139): signal \"G3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434169 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G0 LCD_Display.vhd(102) " "VHDL Process Statement warning at LCD_Display.vhd(102): inferring latch(es) for signal or variable \"G0\", which holds its previous value in one or more paths through the process" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105434169 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G1 LCD_Display.vhd(102) " "VHDL Process Statement warning at LCD_Display.vhd(102): inferring latch(es) for signal or variable \"G1\", which holds its previous value in one or more paths through the process" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105434169 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G2 LCD_Display.vhd(102) " "VHDL Process Statement warning at LCD_Display.vhd(102): inferring latch(es) for signal or variable \"G2\", which holds its previous value in one or more paths through the process" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105434169 "|Final|LCD_Display:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G3 LCD_Display.vhd(102) " "VHDL Process Statement warning at LCD_Display.vhd(102): inferring latch(es) for signal or variable \"G3\", which holds its previous value in one or more paths through the process" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 102 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418105434169 "|Final|LCD_Display:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G3\[0\] LCD_Display.vhd(102) " "Inferred latch for \"G3\[0\]\" at LCD_Display.vhd(102)" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105434169 "|Final|LCD_Display:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G3\[1\] LCD_Display.vhd(102) " "Inferred latch for \"G3\[1\]\" at LCD_Display.vhd(102)" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105434169 "|Final|LCD_Display:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G2\[0\] LCD_Display.vhd(102) " "Inferred latch for \"G2\[0\]\" at LCD_Display.vhd(102)" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105434169 "|Final|LCD_Display:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G2\[1\] LCD_Display.vhd(102) " "Inferred latch for \"G2\[1\]\" at LCD_Display.vhd(102)" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105434169 "|Final|LCD_Display:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G1\[0\] LCD_Display.vhd(102) " "Inferred latch for \"G1\[0\]\" at LCD_Display.vhd(102)" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105434169 "|Final|LCD_Display:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G1\[1\] LCD_Display.vhd(102) " "Inferred latch for \"G1\[1\]\" at LCD_Display.vhd(102)" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105434169 "|Final|LCD_Display:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G0\[0\] LCD_Display.vhd(102) " "Inferred latch for \"G0\[0\]\" at LCD_Display.vhd(102)" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105434169 "|Final|LCD_Display:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G0\[1\] LCD_Display.vhd(102) " "Inferred latch for \"G0\[1\]\" at LCD_Display.vhd(102)" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418105434169 "|Final|LCD_Display:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARROW_GENERATOR ARROW_GENERATOR:AG " "Elaborating entity \"ARROW_GENERATOR\" for hierarchy \"ARROW_GENERATOR:AG\"" {  } { { "final.vhd" "AG" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418105434249 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNTER ARROW_GENERATOR.vhd(50) " "VHDL Process Statement warning at ARROW_GENERATOR.vhd(50): signal \"COUNTER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ARROW_GENERATOR.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/ARROW_GENERATOR.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418105434269 "|Final|ARROW_GENERATOR:AG"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "final.vhd" "Mod0" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418105435979 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "final.vhd" "Div0" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418105435979 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1418105435979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418105436419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418105436429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418105436429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418105436429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418105436429 ""}  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418105436429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "Z:/FPGA Lab/TapTapChar/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105436819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105436819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "Z:/FPGA Lab/TapTapChar/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105437239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105437239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "Z:/FPGA Lab/TapTapChar/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105437659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105437659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "Z:/FPGA Lab/TapTapChar/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105438101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105438101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "Z:/FPGA Lab/TapTapChar/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105438531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105438531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418105438701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418105438701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418105438701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418105438701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418105438701 ""}  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418105438701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ghm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ghm " "Found entity 1: lpm_divide_ghm" {  } { { "db/lpm_divide_ghm.tdf" "" { Text "Z:/FPGA Lab/TapTapChar/db/lpm_divide_ghm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105439041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105439041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "Z:/FPGA Lab/TapTapChar/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105439481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105439481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_44f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_44f " "Found entity 1: alt_u_div_44f" {  } { { "db/alt_u_div_44f.tdf" "" { Text "Z:/FPGA Lab/TapTapChar/db/alt_u_div_44f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418105439921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418105439921 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Display:lcd\|G3\[0\] G3\[0\] " "Duplicate LATCH primitive \"LCD_Display:lcd\|G3\[0\]\" merged with LATCH primitive \"G3\[0\]\"" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418105441061 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LCD_Display:lcd\|G3\[1\] G3\[1\] " "Duplicate LATCH primitive \"LCD_Display:lcd\|G3\[1\]\" merged with LATCH primitive \"G3\[1\]\"" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 102 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418105441061 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1418105441061 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 43 -1 0 } } { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 194 -1 0 } } { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 172 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1418105441081 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1418105441081 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd\|LCD_DATA\[0\]~synth " "Node \"LCD_Display:lcd\|LCD_DATA\[0\]~synth\"" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418105441361 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd\|LCD_DATA\[1\]~synth " "Node \"LCD_Display:lcd\|LCD_DATA\[1\]~synth\"" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418105441361 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd\|LCD_DATA\[2\]~synth " "Node \"LCD_Display:lcd\|LCD_DATA\[2\]~synth\"" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418105441361 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd\|LCD_DATA\[3\]~synth " "Node \"LCD_Display:lcd\|LCD_DATA\[3\]~synth\"" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418105441361 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd\|LCD_DATA\[4\]~synth " "Node \"LCD_Display:lcd\|LCD_DATA\[4\]~synth\"" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418105441361 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd\|LCD_DATA\[5\]~synth " "Node \"LCD_Display:lcd\|LCD_DATA\[5\]~synth\"" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418105441361 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd\|LCD_DATA\[6\]~synth " "Node \"LCD_Display:lcd\|LCD_DATA\[6\]~synth\"" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418105441361 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_Display:lcd\|LCD_DATA\[7\]~synth " "Node \"LCD_Display:lcd\|LCD_DATA\[7\]~synth\"" {  } { { "LCD_Display.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/LCD_Display.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418105441361 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1418105441361 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418105441371 "|final|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418105441371 "|final|LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418105441371 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1418105441561 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1418105442311 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418105445341 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418105445341 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "final.vhd" "" { Text "Z:/FPGA Lab/TapTapChar/final.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418105446341 "|final|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1418105446341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "497 " "Implemented 497 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418105446361 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418105446361 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1418105446361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "465 " "Implemented 465 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418105446361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418105446361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418105446691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 08 20:10:46 2014 " "Processing ended: Mon Dec 08 20:10:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418105446691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418105446691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418105446691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418105446691 ""}
