SHELL := /usr/bin/env bash
config = debug

CC       = gcc
CXX      = g++
CFLAGS   = -O2 -Wall $(W_FMT) -DNDEBUG
CXXFLAGS = -O2 -Wall $(W_FMT) -DNDEBUG -std=c++2a

ifeq ($(config),debug)
	CFLAGS   = -O0 $(W_FMT) -Wswitch -g
	CXXFLAGS = -O0 $(W_FMT) -Wswitch -g -std=c++2a
endif


src = src
obj = obj
bin = bin
program = program

INCLUDES ::= $(shell find "$(src)" -type d -exec echo ' -I "{}"' \; )
LIB_INC    = 
LIB_LNK    = 
EXTERN_OBJ = 


W_FMT = -Wformat=1 -Wformat-contains-nul -Wformat-diag -Wformat-extra-args \
		-Wformat-overflow=1 -Wformat-truncation=1 -Wformat-zero-length


################################################################


.PHONY: all
all: $(bin)/$(program)

# Run program as test
.PHONY: run
run: ./$(bin)/$(program)
	./$(bin)/$(program)

.PHONY: clean
clean:
	rm -rf '$(obj)' '$(bin)' './makefile-targets.mk'
	@echo "Project cleaned."


$(bin) $(obj):
	mkdir -p "$@"


################################################################


# Build makefile for target dependencies on all source files
.PHONY: compiler
compiler:
	rm -f 'makefile-targets.mk'
	$(MAKE) makefile-targets.mk
	
makefile-targets.mk: $(shell find "$(src)" -type d)
	@echo "Generating compilation targets."
	./makefile-targets.sh 1>"makefile-targets.mk" || rm 'makefile-targets.mk'
	@echo "Done."

ifeq (,$(MAKECMDGOALS))
include makefile-targets.mk
else ifneq ( , $(filter all run $(obj)/%.o , $(MAKECMDGOALS)))
include makefile-targets.mk
endif
