* CIP: NDA is required as of 08/29/2019
*****************************************************************************
* PSpice Model Editor - Version 16.0.0
*$
* LM5064
*****************************************************************************
*  (C) Copyright 2013 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: LM5064
* Date: 25-MAY-2013
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 16.0.0.p001
* EVM Order Number: SNVA481 October 2011 
* EVM Users Guide: AN-2143 LM5064 Evaluation Kit 
* Datasheet: SNVS718E JUNE 2011 REVISED FEBRUARY 2013
*
* Model Version: Final 1.1
*****************************************************************************
*
* Updates:
*
* Final 1.1
* Release to Web.
*
******************************************************************************
.SUBCKT LM5064_TRAN VREF PWR ADR0 ADR1 ADR2 SMBA_B UVLO_EN VAUX CL SCL OVLO GATE VEE_K TIMER VCC SENSE_K VDD VEE 
+ DIODE SDAI SDAO VAUXH RETRY_B SENSE OUT PGD PARAMS: CB_CL_RATIO_BIT=0
E_U1_GAIN3         U1_N16717382 0 VALUE {1 * V(U1_OV_OK)}
X_U1_U7         U1_N16717434 U1_N16717478 U1_UV_OK COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U1_U812         N15795378 U1_N16719336 U1_N16719756 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V35         U1_N173255230 VEE 12.6
E_U1_ABM34         VREF 0 VALUE { IF (V(N15793614) > 0, V(U1_N17298179), 0)   
+  }
D_U1_D16         U1_N16719098 VEE DD 
D_U1_D2         VEE TIMER DD 
X_U1_U28         U1_VIN_FAULTS U1_N16718744 rising_oneshot PARAMS: 
+  PULSE=10u VDD=1 VSS=0 VTHRESH=0.5
X_U1_U24         N15797213 N16731607 U1_VIN_FAULTS OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U43         U1_N16714064 N15803772 U1_TIMER_LESS_1P2 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U809         U1_CHARGE_74U U1_N16719654 rising_oneshot PARAMS: 
+  PULSE=100u VDD=1 VSS=0 VTHRESH=0.5
X_U1_U17         N16731291 U1_N16715818 U1_ENABLE_4P1MA U1_N16715006
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_ABMII10         TIMER VEE VALUE { IF(V(U1_N17028782) > 0.5, 2.4u, 0)    }
X_U1_U32         U1_N16713756 U1_N16713662 U1_ENABLE_1P5M_PD N16713920
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_ABM17         U1_N16715078 0 VALUE { IF(((V(N16731607) > 0.5) |
+  (V(N15797213) > 0.5)), 1, 0)    }
R_U1_R6         U1_N16717382 U1_N16716704  1k TC=0,0 
R_U1_R4         U1_N16714802 U1_N16714828  1.5k TC=0,0 
X_U1_U30         U1_END_INSERTION_TIME U1_N16720180 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_E3         N15793614 0 0 VEE 1
X_U1_S1    N15795378 0 PWR VEE Hierarchy_1_U1_S1 
R_U1_R10         SCL 0  1k TC=0,0 
X_U1_S6    N15796299 0 TIMER VEE Hierarchy_1_U1_S6 
G_U1_ABMII16         VEE 0 VALUE { IF (V(U1_VDD_INCUR) > 4.1, 6m, 0)    }
X_U1_U805         U1_CH_DIS U1_N16719660 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_V17         SENSE_K U1_N16719098 0.7
V_U1_V14         U1_N16713694 0 3.9v
D_U1_D5         GATE U1_N173255230 DD 
X_U1_U790         U1_CH_DIS U1_TIMER_MORE_3P9 U1_N16713938 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_E7         U1_IZ 0 VALUE { (V(OUT, SENSE)*200n) }
D_U1_D14         U1_N16714602 VEE DD 
V_U1_V15         U1_N16714064 0 1.2V
V_U1_V32         U1_N16718412 0 8
X_U1_U18         U1_N16717020 U1_ACTIVE_111M N15796431 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U1_ABM19         U1_RETRY_B_LOGIC 0 VALUE {
+  IF(V(U1_N17158268)>=V(U1_VDD_INCUR),1,0)    }
X_U1_U76         N15793614 U1_N16718412 U1_POR_B_IT COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U1_V7         U1_N16717478 0 2.48V
E_U1_E16         U1_IXIY 0 VALUE { V(U1_IX) *V (U1_IY) }
X_U1_U33         U1_FAULT_DET U1_N16713444 U1_CH_DIS N16714028
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U1_ABMII5         GATE VEE VALUE { IF (V(U1_N16715006) > 0.5 & V(U1_POR_B_IT)
+  > 0.5,4.1m, 0)    }
D_U1_D3         U1_C_COUNT7 U1_N16713690 DD 
C_U1_C5         0 U1_N16716704  12n  TC=0,0 
X_U1_U41         U1_TIMER_LESS_3P9 U1_TIMER_MORE_3P9 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V34         U1_N16717934 0 2.5
X_U1_U782         U1_END_INSERTION_TIME U1_N16713756 rising_oneshot PARAMS:
+  PARAMS:  PULSE=10u VDD=1 VSS=0 VTHRESH=0.5
E_U1_E9         U1_VCC-VEE 0 0 VEE 1
C_U1_C4         0 U1_N16714828  1n  TC=0,0 
X_U1_U787         U1_N16719772 N15795378 U1_N16713444 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U1_ABM33         U1_N17298179 0 VALUE { (MAX(V(VEE),2.73) )+V(VEE)    }
X_U1_U39         U1_END_INSERTION_TIME N16742166 U1_ENABLE_2P4U_PD N16719006
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V9         VEE_K U1_N16714602 0.7
X_U1_U795         U1_RETRY_B_LOGIC U1_FAULT_DET U1_N16719476 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U1_R9         SDAO 0  1k TC=0,0 
E_U1_E5         U1_IY_0 0 VALUE { IF(V(U1_CL_VDD,0)>=V(U1_VDD_INCUR),10u,20u) }
X_U1_U25         U1_N16716334 0 U1_N16718750 N16716328 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U1_ABMII12         U1_N16713690 U1_C_COUNT7 VALUE { V(U1_N16719654)*1m    }
G_U1_ABM2I1         GATE VEE VALUE { IF (V(U1_ACTIVE_111M) > 0.5 & V(N15793614)
+  > 0 | V(N15799296) > 0.5, 111m, 0)    }
X_U1_U784         U1_TIMER_MORE_3P9 N15796431 U1_FAULT_DET AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_E6         U1_N16716572 0 OVLO VEE 1
X_U1_U77         N15793614 U1_N16718296 U1_N16717838 N15803839
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_ABM32         U1_N17028782 0 VALUE { IF(V(U1_ENABLE_2P4U_PD)>0.5 &
+  V(N15803839)>0.5 & V (U1_74U_PRE) < 0.5 & V(U1_ENABLE_1P5M_PD) < 0.5,5,0)    }
R_U1_R11         VAUXH 0  1m TC=0,0 
E_U1_ABM18         U1_IG_PULLDOWN 0 VALUE { IF((V(U1_ICL) - V(U1_ICL_MAX))<0
+  ,0,(V(U1_ICL)-V(U1_ICL_MAX))*70k)    }
X_U1_U23         U1_N16716704 N15797213 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U1_E17         U1_N16715696 0 VALUE { V(U1_IZ) +V (U1_IX) }
D_U1_D19         U1_N16719196 SENSE_K DD 
X_U1_U34         U1_SET_CH_74U U1_RESET_CH_74U U1_CHARGE_74U N16720092
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_ABM23         U1_N16717070 0 VALUE { IF(V(U1_IG_PULLDOWN) > 10u , 1 , 0 ) 
+    }
G_U1_ABMII3         UVLO_EN VEE VALUE { IF (V(U1_UV_OK) < 0.5 & V(N15793614) >
+  0, 20u, 0)    }
E_U1_ABM31         U1_N16717908 0 VALUE { ( V(OUT)- V(SENSE))    }
X_U1_U29         U1_FAULT_DET U1_N16716284 rising_oneshot PARAMS: 
+  PULSE=10u VDD=1 VSS=0 VTHRESH=0.5
X_U1_U13         U1_N16714828 N16742166 U1_ACTIVE_111M OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U79         U1_POR_B_IT N16742166 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U1_ABM13         U1_CL_LOGIC 0 VALUE { IF(V(U1_CL_VDD)>=V(U1_VDD_INCUR),1,0) 
+    }
X_U1_U794         U1_COUNT7 U1_TIMER_MORE_3P9 U1_N16719772 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_D18         U1_N16714646 VEE_K DD 
E_U1_ABM11         U1_N16715830 0 VALUE { V(U1_CL_THRESH)*V(U1_CB_MULT)    }
D_U1_D17         U1_N16714436 VEE DD 
X_U1_U20         U1_END_INSERTION_TIME N15795634 N15798722 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U1_ABMII13         GATE VEE VALUE { MIN(V(U1_IG_PULLDOWN) ,100u)     }
V_U1_V30         U1_N16717838 0 170m
X_U1_U810         U1_C_COUNT7 U1_N16718812 U1_COUNT7 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U1_R8         SDAI 0  1k TC=0,0 
E_U1_GAIN1         U1_N16717550 0 VALUE {1 * V(U1_UV_OK)}
X_U1_U35         N15796431 U1_N16713312 U1_FAULT_TIMEOUT N16713324
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U4         N15796299 U1_VIN_FAULTS N15799296 N15795378 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U22         U1_N16716636 U1_N16716572 U1_OV_OK COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U1_ABM29         N15803772 0 VALUE { ( V(0)-V(VEE)+V(TIMER))    }
X_U1_U36         U1_TIMER_LESS_3P9 U1_POR_B_IT U1_N16720180 N16731291
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_S2    U1_N16718750 0 SMBA_B 0 Hierarchy_1_U1_S2 
X_U1_U12         U1_N16716138 U1_N16715830 U1_N16714802 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U1_ABM15         U1_CB_MULT 0 VALUE { {IF(( V(U1_CB_CL)<0.5)
+  &(V(U1_CL_LOGIC)<0.5),1.9,(IF(( V(U1_CB_CL)>0.5)
+  &(V(U1_CL_LOGIC)<0.5),3.7,(IF( (V(U1_CB_CL)<0.5)
+  &(V(U1_CL_LOGIC)>0.5),1.8,3.6)))))}    }
X_U1_U806         U1_N16713938 N15795378 U1_N16719660 U1_RESET_CH_74U
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V22         VEE U1_N16714646 0.7
R_U1_R5         U1_N16717070 U1_N16717118  5k TC=0,0 
E_U1_E4         U1_N16717434 0 UVLO_EN VEE 1
V_U1_V20         SENSE U1_N16714436 0.7
R_U1_R2         U1_N16717550 U1_N16717572  1k TC=0,0 
V_U1_V23         VEE U1_N16719196 0.7
V_U1_V13         U1_N16716636 0 2.47V
X_U1_U27         U1_N16716270 U1_N16718744 U1_N16716284 U1_N16716334
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U1_D7         VEE TIMER DD 
E_U1_E19         U1_VDD_INCUR 0 VDD VEE 1
C_U1_C7         0 U1_N16717118  10p  TC=0,0 
E_U1_ABM9         U1_CL_THRESH 0 VALUE {
+  IF(V(U1_CL_VDD)>=V(U1_VDD_INCUR),26m,50m)    }
X_U1_U793         N15796431 U1_N16720056 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_S4    U1_N16715078 0 OUT 0 Hierarchy_1_U1_S4 
G_U1_ABMII9         TIMER VEE VALUE { IF(V(U1_ENABLE_1P5M_PD) > 0.5, 1.5m, 0)  
+   }
E_U1_E18         U1_ICL_MAX 0 VALUE { V(U1_IXIY) /V (U1_N16715696) }
X_U1_U792         U1_FAULT_TIMEOUT U1_CHARGE_74U U1_N16714334 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U1_E13         U1_74U_PRE 0 VALUE { IF(V(U1_N16714334)>0.5 &
+  V(N15803839)>0.5,5,0) }
X_U1_S5    U1_N16719756 0 U1_C_COUNT7 0 Hierarchy_1_U1_S5 
E_U1_E22         U1_CL_VDD 0 CL VEE 1
D_U1_D4         GATE 0 DD 
D_U1_D20         U1_N16714470 SENSE DD 
V_U1_V12         U1_N16715968 0 5Vdc
G_U1_ABMII11         0 TIMER VALUE { IF(V(U1_74U_PRE) > 0.5, 74u, 0)    }
D_U1_D8         VEE GATE DD 
V_U1_V31         U1_N16718296 0 8.7
X_U1_U19         U1_N16717118 N15795634 U1_N16717020 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U785         U1_N16720056 U1_CH_DIS U1_N16713312 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U1_C2         0 U1_N16717572  12n  TC=0,0 
E_U1_E8         U1_ICLPRE 0 VALUE { (V(SENSE_K, VEE_K)) *400u }
X_U1_U26         N15803839 U1_N16716270 rising_oneshot PARAMS: 
+  PULSE=10u VDD=1 VSS=0 VTHRESH=0.5
X_U1_U42         U1_N16713714 N15803772 U1_TIMER_LESS_0P3 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U31         U1_TIMER_MORE_3P9 N16742166 U1_END_INSERTION_TIME N16713306
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U81         U1_PGD_B U1_PGDINV INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U1_E20         U1_N17158268 0 RETRY_B VEE 1
R_U1_R_SNSOUT         OUT SENSE  1E6 TC=0,0 
X_U1_U38         U1_N16719476 N16731607 N15799296 N16719210
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U811         U1_CH_DIS U1_N16719336 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U80         U1_N16717908 U1_N16717934 U1_N16717894 U1_PGD_B
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V24         VEE U1_N16714470 0.7
C_U1_C1         0 U1_C_COUNT7  100n  TC=0,0 
R_U1_R7         U1_IY_0 U1_IY  1 TC=0,0 
E_U1_ABM12         U1_CB_CL 0 VALUE { (V(U1_N16715968) * {CB_CL_RATIO_BIT})   
+  }
X_U1_U11         U1_PGDINV U1_UV_OK U1_OV_OK U1_N16718594 NAND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V18         U1_N16713690 0 7
D_U1_D15         OUT 0 DD 
X_U1_U8         U1_N16717572 N16731607 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U15         N15795378 N15795634 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U1_D1         TIMER 0 DD 
V_U1_V19         U1_N16718812 0 6.5
E_U1_E1         U1_N16716138 0 SENSE VEE_K 1
E_U1_ABM30         U1_IX 0 VALUE { (V(PWR,VEE)*2u)    }
G_U1_ABMII7         0 OVLO VALUE { IF (V(U1_OV_OK) < 0.5, 21u, 0)    }
X_U1_U78         N15803839 N15796299 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U1_R26         PGD VDD  100k  
G_U1_ABMII1         0 PWR VALUE { IF (V(N15795378) < 0.5, 18u, 0)    }
V_U1_V16         U1_N16713714 0 0.3
X_U1_U813         VEE VDD VDD_REG 
X_U1_U14         N15797213 N16731607 U1_N16715818 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U40         U1_N16713694 N15803772 U1_TIMER_LESS_3P9 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U37         U1_CH_DIS U1_TIMER_LESS_0P3 U1_ENABLE_4P1MA N16719416
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U1_ABMII8         0 TIMER VALUE { IF(V(N16731291) > 0.5, 4.8u, 0)    }
X_U1_U788         U1_CH_DIS U1_TIMER_LESS_1P2 U1_SET_CH_74U AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U783         N16742166 U1_TIMER_LESS_0P3 U1_N16713662 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U1_C6         0 U1_IY  1n  TC=0,0 
V_U1_V33         U1_N16717894 0 1.28
E_U1_ABM16         U1_ICL 0 VALUE { IF(V(N15795378)>0.5,0,V(U1_ICLPRE))    }
G_U1_ABMII2         0 GATE VALUE { IF(V(N15798722) > 0.5, 52u, 0)    }
X_U1_S3    U1_N16718594 0 PGD VEE Hierarchy_1_U1_S3 
R_R16         DIODE 0  1k TC=0,0 
R_R17         DIODE 0  1k TC=0,0 
R_R8         ADR1 0  1k TC=0,0 
R_R18         VAUX 0  1k TC=0,0 
R_R9         ADR2 0  1k TC=0,0 
R_R19         VCC 0  1u TC=0,0 
R_R7         ADR0 0  1k TC=0,0 
.ENDS LM5064_TRAN
*$
.subckt Hierarchy_1_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1e9 Ron=140 Voff=0.2 Von=0.8
.ends Hierarchy_1_U1_S1
*$
.subckt Hierarchy_1_U1_S6 1 2 3 4  
S_U1_S6         3 4 1 2 _U1_S6
RS_U1_S6         1 2 1G
.MODEL         _U1_S6 VSWITCH Roff=1e9 Ron=140 Voff=0.2 Von=0.8
.ends Hierarchy_1_U1_S6
*$
.subckt Hierarchy_1_U1_S2 1 2 3 4  
S_U1_S2         3 4 1 2 _U1_S2
RS_U1_S2         1 2 1G
.MODEL         _U1_S2 VSWITCH Roff=1e9 Ron=1 Voff=0.2 Von=0.8
.ends Hierarchy_1_U1_S2
*$
.subckt Hierarchy_1_U1_S4 1 2 3 4  
S_U1_S4         3 4 1 2 _U1_S4
RS_U1_S4         1 2 1G
.MODEL         _U1_S4 VSWITCH Roff=1e9 Ron=5 Voff=0.2 Von=0.8
.ends Hierarchy_1_U1_S4
*$
.subckt Hierarchy_1_U1_S5 1 2 3 4  
S_U1_S5         3 4 1 2 _U1_S5
RS_U1_S5         1 2 1G
.MODEL         _U1_S5 VSWITCH Roff=1e9 Ron=1 Voff=0.2 Von=0.8
.ends Hierarchy_1_U1_S5
*$
.subckt Hierarchy_1_U1_S3 1 2 3 4  
S_U1_S3         3 4 1 2 _U1_S3
RS_U1_S3         1 2 1G
.MODEL         _U1_S3 VSWITCH Roff=16E6 Ron=25 Voff=0.2 Von=0.8
.ends Hierarchy_1_U1_S3
*$
******************************************************************************
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT RISING_DELAY IN OUT PARAMS: DELAY=100n VDD=1 VSS=0 VTHRESH=0.5
D_D1         INT IN DD 
R_R1         IN INT  {DELAY/(0.693 * 1E-9)}  
C_C1         0 INT  1n  
X_U1         INT OUT BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH=
+ {VTHRESH}
.MODEL DD D( IS=1F N=0.01 TT = 10p )
.ENDS RISING_DELAY
*$
.SUBCKT FALLING_DELAY IN OUT PARAMS: DELAY=100n VDD=1 VSS=0 VTHRESH=0.5
X_U1         INT OUT BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH=
+ {VTHRESH}
R_R1         IN INT  {DELAY/(0.693 * 1E-9)}  
C_C1         0 INT  1n  
D_D1         IN INT DD 
.MODEL DD D( IS=1F N=0.01 TT = 10p )
.ENDS FALLING_DELAY
*$
.SUBCKT RISING_ONESHOT IN OUT PARAMS: PULSE=100n VDD=1 VSS=0 VTHRESH=0.5
D_D1         INT IN DD 
C_C1         0 INT  1n  
X_U22         INT IN_B_DELAYED INV_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS}
+  VTHRESH={VTHRESH}
R_R1         IN INT  {PULSE/(0.693 * 1E-9)}  
X_U1         IN IN_B_DELAYED OUT AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS}
+  VTHRESH={VTHRESH}
.MODEL DD D( IS=1F N=0.01 TT = 10p )
.ENDS RISING_ONESHOT
*$
.SUBCKT FALLING_ONESHOT IN OUT PARAMS: PULSE=100n VDD=1 VSS=0 VTHRESH=0.5
R_R1         IN INT  {PULSE/(0.693 * 1E-9)}  
X_U1         IN_B INT OUT AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH=
+ {VTHRESH}
C_C1         0 INT  1n  
D_D1         IN INT DD 
X_U3         IN IN_B INV_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH=
+ {VTHRESH}
S_S1 OUT 0 IN 0 S1
.MODEL         S1 VSWITCH Roff=100e6 Ron=1e-3 Voff=0.45V Von=0.55V
.MODEL DD D( IS=1F N=0.01 TT = 10p )
.ENDS FALLING_ONESHOT
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
*CQint Qint 0 1n
* Cap increased to 100n since simulation needs to be run for several seconds
CQint Qint 0 100n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
*CQint Qint 0 1n
* Cap increased to 100n since simulation needs to be run for several seconds
CQint Qint 0 100n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
*CQint Qint 0 1n
* Cap increased to 100n since simulation needs to be run for several seconds
CQint Qint 0 100n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
*CQint Qint 0 1n
* Cap increased to 100n since simulation needs to be run for several seconds
CQint Qint 0 100n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
*LESL 2 OUT {0.6n/X}
.ENDS CESR
*$
.MODEL DD D( IS=1F N=0.01 TT = 10p )
*$
.SUBCKT D_D2 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS D_D2
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
* Model for SI4866DY from TPS40007 Application Circuit
.SUBCKT SI4866DY   10 20 30
*     TERMINALS:  D  G  S
M1   1  2  3  3  DMOS L=1U W=1U
RD  10  1  1.14m
RS  40  3  1.11m
RG  20  2  10.0
CGS  2  3  40p 
EGD 12  0  2  1  1
VFB 14  0  0
FFB  2  1  VFB  1
CGD 13 14  1p 
R1  13  0  1.00
D1  12 13  DLIM
DDG 15 14  DCGD
R2  12 15  1.00
D2  15  0  DLIM
DSD  3 10  DSUB
LS  30 40  1.50n
.MODEL DMOS NMOS(LEVEL=3 VMAX=10k THETA=80.0m
+ ETA=2.00m VTO=1 KP=86
.MODEL DCGD D (CJO=2.77n VJ=0.600 M=0.680
.MODEL DSUB D (IS=1.27u N=1.50 RS=4.67m BV=60.0
+ CJO=2.4n VJ=0.380 M=0.420 TT=40.0n
.MODEL DLIM D (IS=100U)
.ENDS
*$
.SUBCKT POWERMOS G D S PARAMS: RDSON=3.9m Ciss=11500p Crss=455p Coss=1120p VSP=4 RG=25 
* This is a simple model for Power MOSFET.
* The parameters modeled are 
* - RDSon, 
* - Input Capacitance, 
* - Reverse capacitance, 
* - Output capacitance,
* - Switching point voltage (Gate voltage where the FET starts switching), 
* - Gate Resistance
C_C1         S Da  {Coss} IC=0 
R_R1         Da D  10
C_C2         Ga D  {Crss}  IC=0
R_R2         G Ga {RG}
C_C3         Ga S  {Ciss} IC=0
D_D1         S Db Dbreak 
R_R3         Db D 1m
S_switchM         D S Ga S _switchM
RS_switchM         Ga S 100Meg
.MODEL         _switchM VSWITCH Roff=100e6 Ron={RDSON} Voff=1.1 Von={VSP}
.model Dbreak D Is=1e-14 Cjo=.1pF Rs=.1
.ends POWERMOS
*$
.SUBCKT D_ZENER 1 2
D1 1 2 D_ZENER
.MODEL D_ZENER D BV=12.6
*( IS=1e-15 TT=10p Rs=0.05 N=.1  BV=12.6)
.ENDS D_ZENER
*$
******* VDD REGULATOR ******
.SUBCKT VDD_REG VEE VDD
EVDD1 VDD1 VEE TABLE {V(VEE,0)} (-5,4.9) (-4.9,4.89)  (0,0)
GVDD1 0 VDD2 TABLE {V(VDD1,VDD3)} (0,0) (0.3,30m)
CVDD1 VDD2 VEE 3P
RVDD1 VDD2 VEE 100MEG
VDUMMY1 VDD2 VDD3
RVDD2 VDD3 VDD 10
RGIG VDD VEE 10K
.ENDS
*$
****Schottky Diode*****
.SUBCKT B3100_13_F 1 2
D1 1 2 B3100_13_F
.MODEL B3100_13_F D  ( IS=1F RS=14.1m BV=80.0 IBV=500u
+ CJO=159p  M=0.333 N=0.01 TT=14.4n )
.ENDS B3100_13_F
*$
****Zener Diode-TVS*****
.SUBCKT 5_0SMDJ60A 1 2
D1 1 2 5_0SMDJ60A
.MODEL 5_0SMDJ60A D( IS=1e-15 TT=10p Rs=0.05 N=.1  BV=65)
.ENDS 5_0SMDJ60A
*$
