=====
SETUP
12.675
10.095
22.770
frame_clk_ibuf
0.000
2.088
MEM1/mem_mem_0_0_s
3.369
5.933
SL1/n8_s15
6.528
7.342
SL1/n8_s10
7.342
7.453
SL1/n8_s8
7.453
7.573
SL1/n8_s7
7.573
7.694
SL1/DS_s0
10.095
=====
SETUP
14.203
8.869
23.073
frame_clk_ibuf
0.000
2.088
r_addr_3_s0
3.369
3.709
r_addr_c_4_s1
5.036
5.851
n43_s3
6.954
7.740
n45_s2
8.055
8.869
r_addr_10_s0
8.869
=====
SETUP
14.205
8.868
23.073
frame_clk_ibuf
0.000
2.088
r_addr_3_s0
3.369
3.709
r_addr_c_4_s1
5.036
5.851
n40_s3
6.954
7.740
n42_s2
8.054
8.868
r_addr_13_s0
8.868
=====
SETUP
14.253
8.820
23.073
frame_clk_ibuf
0.000
2.088
r_addr_3_s0
3.369
3.709
r_addr_c_4_s1
5.036
5.851
n43_s3
6.954
7.740
n47_s2
8.055
8.820
r_addr_8_s0
8.820
=====
SETUP
14.253
8.820
23.073
frame_clk_ibuf
0.000
2.088
r_addr_3_s0
3.369
3.709
r_addr_c_4_s1
5.036
5.851
n43_s3
6.954
7.740
n44_s2
8.055
8.820
r_addr_11_s0
8.820
=====
SETUP
14.361
8.976
23.337
frame_clk_ibuf
0.000
2.088
r_addr_3_s0
3.369
3.709
r_addr_c_4_s1
5.036
5.851
r_addr_c_6_s2
6.471
7.285
r_addr_c_6_s0
7.289
7.899
MEM1/mem_mem_0_0_s
8.976
=====
SETUP
14.396
8.941
23.337
frame_clk_ibuf
0.000
2.088
r_addr_8_s0
3.369
3.709
MEM1/r_data_0_s57
4.022
4.837
r_addr_c_6_s1
5.812
6.421
r_addr_c_0_s0
7.400
7.864
MEM1/mem_mem_0_0_s
8.941
=====
SETUP
14.408
8.664
23.073
frame_clk_ibuf
0.000
2.088
r_addr_3_s0
3.369
3.709
r_addr_c_4_s1
5.036
5.851
n43_s3
6.954
7.740
n46_s2
8.055
8.664
r_addr_9_s0
8.664
=====
SETUP
14.615
8.722
23.337
frame_clk_ibuf
0.000
2.088
r_addr_3_s0
3.369
3.709
r_addr_c_4_s1
5.036
5.851
r_addr_c_4_s0
6.818
7.632
MEM1/mem_mem_0_0_s
8.722
=====
SETUP
14.629
8.708
23.337
frame_clk_ibuf
0.000
2.088
r_addr_8_s0
3.369
3.709
MEM1/r_data_0_s57
4.022
4.837
r_addr_c_6_s1
5.812
6.421
r_addr_c_3_s0
7.400
7.864
MEM1/mem_mem_0_0_s
8.708
=====
SETUP
14.679
8.394
23.073
frame_clk_ibuf
0.000
2.088
r_addr_3_s0
3.369
3.709
r_addr_c_4_s1
5.036
5.851
n43_s3
6.954
7.769
n43_s2
7.785
8.394
r_addr_12_s0
8.394
=====
SETUP
14.683
8.390
23.073
frame_clk_ibuf
0.000
2.088
r_addr_3_s0
3.369
3.709
r_addr_c_4_s1
5.036
5.851
n40_s3
6.954
7.769
n41_s2
7.781
8.390
r_addr_14_s0
8.390
=====
SETUP
14.683
8.390
23.073
frame_clk_ibuf
0.000
2.088
r_addr_3_s0
3.369
3.709
r_addr_c_4_s1
5.036
5.851
n40_s3
6.954
7.769
n40_s2
7.781
8.390
r_addr_15_s0
8.390
=====
SETUP
14.733
8.604
23.337
frame_clk_ibuf
0.000
2.088
r_addr_8_s0
3.369
3.709
MEM1/r_data_0_s57
4.022
4.837
r_addr_c_6_s1
5.812
6.421
r_addr_c_2_s0
7.044
7.653
MEM1/mem_mem_0_0_s
8.604
=====
SETUP
14.981
8.092
23.073
frame_clk_ibuf
0.000
2.088
r_addr_8_s0
3.369
3.709
MEM1/r_data_0_s57
4.022
4.837
r_addr_c_6_s1
5.812
6.421
n52_s2
7.278
8.092
r_addr_3_s0
8.092
=====
SETUP
15.137
8.200
23.337
frame_clk_ibuf
0.000
2.088
r_addr_3_s0
3.369
3.709
r_addr_c_4_s1
5.036
5.851
r_addr_c_5_s1
5.867
6.476
r_addr_c_5_s0
6.484
7.249
MEM1/mem_mem_0_0_s
8.200
=====
SETUP
15.178
7.887
23.065
master_clk_ibuf
0.000
2.088
SL1/count_1_s1
3.097
3.436
SL1/n7_s0
4.772
5.236
SL1/n74_s3
6.211
6.997
SL1/DS_s0
7.887
=====
SETUP
15.288
7.785
23.073
frame_clk_ibuf
0.000
2.088
r_addr_3_s0
3.369
3.709
r_addr_c_4_s1
5.036
5.851
r_addr_c_5_s1
5.867
6.476
n48_s2
7.321
7.785
r_addr_7_s0
7.785
=====
SETUP
15.331
7.742
23.073
frame_clk_ibuf
0.000
2.088
r_addr_8_s0
3.369
3.709
MEM1/r_data_0_s57
4.022
4.837
r_addr_c_6_s1
5.812
6.421
n53_s3
7.278
7.742
r_addr_2_s0
7.742
=====
SETUP
15.459
7.614
23.073
frame_clk_ibuf
0.000
2.088
r_addr_8_s0
3.369
3.709
MEM1/r_data_0_s57
4.022
4.837
r_addr_c_6_s1
5.812
6.421
n55_s2
6.799
7.614
r_addr_0_s0
7.614
=====
SETUP
15.825
7.248
23.073
frame_clk_ibuf
0.000
2.088
r_addr_8_s0
3.369
3.709
MEM1/r_data_0_s57
4.022
4.837
r_addr_c_6_s1
5.812
6.421
n49_s2
6.433
7.248
r_addr_6_s0
7.248
=====
SETUP
16.231
6.842
23.073
frame_clk_ibuf
0.000
2.088
r_addr_3_s0
3.369
3.709
r_addr_c_4_s1
5.036
5.851
n51_s2
6.233
6.842
r_addr_4_s0
6.842
=====
SETUP
16.504
6.561
23.065
master_clk_ibuf
0.000
2.088
SL1/count_1_s1
3.097
3.436
SL1/n7_s0
4.772
5.235
SL1/finish_s2
5.552
6.312
SL1/finish_s0
6.561
=====
SETUP
16.597
6.476
23.073
frame_clk_ibuf
0.000
2.088
r_addr_3_s0
3.369
3.709
r_addr_c_4_s1
5.036
5.851
n50_s3
5.867
6.476
r_addr_5_s0
6.476
=====
SETUP
16.935
5.866
22.800
master_clk_ibuf
0.000
2.088
SL1/count_1_s1
3.097
3.436
SL1/n7_s0
4.772
5.236
SL1/n13_s3
5.256
5.866
SL1/count_0_s1
5.866
=====
HOLD
0.524
2.632
2.108
master_clk_ibuf
0.000
1.392
SL1/count_3_s0
2.108
2.355
SL1/n10_s0
2.357
2.632
SL1/count_3_s0
2.632
=====
HOLD
0.525
2.829
2.304
frame_clk_ibuf
0.000
1.392
r_addr_3_s0
2.304
2.551
n52_s2
2.553
2.829
r_addr_3_s0
2.829
=====
HOLD
0.525
2.829
2.304
frame_clk_ibuf
0.000
1.392
r_addr_10_s0
2.304
2.551
n45_s2
2.553
2.829
r_addr_10_s0
2.829
=====
HOLD
0.525
2.829
2.304
frame_clk_ibuf
0.000
1.392
r_addr_12_s0
2.304
2.551
n43_s2
2.553
2.829
r_addr_12_s0
2.829
=====
HOLD
0.525
2.829
2.304
frame_clk_ibuf
0.000
1.392
r_addr_13_s0
2.304
2.551
n42_s2
2.553
2.829
r_addr_13_s0
2.829
=====
HOLD
0.526
2.830
2.304
frame_clk_ibuf
0.000
1.392
r_addr_4_s0
2.304
2.551
n51_s2
2.554
2.830
r_addr_4_s0
2.830
=====
HOLD
0.526
2.830
2.304
frame_clk_ibuf
0.000
1.392
r_addr_5_s0
2.304
2.551
n50_s3
2.554
2.830
r_addr_5_s0
2.830
=====
HOLD
0.527
2.635
2.108
master_clk_ibuf
0.000
1.392
SL1/count_0_s1
2.108
2.355
SL1/n13_s3
2.359
2.635
SL1/count_0_s1
2.635
=====
HOLD
0.527
2.831
2.304
frame_clk_ibuf
0.000
1.392
r_addr_6_s0
2.304
2.551
n49_s2
2.555
2.831
r_addr_6_s0
2.831
=====
HOLD
0.528
2.831
2.304
frame_clk_ibuf
0.000
1.392
r_addr_0_s0
2.304
2.551
n55_s2
2.556
2.831
r_addr_0_s0
2.831
=====
HOLD
0.662
2.966
2.304
frame_clk_ibuf
0.000
1.392
r_addr_1_s0
2.304
2.551
n54_s2
2.554
2.966
r_addr_1_s0
2.966
=====
HOLD
0.665
2.978
2.313
frame_clk_ibuf
0.000
1.392
ready_s1
2.304
2.551
r_addr_0_s0
2.978
=====
HOLD
0.665
2.978
2.313
frame_clk_ibuf
0.000
1.392
ready_s1
2.304
2.551
r_addr_7_s0
2.978
=====
HOLD
0.673
2.986
2.313
frame_clk_ibuf
0.000
1.392
ready_s1
2.304
2.551
r_addr_2_s0
2.986
=====
HOLD
0.673
2.986
2.313
frame_clk_ibuf
0.000
1.392
ready_s1
2.304
2.551
r_addr_3_s0
2.986
=====
HOLD
0.673
2.986
2.313
frame_clk_ibuf
0.000
1.392
ready_s1
2.304
2.551
r_addr_5_s0
2.986
=====
HOLD
0.675
2.988
2.313
frame_clk_ibuf
0.000
1.392
ready_s1
2.304
2.551
r_addr_4_s0
2.988
=====
HOLD
0.675
2.988
2.313
frame_clk_ibuf
0.000
1.392
ready_s1
2.304
2.551
r_addr_6_s0
2.988
=====
HOLD
0.709
2.817
2.108
master_clk_ibuf
0.000
1.392
SL1/count_0_s1
2.108
2.355
SL1/n12_s2
2.541
2.817
SL1/count_1_s1
2.817
=====
HOLD
0.785
3.089
2.304
frame_clk_ibuf
0.000
1.392
r_addr_15_s0
2.304
2.551
n40_s2
2.552
3.089
r_addr_15_s0
3.089
=====
HOLD
0.786
3.090
2.304
frame_clk_ibuf
0.000
1.392
r_addr_9_s0
2.304
2.551
n46_s2
2.553
3.090
r_addr_9_s0
3.090
=====
HOLD
0.786
3.090
2.304
frame_clk_ibuf
0.000
1.392
r_addr_14_s0
2.304
2.551
n41_s2
2.553
3.090
r_addr_14_s0
3.090
=====
HOLD
0.787
2.895
2.108
master_clk_ibuf
0.000
1.392
SL1/count_2_s0
2.108
2.355
SL1/n11_s0
2.359
2.895
SL1/count_2_s0
2.895
=====
HOLD
0.787
3.090
2.304
frame_clk_ibuf
0.000
1.392
r_addr_2_s0
2.304
2.551
n53_s3
2.554
3.090
r_addr_2_s0
3.090
=====
HOLD
0.787
3.090
2.304
frame_clk_ibuf
0.000
1.392
r_addr_8_s0
2.304
2.551
n47_s2
2.554
3.090
r_addr_8_s0
3.090
