**VLSI 1: HDL based design for FPGAs - Notes week 1**

- Author: Ruben Schenk
- Date: 21.09.2021
- Contact: ruben.schenk@inf.ethz.ch
