Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-infer_ramb8'.

Reading constraint file /home/ise/Sources/sam-coupe/common/timings.xcf.
XCF parsing done.
Reading design: tld_sam_v4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tld_sam_v4.prj"
Synthesis Constraint File          : "/home/ise/Sources/sam-coupe/common/timings.xcf"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tld_sam_v4"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : tld_sam_v4
Verilog Macros                     : { SYNTH=1 }
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : YES
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
infer_ramb8                        : No

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/tv80_reg.v" into library work
Parsing module <tv80_reg>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/tv80_mcode.v" into library work
Parsing module <tv80_mcode>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/tv80_alu.v" into library work
Parsing module <tv80_alu>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/wd1770.v" into library work
Parsing module <wd1770>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/tv80_core.v" into library work
Parsing module <tv80_core>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/ps2_port.v" into library work
Parsing module <ps2_port>.
Parsing module <ps2_host_to_kb>.
Analyzing Verilog file "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/dpsram.v" into library work
Parsing module <dpsram>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/tv80a.v" into library work
Parsing module <tv80a>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/scancode_to_sam.v" into library work
Parsing module <scancode_to_sam>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/saa1099s.v" into library work
Parsing module <saa1099s>.
Parsing module <saa1099_triplet>.
Parsing module <saa1099_tone>.
Parsing module <saa1099_noise>.
Parsing module <saa1099_amp>.
Parsing module <saa1099_mul_env>.
Parsing module <saa1099_output_mixer>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/rom.v" into library work
Parsing module <rom>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/ram.v" into library work
Parsing module <ram_dual_port_turnos>.
Parsing module <ram_dual_port>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/ps2.v" into library work
Parsing module <ps2>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/multiboot.v" into library work
Parsing module <multiboot>.
Parsing module <multiboot_spartan6>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/mouse.v" into library work
Parsing module <ps2_mouse>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/diskdrives.v" into library work
Parsing module <diskdrives>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/audio_management.v" into library work
Parsing module <dac>.
Parsing module <mixer>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/asic.v" into library work
Parsing module <asic>.
Analyzing Verilog file "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" into library work
Parsing module <tapsaver2>.
Parsing module <taploader2>.
INFO:HDLCompiler:693 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 145. parameter declaration becomes local in taploader2 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 146. parameter declaration becomes local in taploader2 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 147. parameter declaration becomes local in taploader2 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 148. parameter declaration becomes local in taploader2 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 149. parameter declaration becomes local in taploader2 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 150. parameter declaration becomes local in taploader2 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 151. parameter declaration becomes local in taploader2 with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 152. parameter declaration becomes local in taploader2 with formal parameter declaration list
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/vga_scandoubler.v" into library work
Parsing module <vga_scandoubler>.
Parsing module <vgascanline_dport>.
Parsing module <color_dimmed>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/samcoupe.v" into library work
Parsing module <samcoupe>.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/common/relojes.v" into library work
Parsing module <relojes>.
WARNING:HDLCompiler:568 - "/home/ise/Sources/sam-coupe/common/relojes.v" Line 183: Constant value is truncated to fit in <1> bits.
WARNING:HDLCompiler:568 - "/home/ise/Sources/sam-coupe/common/relojes.v" Line 184: Constant value is truncated to fit in <1> bits.
Analyzing Verilog file "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" into library work
Parsing module <tld_sam_v4>.
Parsing VHDL file "/home/ise/Sources/sam-coupe/firmware/CharROM_ROM.vhd" into library work
Parsing entity <CharROM_ROM>.
Parsing architecture <arch> of entity <charrom_rom>.
Parsing VHDL file "/home/ise/Sources/ctrl-module/CtrlModule/ZPUFlex/RTL/zpupkg.vhd" into library work
Parsing package <zpupkg>.
Parsing VHDL file "/home/ise/Sources/sam-coupe/firmware/CtrlROM_ROM.vhd" into library work
Parsing entity <CtrlROM_ROM>.
Parsing architecture <arch> of entity <ctrlrom_rom>.
Parsing VHDL file "/home/ise/Sources/ctrl-module/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" into library work
Parsing entity <zpu_core_flex>.
Parsing architecture <behave> of entity <zpu_core_flex>.
Parsing VHDL file "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/spi.vhd" into library work
Parsing entity <spi_interface>.
INFO:HDLCompiler:1676 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/spi.vhd" Line 22. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <rtl> of entity <spi_interface>.
Parsing VHDL file "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/simple_uart.vhd" into library work
Parsing entity <simple_uart>.
Parsing architecture <rtl> of entity <simple_uart>.
Parsing VHDL file "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" into library work
Parsing entity <OnScreenDisplay>.
Parsing architecture <rtl> of entity <onscreendisplay>.
WARNING:HDLCompiler:946 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd" Line 299: Actual for formal port address is neither a static name nor a globally static expression
Parsing VHDL file "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/io_ps2_com.vhd" into library work
Parsing entity <io_ps2_com>.
Parsing architecture <rtl> of entity <io_ps2_com>.
Parsing VHDL file "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd" into library work
Parsing entity <interrupt_controller>.
INFO:HDLCompiler:1676 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd" Line 20. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <rtl> of entity <interrupt_controller>.
Parsing VHDL file "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd" into library work
Parsing entity <OSD_Overlay>.
Parsing architecture <RTL> of entity <osd_overlay>.
Parsing VHDL file "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" into library work
Parsing entity <CtrlModule>.
Parsing architecture <rtl> of entity <ctrlmodule>.
WARNING:HDLCompiler:946 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" Line 271: Actual for formal port reset is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" Line 137: Port REBOOT is not connected to this instance

Elaborating module <tld_sam_v4>.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" Line 108: Result of 21-bit expression is truncated to fit in 19-bit target.

Elaborating module <relojes>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=2,CLKFBOUT_MULT=25,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=13,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/ise/Sources/sam-coupe/common/relojes.v" Line 118: Assignment to clkout1_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Sources/sam-coupe/common/relojes.v" Line 119: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Sources/sam-coupe/common/relojes.v" Line 120: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Sources/sam-coupe/common/relojes.v" Line 121: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Sources/sam-coupe/common/relojes.v" Line 122: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Sources/sam-coupe/common/relojes.v" Line 123: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/relojes.v" Line 181: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/relojes.v" Line 189: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Sources/sam-coupe/common/relojes.v" Line 175: Assignment to clk24 ignored, since the identifier is never used

Elaborating module <samcoupe>.

Elaborating module <tv80a>.

Elaborating module <tv80_core(Mode=0,IOWait=1)>.

Elaborating module <tv80_mcode(Mode=0,Flag_C=0,Flag_N=1,Flag_P=2,Flag_X=3,Flag_H=4,Flag_Y=5,Flag_Z=6,Flag_S=7)>.

Elaborating module <tv80_alu(Mode=0,Flag_C=0,Flag_N=1,Flag_P=2,Flag_X=3,Flag_H=4,Flag_Y=5,Flag_Z=6,Flag_S=7)>.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/tv80_alu.v" Line 240: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/tv80_alu.v" Line 252: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/tv80_alu.v" Line 256: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/tv80_core.v" Line 447: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/tv80_core.v" Line 616: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <tv80_reg>.
WARNING:HDLCompiler:1127 - "/home/ise/Sources/sam-coupe/common/samcoupe.v" Line 126: Assignment to m1_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Sources/sam-coupe/common/samcoupe.v" Line 131: Assignment to rfsh_n ignored, since the identifier is never used

Elaborating module <asic>.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/asic.v" Line 164: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/asic.v" Line 169: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/asic.v" Line 306: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/asic.v" Line 320: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/asic.v" Line 322: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/asic.v" Line 326: Result of 16-bit expression is truncated to fit in 15-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/asic.v" Line 396: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <rom>.
Reading initialization file \"home/ise/Sources/sam-coupe/common/rom30.hex\".

Elaborating module <ram_dual_port_turnos>.

Elaborating module <ps2>.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/ps2.v" Line 27: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <scancode_to_sam>.
WARNING:HDLCompiler:634 - "/home/ise/Sources/sam-coupe/common/scancode_to_sam.v" Line 42: Net <row[8][7]> does not have a driver.

Elaborating module <ps2_mouse>.

Elaborating module <ps2_port>.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/ps2_port.v" Line 129: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <ps2_host_to_kb>.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/ps2_port.v" Line 206: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/ps2_port.v" Line 232: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/ps2_port.v" Line 260: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/mouse.v" Line 130: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <saa1099s>.

Elaborating module <saa1099_triplet>.

Elaborating module <saa1099_tone>.
WARNING:HDLCompiler:189 - "/home/ise/Sources/sam-coupe/common/saa1099s.v" Line 185: Size mismatch in connection of port <octave>. Formal port size is 9-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/home/ise/Sources/sam-coupe/common/saa1099s.v" Line 186: Size mismatch in connection of port <octave>. Formal port size is 9-bit while actual signal size is 3-bit.
WARNING:HDLCompiler:189 - "/home/ise/Sources/sam-coupe/common/saa1099s.v" Line 187: Size mismatch in connection of port <octave>. Formal port size is 9-bit while actual signal size is 3-bit.

Elaborating module <saa1099_noise>.

Elaborating module <saa1099_amp>.

Elaborating module <saa1099_mul_env>.
WARNING:HDLCompiler:189 - "/home/ise/Sources/sam-coupe/common/saa1099s.v" Line 190: Size mismatch in connection of port <envreg>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/Sources/sam-coupe/common/saa1099s.v" Line 191: Size mismatch in connection of port <envreg>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/ise/Sources/sam-coupe/common/saa1099s.v" Line 192: Size mismatch in connection of port <vol>. Formal port size is 24-bit while actual signal size is 8-bit.

Elaborating module <saa1099_output_mixer>.

Elaborating module <mixer>.

Elaborating module <dac>.

Elaborating module <diskdrives(NR_DISK=2,SHARED_FDC=1)>.
WARNING:HDLCompiler:1016 - "/home/ise/Sources/sam-coupe/common/wd1770.v" Line 94: Port full is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/Sources/sam-coupe/common/wd1770.v" Line 116: Port full is not connected to this instance

Elaborating module <wd1770>.
WARNING:HDLCompiler:872 - "/home/ise/Sources/sam-coupe/common/wd1770.v" Line 48: Using initial value of motor_on since it is never assigned
WARNING:HDLCompiler:872 - "/home/ise/Sources/sam-coupe/common/wd1770.v" Line 50: Using initial value of datamark_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/ise/Sources/sam-coupe/common/wd1770.v" Line 51: Using initial value of lostdata since it is never assigned

Elaborating module <fifo(RAM_SIZE=512,ADDRESS_WIDTH=9)>.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/fifo.v" Line 27: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/fifo.v" Line 28: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/fifo.v" Line 31: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/fifo.v" Line 32: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1127 - "/home/ise/Sources/sam-coupe/common/wd1770.v" Line 123: Assignment to fifo_out_empty ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/wd1770.v" Line 174: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/wd1770.v" Line 178: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/wd1770.v" Line 184: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/wd1770.v" Line 191: Result of 33-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/wd1770.v" Line 250: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/wd1770.v" Line 281: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/wd1770.v" Line 317: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/wd1770.v" Line 325: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:634 - "/home/ise/Sources/sam-coupe/common/wd1770.v" Line 79: Net <crcerror> does not have a driver.
WARNING:HDLCompiler:189 - "/home/ise/Sources/sam-coupe/common/samcoupe.v" Line 286: Size mismatch in connection of port <cpuaddr>. Formal port size is 3-bit while actual signal size is 16-bit.

Elaborating module <multiboot>.
WARNING:HDLCompiler:1016 - "/home/ise/Sources/sam-coupe/common/multiboot.v" Line 41: Port BUSY is not connected to this instance

Elaborating module <multiboot_spartan6>.

Elaborating module <ICAP_SPARTAN6>.

Elaborating module <vga_scandoubler(CLKVIDEO=12000)>.

Elaborating module <vgascanline_dport>.

Elaborating module <color_dimmed>.
WARNING:HDLCompiler:1127 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" Line 234: Assignment to hyperload_fifo_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" Line 241: Assignment to hyperload_fifo_empty ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" Line 242: Assignment to hyperload_fifo_full ignored, since the identifier is never used
Going to vhdl side to elaborate module CtrlModule

Elaborating entity <CtrlModule> (architecture <rtl>) with generics from library <work>.

Elaborating entity <simple_uart> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/simple_uart.vhd" Line 165. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/simple_uart.vhd" Line 205. Case statement is complete. others clause is never selected
Going to verilog side to elaborate module fifo

Elaborating module <fifo(RAM_SIZE=1024,ADDRESS_WIDTH=10,WORD_SIZE=8)>.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/fifo.v" Line 27: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/fifo.v" Line 28: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/fifo.v" Line 31: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/sam-coupe/common/fifo.v" Line 32: Result of 32-bit expression is truncated to fit in 11-bit target.
Back to vhdl to continue elaboration

Elaborating entity <CtrlROM_ROM> (architecture <arch>) with generics from library <work>.

Elaborating entity <zpu_core_flex> (architecture <behave>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/Sources/ctrl-module/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 318: cachedprogramword should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Sources/ctrl-module/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 320: cachedprogramword should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Sources/ctrl-module/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 322: cachedprogramword should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Sources/ctrl-module/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 324: cachedprogramword should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/ise/Sources/ctrl-module/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 326. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "/home/ise/Sources/ctrl-module/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 429: comparison_sub_result should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Sources/ctrl-module/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 435: shift_count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Sources/ctrl-module/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 444: membread should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/ise/Sources/ctrl-module/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd" Line 423: Assignment to begin_inst ignored, since the identifier is never used

Elaborating entity <OnScreenDisplay> (architecture <rtl>) from library <work>.
Going to verilog side to elaborate module dpsram

Elaborating module <dpsram(RAM_SIZE=512,ADDRESS_WIDTH=9,WORD_SIZE=7)>.
Back to vhdl to continue elaboration

Elaborating entity <CharROM_ROM> (architecture <arch>) with generics from library <work>.

Elaborating entity <io_ps2_com> (architecture <rtl>) with generics from library <work>.

Elaborating entity <spi_interface> (architecture <rtl>) from library <work>.
Going to verilog side to elaborate module taploader2

Elaborating module <taploader2(TURBO_1=49,TURBO_0=24,NORMAL_1=191,NORMAL_0=95,LEADER_PULSE=242,SYNC_PULSE0=74,SYNC_PULSE1=82,ONE_SECOND=1627)>.
WARNING:HDLCompiler:413 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 241: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 242: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 244: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 245: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 269: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 270: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 272: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 273: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 279: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 280: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 282: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 283: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 295: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 296: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:634 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v" Line 136: Net <tap_data_byte[0]> does not have a driver.
Back to vhdl to continue elaboration

Elaborating entity <interrupt_controller> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" Line 424: reset_n should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" Line 422: Assignment to disk_irq_mask ignored, since the identifier is never used
Back to verilog to continue elaboration
Going to vhdl side to elaborate module OSD_Overlay

Elaborating entity <OSD_Overlay> (architecture <RTL>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:634 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" Line 91: Net <ear_in_sc> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" Line 210: Net <tape_data[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" Line 217: Net <hyperload_fifo_rd> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" Line 227: Net <tape_dclk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" Line 228: Net <tape_reset> does not have a driver.
WARNING:HDLCompiler:552 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" Line 252: Input port ear_in is not connected on this instance
WARNING:Xst:2972 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 233. All outputs of instance <hyperload_fifo_inst> of block <fifo> are unconnected in block <tld_sam_v4>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <tld_sam_v4>.
    Related source file is "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v".
WARNING:Xst:2898 - Port 'debug', unconnected in block instance 'MyCtrlModule', is tied to GND.
WARNING:Xst:2898 - Port 'ear_in', unconnected in block instance 'MyCtrlModule', is tied to GND.
WARNING:Xst:2898 - Port 'tape_hreq', unconnected in block instance 'MyCtrlModule', is tied to GND.
WARNING:Xst:2898 - Port 'cpu_reset', unconnected in block instance 'MyCtrlModule', is tied to GND.
WARNING:Xst:2898 - Port 'juart_rx', unconnected in block instance 'MyCtrlModule', is tied to GND.
WARNING:Xst:2898 - Port 'host_bootdata_ack', unconnected in block instance 'MyCtrlModule', is tied to GND.
WARNING:Xst:2898 - Port 'host_rom_initialised', unconnected in block instance 'MyCtrlModule', is tied to GND.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 137: Output port <REBOOT> of the instance <maquina> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 137: Output port <testled> of the instance <maquina> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 233: Output port <q> of the instance <hyperload_fifo_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 233: Output port <empty> of the instance <hyperload_fifo_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 233: Output port <full> of the instance <hyperload_fifo_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 252: Output port <tape_data_out> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 252: Output port <host_bootdata> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 252: Output port <kbd_kbscan> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 252: Output port <ps2k_clk_out> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 252: Output port <ps2k_dat_out> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 252: Output port <host_divert_sdcard> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 252: Output port <host_reset> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 252: Output port <ear_out> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 252: Output port <tape_dclk_out> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 252: Output port <tape_reset_out> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 252: Output port <tape_busy> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 252: Output port <juart_tx> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 252: Output port <host_bootdata_req> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 252: Output port <kbd_kbhit> of the instance <MyCtrlModule> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/v4/tld_sam_v4.v" line 316: Output port <window_out> of the instance <overlay> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <tape_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ear_in_sc> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <hyperload_fifo_rd> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tape_dclk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tape_reset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <scandoubler_ctrl>.
    Found 5-bit register for signal <joystick1>.
    Found 5-bit register for signal <joystick2>.
    Found 1-bit register for signal <joytoggle>.
    Found 1-bit register for signal <scanlines_inv>.
    Found 1-bit register for signal <scandbl_inv>.
    Found 1-bit register for signal <joysplitter>.
    Found 32-bit register for signal <count>.
    Found 1-bit register for signal <led>.
    Found 8-bit register for signal <poweron_reset>.
    Found 32-bit adder for signal <count[31]_GND_1_o_add_21_OUT> created at line 224.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sram_data may hinder XST clustering optimizations.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <tld_sam_v4> synthesized.

Synthesizing Unit <relojes>.
    Related source file is "/home/ise/Sources/sam-coupe/common/relojes.v".
    Found 3-bit register for signal <clkcounter>.
    Found 4-bit register for signal <clk8ct>.
    Found 1-bit register for signal <clk8>.
    Found 3-bit adder for signal <clkcounter[2]_GND_2_o_add_1_OUT> created at line 181.
    Found 4-bit adder for signal <clk8ct[3]_GND_2_o_add_6_OUT> created at line 189.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <relojes> synthesized.

Synthesizing Unit <samcoupe>.
    Related source file is "/home/ise/Sources/sam-coupe/common/samcoupe.v".
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/common/samcoupe.v" line 125: Output port <m1_n> of the instance <el_z80> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/common/samcoupe.v" line 125: Output port <rfsh_n> of the instance <el_z80> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/common/samcoupe.v" line 125: Output port <halt_n> of the instance <el_z80> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/common/samcoupe.v" line 125: Output port <busak_n> of the instance <el_z80> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <REBOOT> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <testled> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	inferred   9 Multiplexer(s).
Unit <samcoupe> synthesized.

Synthesizing Unit <tv80a>.
    Related source file is "/home/ise/Sources/sam-coupe/common/tv80a.v".
        Mode = 0
        T2Write = 1
        IOWait = 1
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/common/tv80a.v" line 74: Output port <IntE> of the instance <i_tv80_core> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/common/tv80a.v" line 74: Output port <stop> of the instance <i_tv80_core> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <tstate_rr<1>>.
    Found 8-bit register for signal <di_reg>.
    Found 3-bit register for signal <tstate_r<3:1>>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <tv80a> synthesized.

Synthesizing Unit <tv80_core>.
    Related source file is "/home/ise/Sources/sam-coupe/common/tv80_core.v".
        Mode = 0
        IOWait = 1
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
        aNone = 3'b111
        aBC = 3'b000
        aDE = 3'b001
        aXY = 3'b010
        aIOA = 3'b100
        aSP = 3'b101
        aZI = 3'b110
    Found 1-bit register for signal <rfsh_n>.
    Found 1-bit register for signal <m1_n>.
    Found 16-bit register for signal <SP>.
    Found 8-bit register for signal <F>.
    Found 8-bit register for signal <Ap>.
    Found 8-bit register for signal <Fp>.
    Found 8-bit register for signal <ACC>.
    Found 16-bit register for signal <A>.
    Found 16-bit register for signal <TmpAddr>.
    Found 16-bit register for signal <PC>.
    Found 8-bit register for signal <IR>.
    Found 8-bit register for signal <dout>.
    Found 8-bit register for signal <I>.
    Found 8-bit register for signal <R>.
    Found 2-bit register for signal <ISet>.
    Found 2-bit register for signal <XY_State>.
    Found 2-bit register for signal <IStatus>.
    Found 3-bit register for signal <mcycles>.
    Found 3-bit register for signal <Pre_XY_F_M>.
    Found 5-bit register for signal <Read_To_Reg_r>.
    Found 4-bit register for signal <ALU_Op_r>.
    Found 7-bit register for signal <mcycle>.
    Found 7-bit register for signal <tstate>.
    Found 1-bit register for signal <Alternate>.
    Found 1-bit register for signal <Arith16_r>.
    Found 1-bit register for signal <BTR_r>.
    Found 1-bit register for signal <Z16_r>.
    Found 1-bit register for signal <Save_ALU_r>.
    Found 1-bit register for signal <PreserveC_r>.
    Found 1-bit register for signal <XY_Ind>.
    Found 1-bit register for signal <INT_s>.
    Found 1-bit register for signal <NMI_s>.
    Found 1-bit register for signal <Oldnmi_n>.
    Found 1-bit register for signal <Halt_FF>.
    Found 1-bit register for signal <NMICycle>.
    Found 1-bit register for signal <IntCycle>.
    Found 1-bit register for signal <IntE_FF1>.
    Found 1-bit register for signal <IntE_FF2>.
    Found 1-bit register for signal <No_BTR>.
    Found 1-bit register for signal <Auto_Wait_t1>.
    Found 1-bit register for signal <Auto_Wait_t2>.
    Found 3-bit register for signal <RegAddrA_r>.
    Found 3-bit register for signal <RegAddrB_r>.
    Found 3-bit register for signal <RegAddrC>.
    Found 1-bit register for signal <IncDecZ>.
    Found 16-bit register for signal <RegBusA_r>.
    Found 8-bit register for signal <BusB>.
    Found 8-bit register for signal <BusA>.
    Found 7-bit adder for signal <R[6]_GND_8_o_add_17_OUT> created at line 447.
    Found 16-bit adder for signal <TmpAddr[15]_GND_8_o_add_65_OUT> created at line 616.
    Found 3-bit adder for signal <Pre_XY_F_M[2]_GND_8_o_add_329_OUT> created at line 1290.
    Found 16-bit adder for signal <ID16> created at line 1372.
    Found 16-bit adder for signal <PC16> created at line 1373.
    Found 16-bit adder for signal <SP16> created at line 1374.
    Found 1-bit 7-to-1 multiplexer for signal <last_mcycle> created at line 325.
    Found 1-bit 7-to-1 multiplexer for signal <last_tstate> created at line 336.
    Found 16-bit 7-to-1 multiplexer for signal <Set_Addr_To[2]_PC[15]_wide_mux_67_OUT> created at line 548.
    Found 8-bit 3-to-1 multiplexer for signal <Special_LD[1]_ACC[7]_wide_mux_133_OUT> created at line 738.
    Found 8-bit 11-to-1 multiplexer for signal <BusB[7]_Set_BusB_To[3]_mux_287_OUT> created at line 1047.
    Found 8-bit 3-to-1 multiplexer for signal <_n1149> created at line 738.
    WARNING:Xst:2404 -  FFs/Latches <BusReq_s<0:0>> (without init value) have a constant value of 0 in block <tv80_core>.
    WARNING:Xst:2404 -  FFs/Latches <BusAck<0:0>> (without init value) have a constant value of 0 in block <tv80_core>.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 225 D-type flip-flop(s).
	inferred 278 Multiplexer(s).
Unit <tv80_core> synthesized.

Synthesizing Unit <tv80_mcode>.
    Related source file is "/home/ise/Sources/sam-coupe/common/tv80_mcode.v".
        Mode = 0
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
        aNone = 3'b111
        aBC = 3'b000
        aDE = 3'b001
        aXY = 3'b010
        aIOA = 3'b100
        aSP = 3'b101
        aZI = 3'b110
WARNING:Xst:647 - Input <F<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <F<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x3-bit Read Only RAM for signal <IR[7]_GND_9_o_wide_mux_495_OUT>
    Found 3-bit 4-to-1 multiplexer for signal <IR[4]_GND_9_o_wide_mux_221_OUT> created at line 1331.
    Found 1-bit 8-to-1 multiplexer for signal <IR[5]_F[7]_Mux_264_o> created at line 183.
    Summary:
	inferred   1 RAM(s).
	inferred 259 Multiplexer(s).
Unit <tv80_mcode> synthesized.

Synthesizing Unit <tv80_alu>.
    Related source file is "/home/ise/Sources/sam-coupe/common/tv80_alu.v".
        Mode = 0
        Flag_C = 0
        Flag_N = 1
        Flag_P = 2
        Flag_X = 3
        Flag_H = 4
        Flag_Y = 5
        Flag_Z = 6
        Flag_S = 7
    Found 5-bit adder for signal <n0183> created at line 61.
    Found 5-bit adder for signal <n0108> created at line 61.
    Found 4-bit adder for signal <n0189> created at line 71.
    Found 4-bit adder for signal <n0107> created at line 71.
    Found 2-bit adder for signal <n0195> created at line 81.
    Found 2-bit adder for signal <n0106> created at line 81.
    Found 9-bit adder for signal <n0150> created at line 234.
    Found 9-bit adder for signal <GND_10_o_GND_10_o_add_33_OUT> created at line 240.
    Found 8-bit subtractor for signal <GND_10_o_GND_10_o_sub_39_OUT<7:0>> created at line 252.
    Found 9-bit subtractor for signal <GND_10_o_GND_10_o_sub_43_OUT<8:0>> created at line 256.
    Found 8-bit 8-to-1 multiplexer for signal <IR[5]_GND_10_o_wide_mux_56_OUT> created at line 343.
    Found 5-bit comparator greater for signal <GND_10_o_GND_10_o_LessThan_32_o> created at line 238
    Found 4-bit comparator greater for signal <PWR_10_o_BusA[3]_LessThan_36_o> created at line 246
    Found 4-bit comparator greater for signal <GND_10_o_BusA[3]_LessThan_38_o> created at line 248
    Found 8-bit comparator greater for signal <PWR_10_o_BusA[7]_LessThan_41_o> created at line 254
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <tv80_alu> synthesized.

Synthesizing Unit <tv80_reg>.
    Related source file is "/home/ise/Sources/sam-coupe/common/tv80_reg.v".
    Found 8x8-bit dual-port RAM <Mram_RegsH> for signal <RegsH>.
    Found 8x8-bit dual-port RAM <Mram_RegsL> for signal <RegsL>.
    Summary:
	inferred   4 RAM(s).
Unit <tv80_reg> synthesized.

Synthesizing Unit <asic>.
    Related source file is "/home/ise/Sources/sam-coupe/common/asic.v".
        HACTIVEREGION = 512
        RBORDER = 64
        HFPORCH = 16
        HSYNC = 64
        HBPORCH = 64
        LBORDER = 48
        HTOTAL = 768
        VACTIVEREGION = 192
        BBORDER = 48
        VFPORCH = 4
        VSYNC = 4
        VBPORCH = 16
        TBORDER = 48
        VTOTAL = 312
        BEGINVSYNCH = 0
        BEGINVSYNCV = 244
        ENDVSYNCV = 248
        IOADDR_VMPR = 8'b11111100
        IOADDR_HMPR = 8'b11111011
        IOADDR_LMPR = 8'b11111010
        IOADDR_BORDER = 8'b11111110
        IOADDR_LINEINT = 8'b11111001
        IOADDR_STATUS = 8'b11111001
        IOADDR_BASECLUT = 8'b11111000
        IOADDR_ATTRIB = 8'b11111111
        IOADDR_HLPEN = 8'b11111000
    Found 16x7-bit dual-port RAM <Mram_clut> for signal <clut>.
    Found 9-bit register for signal <vc>.
    Found 15-bit register for signal <screen_offs>.
    Found 5-bit register for signal <screen_column>.
    Found 5-bit register for signal <flash_counter>.
    Found 8-bit register for signal <vram_byte1>.
    Found 8-bit register for signal <vram_byte2>.
    Found 8-bit register for signal <vram_byte3>.
    Found 8-bit register for signal <vram_byte4>.
    Found 8-bit register for signal <sregm12>.
    Found 8-bit register for signal <attrreg>.
    Found 32-bit register for signal <sregm3>.
    Found 32-bit register for signal <sregm4>.
    Found 2-bit register for signal <hibits_clut_m3>.
    Found 8-bit register for signal <hpen_internal>.
    Found 1-bit register for signal <iorq_prev>.
    Found 8-bit register for signal <lpen>.
    Found 8-bit register for signal <hpen>.
    Found 8-bit register for signal <vmpr>.
    Found 8-bit register for signal <lmpr>.
    Found 8-bit register for signal <hmpr>.
    Found 8-bit register for signal <border>.
    Found 8-bit register for signal <lineint>.
    Found 10-bit register for signal <hc>.
    Found 10-bit adder for signal <hc[9]_GND_13_o_add_8_OUT> created at line 164.
    Found 9-bit adder for signal <vc[8]_GND_13_o_add_10_OUT> created at line 169.
    Found 5-bit adder for signal <flash_counter[4]_GND_13_o_add_70_OUT> created at line 306.
    Found 5-bit adder for signal <screen_column[4]_GND_13_o_add_79_OUT> created at line 320.
    Found 15-bit adder for signal <screen_offs[14]_GND_13_o_add_81_OUT> created at line 322.
    Found 8-bit adder for signal <hpen_internal[7]_GND_13_o_add_149_OUT> created at line 396.
    Found 5-bit adder for signal <low_page[4]_GND_13_o_add_177_OUT> created at line 441.
    Found 5-bit adder for signal <high_page[4]_GND_13_o_add_178_OUT> created at line 451.
    Found 4-bit 3-to-1 multiplexer for signal <index> created at line 363.
    Found 1-bit 4-to-1 multiplexer for signal <cpuramaddr<18>> created at line 432.
    Found 1-bit 4-to-1 multiplexer for signal <cpuramaddr<17>> created at line 432.
    Found 1-bit 4-to-1 multiplexer for signal <cpuramaddr<16>> created at line 432.
    Found 1-bit 4-to-1 multiplexer for signal <cpuramaddr<15>> created at line 432.
    Found 1-bit 4-to-1 multiplexer for signal <cpuramaddr<14>> created at line 432.
    Found 10-bit comparator lessequal for signal <n0024> created at line 185
    Found 10-bit comparator greater for signal <hc[9]_GND_13_o_LessThan_18_o> created at line 185
    Found 9-bit comparator lessequal for signal <n0029> created at line 188
    Found 9-bit comparator greater for signal <vc[8]_GND_13_o_LessThan_20_o> created at line 188
    Found 10-bit comparator greater for signal <hc[9]_GND_13_o_LessThan_22_o> created at line 191
    Found 8-bit comparator lessequal for signal <n0038> created at line 193
    Found 9-bit comparator equal for signal <GND_13_o_vc[8]_equal_24_o> created at line 194
    Found 9-bit comparator greater for signal <vc[8]_GND_13_o_LessThan_26_o> created at line 204
    Found 10-bit comparator greater for signal <hc[9]_PWR_14_o_LessThan_28_o> created at line 204
    Found 10-bit comparator lessequal for signal <n0053> created at line 218
    Found 10-bit comparator greater for signal <hc[9]_GND_13_o_LessThan_31_o> created at line 218
    Found 9-bit comparator lessequal for signal <n0058> created at line 220
    Found 9-bit comparator greater for signal <vc[8]_PWR_14_o_LessThan_33_o> created at line 220
    Found 4-bit comparator greater for signal <hc[3]_PWR_14_o_LessThan_35_o> created at line 233
    Found 10-bit comparator greater for signal <hc[9]_GND_13_o_LessThan_50_o> created at line 250
    Found 16-bit comparator greater for signal <cpuaddr[15]_GND_13_o_LessThan_53_o> created at line 260
    Found 16-bit comparator lessequal for signal <n0092> created at line 262
    Found 16-bit comparator lessequal for signal <n0243> created at line 422
    Found 8-bit comparator lessequal for signal <n0319> created at line 493
    Found 8-bit comparator lessequal for signal <n0321> created at line 493
    Found 8-bit comparator lessequal for signal <n0324> created at line 497
    Found 8-bit comparator lessequal for signal <n0326> created at line 497
    Summary:
	inferred   1 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred 223 D-type flip-flop(s).
	inferred  22 Comparator(s).
	inferred 110 Multiplexer(s).
Unit <asic> synthesized.

Synthesizing Unit <rom>.
    Related source file is "/home/ise/Sources/sam-coupe/common/rom.v".
    Set property "rom_extract = yes".
    Set property "rom_style = block".
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'rom', is tied to its initial value.
    Found 32768x8-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <rom> synthesized.

Synthesizing Unit <ram_dual_port_turnos>.
    Related source file is "/home/ise/Sources/sam-coupe/common/ram.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <sram_d<7>> created at line 38
    Found 1-bit tristate buffer for signal <sram_d<6>> created at line 38
    Found 1-bit tristate buffer for signal <sram_d<5>> created at line 38
    Found 1-bit tristate buffer for signal <sram_d<4>> created at line 38
    Found 1-bit tristate buffer for signal <sram_d<3>> created at line 38
    Found 1-bit tristate buffer for signal <sram_d<2>> created at line 38
    Found 1-bit tristate buffer for signal <sram_d<1>> created at line 38
    Found 1-bit tristate buffer for signal <sram_d<0>> created at line 38
    Summary:
	inferred   4 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <ram_dual_port_turnos> synthesized.

Synthesizing Unit <ps2>.
    Related source file is "/home/ise/Sources/sam-coupe/common/ps2.v".
    Found 1-bit register for signal <kbd_clk_last>.
    Found 1-bit register for signal <kbd_clk_debounced>.
    Found 1-bit register for signal <valid>.
    Found 6-bit register for signal <nbits>.
    Found 8-bit register for signal <data_input>.
    Found 8-bit register for signal <key>.
    Found 10-bit register for signal <debounce_count>.
    Found 10-bit adder for signal <debounce_count[9]_GND_24_o_add_4_OUT> created at line 27.
    Found 6-bit adder for signal <nbits[5]_GND_24_o_add_15_OUT> created at line 43.
    Found 1-bit comparator equal for signal <n0003> created at line 22
    Found 10-bit comparator greater for signal <n0005> created at line 25
    Found 6-bit comparator greater for signal <GND_24_o_nbits[5]_LessThan_12_o> created at line 38
    Found 6-bit comparator greater for signal <nbits[5]_GND_24_o_LessThan_13_o> created at line 38
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <ps2> synthesized.

Synthesizing Unit <scancode_to_sam>.
    Related source file is "/home/ise/Sources/sam-coupe/common/scancode_to_sam.v".
WARNING:Xst:653 - Signal <row<8><7:5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <kextended>.
    Found 1-bit register for signal <row<0><7>>.
    Found 1-bit register for signal <row<0><6>>.
    Found 1-bit register for signal <row<0><5>>.
    Found 1-bit register for signal <row<0><4>>.
    Found 1-bit register for signal <row<0><3>>.
    Found 1-bit register for signal <row<0><2>>.
    Found 1-bit register for signal <row<0><1>>.
    Found 1-bit register for signal <row<0><0>>.
    Found 1-bit register for signal <row<1><7>>.
    Found 1-bit register for signal <row<1><6>>.
    Found 1-bit register for signal <row<1><5>>.
    Found 1-bit register for signal <row<1><4>>.
    Found 1-bit register for signal <row<1><3>>.
    Found 1-bit register for signal <row<1><2>>.
    Found 1-bit register for signal <row<1><1>>.
    Found 1-bit register for signal <row<1><0>>.
    Found 1-bit register for signal <row<2><7>>.
    Found 1-bit register for signal <row<2><6>>.
    Found 1-bit register for signal <row<2><5>>.
    Found 1-bit register for signal <row<2><4>>.
    Found 1-bit register for signal <row<2><3>>.
    Found 1-bit register for signal <row<2><2>>.
    Found 1-bit register for signal <row<2><1>>.
    Found 1-bit register for signal <row<2><0>>.
    Found 1-bit register for signal <row<3><7>>.
    Found 1-bit register for signal <row<3><6>>.
    Found 1-bit register for signal <row<3><5>>.
    Found 1-bit register for signal <row<3><4>>.
    Found 1-bit register for signal <row<3><3>>.
    Found 1-bit register for signal <row<3><2>>.
    Found 1-bit register for signal <row<3><1>>.
    Found 1-bit register for signal <row<3><0>>.
    Found 1-bit register for signal <row<4><7>>.
    Found 1-bit register for signal <row<4><6>>.
    Found 1-bit register for signal <row<4><5>>.
    Found 1-bit register for signal <row<4><4>>.
    Found 1-bit register for signal <row<4><3>>.
    Found 1-bit register for signal <row<4><2>>.
    Found 1-bit register for signal <row<4><1>>.
    Found 1-bit register for signal <row<4><0>>.
    Found 1-bit register for signal <row<5><7>>.
    Found 1-bit register for signal <row<5><6>>.
    Found 1-bit register for signal <row<5><5>>.
    Found 1-bit register for signal <row<5><4>>.
    Found 1-bit register for signal <row<5><3>>.
    Found 1-bit register for signal <row<5><2>>.
    Found 1-bit register for signal <row<5><1>>.
    Found 1-bit register for signal <row<5><0>>.
    Found 1-bit register for signal <row<6><7>>.
    Found 1-bit register for signal <row<6><6>>.
    Found 1-bit register for signal <row<6><5>>.
    Found 1-bit register for signal <row<6><4>>.
    Found 1-bit register for signal <row<6><3>>.
    Found 1-bit register for signal <row<6><2>>.
    Found 1-bit register for signal <row<6><1>>.
    Found 1-bit register for signal <row<6><0>>.
    Found 1-bit register for signal <row<7><7>>.
    Found 1-bit register for signal <row<7><6>>.
    Found 1-bit register for signal <row<7><5>>.
    Found 1-bit register for signal <row<7><4>>.
    Found 1-bit register for signal <row<7><3>>.
    Found 1-bit register for signal <row<7><2>>.
    Found 1-bit register for signal <row<7><1>>.
    Found 1-bit register for signal <row<7><0>>.
    Found 1-bit register for signal <row<8><4>>.
    Found 1-bit register for signal <row<8><3>>.
    Found 1-bit register for signal <row<8><2>>.
    Found 1-bit register for signal <row<8><1>>.
    Found 1-bit register for signal <row<8><0>>.
    Found 1-bit register for signal <kdel>.
    Found 1-bit register for signal <kf5>.
    Found 1-bit register for signal <ksclk>.
    Found 1-bit register for signal <kminus>.
    Found 1-bit register for signal <kf1>.
    Found 1-bit register for signal <kreleased>.
    Summary:
	inferred  76 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <scancode_to_sam> synthesized.

Synthesizing Unit <ps2_mouse>.
    Related source file is "/home/ise/Sources/sam-coupe/common/mouse.v".
WARNING:Xst:647 - Input <rstn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/common/mouse.v" line 69: Output port <released> of the instance <puerto_del_raton> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/common/mouse.v" line 69: Output port <extended> of the instance <puerto_del_raton> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/common/mouse.v" line 81: Output port <ps2error> of the instance <escritura_a_raton> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <enable_mouse>.
    Found 1-bit register for signal <prev_rdmsel>.
    Found 10-bit register for signal <counter>.
    Found 4-bit register for signal <smstate>.
    Found 4-bit register for signal <mdata>.
    Found 1-bit register for signal <new_msg_a>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <ymove<8>>.
    Found 1-bit register for signal <ymove<7>>.
    Found 1-bit register for signal <ymove<6>>.
    Found 1-bit register for signal <ymove<5>>.
    Found 1-bit register for signal <ymove<4>>.
    Found 1-bit register for signal <ymove<3>>.
    Found 1-bit register for signal <ymove<2>>.
    Found 1-bit register for signal <ymove<1>>.
    Found 1-bit register for signal <ymove<0>>.
    Found 1-bit register for signal <new_msg_b>.
    Found 1-bit register for signal <xmove<8>>.
    Found 1-bit register for signal <xmove<7>>.
    Found 1-bit register for signal <xmove<6>>.
    Found 1-bit register for signal <xmove<5>>.
    Found 1-bit register for signal <xmove<4>>.
    Found 1-bit register for signal <xmove<3>>.
    Found 1-bit register for signal <xmove<2>>.
    Found 1-bit register for signal <xmove<1>>.
    Found 1-bit register for signal <xmove<0>>.
    Found 3-bit register for signal <btn_state>.
    Found 1-bit register for signal <prev_rx_reset>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | kbint (falling_edge)                           |
    | Power Up State     | 010                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <smstate[3]_GND_26_o_add_2_OUT> created at line 118.
    Found 10-bit adder for signal <counter[9]_GND_26_o_add_22_OUT> created at line 130.
    Found 4-bit comparator lessequal for signal <smstate[3]_PWR_19_o_LessThan_2_o> created at line 118
    Found 10-bit comparator greater for signal <counter[9]_GND_26_o_LessThan_22_o> created at line 130
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ps2_mouse> synthesized.

Synthesizing Unit <ps2_port>.
    Related source file is "/home/ise/Sources/sam-coupe/common/ps2_port.v".
    Found 2-bit register for signal <ps2dat_synchr>.
    Found 16-bit register for signal <negedgedetect>.
    Found 1-bit register for signal <rkb_interrupt>.
    Found 16-bit register for signal <timeoutcnt>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <scancode>.
    Found 8-bit register for signal <key>.
    Found 2-bit register for signal <ps2clk_synchr>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0111 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <timeoutcnt[15]_GND_27_o_add_35_OUT> created at line 129.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ps2_port> synthesized.

Synthesizing Unit <ps2_host_to_kb>.
    Related source file is "/home/ise/Sources/sam-coupe/common/ps2_port.v".
    Found 16-bit register for signal <edgedetect>.
    Found 8-bit register for signal <rdata>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <error>.
    Found 16-bit register for signal <timeoutcnt>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <shiftreg>.
    Found 3-bit register for signal <cntbits>.
    Found 2-bit register for signal <ps2clk_synchr>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 28                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 110                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <cntbits[2]_GND_28_o_add_25_OUT> created at line 232.
    Found 16-bit adder for signal <timeoutcnt[15]_GND_28_o_add_38_OUT> created at line 260.
    Found 1-bit tristate buffer for signal <ps2data_ext> created at line 269
    Found 1-bit tristate buffer for signal <ps2clk_ext> created at line 273
    Found 16-bit comparator greater for signal <n0023> created at line 215
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <ps2_host_to_kb> synthesized.

Synthesizing Unit <saa1099s>.
    Related source file is "/home/ise/Sources/sam-coupe/common/saa1099s.v".
    Found 1-bit register for signal <wr>.
    Found 5-bit register for signal <addr>.
    Found 8-bit register for signal <amplit5>.
    Found 8-bit register for signal <amplit4>.
    Found 8-bit register for signal <amplit3>.
    Found 8-bit register for signal <amplit2>.
    Found 8-bit register for signal <amplit1>.
    Found 8-bit register for signal <amplit0>.
    Found 8-bit register for signal <freq5>.
    Found 8-bit register for signal <freq4>.
    Found 8-bit register for signal <freq3>.
    Found 8-bit register for signal <freq2>.
    Found 8-bit register for signal <freq1>.
    Found 8-bit register for signal <freq0>.
    Found 8-bit register for signal <oct54>.
    Found 8-bit register for signal <oct32>.
    Found 8-bit register for signal <oct10>.
    Found 8-bit register for signal <noisegen>.
    Found 8-bit register for signal <noiseenable>.
    Found 8-bit register for signal <freqenable>.
    Found 8-bit register for signal <envelope1>.
    Found 8-bit register for signal <envelope0>.
    Found 8-bit register for signal <ctrl>.
    Found 1-bit register for signal <old_wr>.
    Summary:
	inferred 175 D-type flip-flop(s).
Unit <saa1099s> synthesized.

Synthesizing Unit <saa1099_triplet>.
    Related source file is "/home/ise/Sources/sam-coupe/common/saa1099s.v".
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/common/saa1099s.v" line 187: Output port <pulse> of the instance <freq_gen2> is unconnected or connected to loadless signal.
    Found 10-bit adder for signal <n0037[9:0]> created at line 194.
    Found 11-bit adder for signal <n0040[10:0]> created at line 194.
    Found 10-bit adder for signal <n0043[9:0]> created at line 195.
    Found 11-bit adder for signal <n0046[10:0]> created at line 195.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <saa1099_triplet> synthesized.

Synthesizing Unit <saa1099_tone>.
    Related source file is "/home/ise/Sources/sam-coupe/common/saa1099s.v".
    Found 17-bit register for signal <count>.
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <pulse>.
    Found 24-bit subtractor for signal <GND_33_o_freq[23]_sub_1_OUT> created at line 213.
    Found 9-bit subtractor for signal <GND_33_o_octave[8]_sub_2_OUT> created at line 213.
    Found 17-bit subtractor for signal <count[16]_GND_33_o_sub_7_OUT> created at line 229.
    Found 17-bit subtractor for signal <fcount> created at line 213.
    Found 24-bit shifter logical left for signal <GND_33_o_GND_33_o_shift_left_2_OUT> created at line 213
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <saa1099_tone> synthesized.

Synthesizing Unit <saa1099_noise>.
    Related source file is "/home/ise/Sources/sam-coupe/common/saa1099s.v".
    Found 17-bit register for signal <lfsr>.
    Found 11-bit register for signal <count>.
    Found 11-bit subtractor for signal <fcount> created at line 250.
    Found 11-bit subtractor for signal <count[10]_GND_35_o_sub_7_OUT> created at line 265.
    Found 11-bit shifter logical left for signal <GND_35_o_noise_freq[1]_shift_left_1_OUT> created at line 250
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <saa1099_noise> synthesized.

Synthesizing Unit <saa1099_amp>.
    Related source file is "/home/ise/Sources/sam-coupe/common/saa1099s.v".
WARNING:Xst:647 - Input <envreg<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vol<23:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <stereo>.
    Found 3-bit register for signal <shape>.
    Found 1-bit register for signal <clock>.
    Found 1-bit register for signal <phase>.
    Found 4-bit register for signal <counter>.
    Found 1-bit register for signal <new_data>.
    Found 4-bit subtractor for signal <PWR_29_o_env_l[3]_sub_172_OUT> created at line 442.
    Found 4-bit adder for signal <n0209> created at line 421.
    Found 4-bit adder for signal <counter[3]_GND_36_o_add_83_OUT> created at line 421.
    Found 9-bit shifter logical right for signal <vol_mix_l> created at line 457
    Found 9-bit shifter logical right for signal <vol_mix_r> created at line 458
    Found 8x4-bit Read Only RAM for signal <_n0295>
    Found 4-bit 16-to-1 multiplexer for signal <counter[3]_phase_wide_mux_166_OUT> created at line 441.
    Found 2-bit 4-to-1 multiplexer for signal <outmix> created at line 446.
    Found 1-bit comparator greater for signal <n0033> created at line 423
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <saa1099_amp> synthesized.

Synthesizing Unit <saa1099_mul_env>.
    Related source file is "/home/ise/Sources/sam-coupe/common/saa1099s.v".
    Found 9-bit adder for signal <n0023> created at line 493.
    Found 9-bit adder for signal <n0026> created at line 493.
    Found 9-bit adder for signal <out> created at line 493.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <saa1099_mul_env> synthesized.

Synthesizing Unit <saa1099_output_mixer>.
    Related source file is "/home/ise/Sources/sam-coupe/common/saa1099s.v".
    Found 8-bit register for signal <out>.
    Found 1-bit register for signal <ced>.
    Found 12-bit adder for signal <n0014> created at line 517.
    Found 7x12-bit multiplier for signal <n0010> created at line 517.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
Unit <saa1099_output_mixer> synthesized.

Synthesizing Unit <mixer>.
    Related source file is "/home/ise/Sources/sam-coupe/common/audio_management.v".
    Found 9-bit register for signal <sample_r>.
    Found 9-bit register for signal <sample_l>.
    Found 7-bit adder for signal <GND_52_o_GND_52_o_add_3_OUT> created at line 73.
    Found 7-bit adder for signal <GND_52_o_GND_52_o_add_6_OUT> created at line 75.
    Found 9-bit adder for signal <n0027> created at line 78.
    Found 9-bit adder for signal <n0026> created at line 79.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <mixer> synthesized.

Synthesizing Unit <dac>.
    Related source file is "/home/ise/Sources/sam-coupe/common/audio_management.v".
    Found 1-bit register for signal <DACout>.
    Found 11-bit register for signal <SigmaLatch>.
    Found 11-bit adder for signal <DeltaAdder> created at line 38.
    Found 11-bit adder for signal <SigmaAdder> created at line 39.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <dac> synthesized.

Synthesizing Unit <diskdrives>.
    Related source file is "/home/ise/Sources/sam-coupe/common/diskdrives.v".
        NR_DISK = 2
        SHARED_FDC = 1
WARNING:Xst:647 - Input <clk24> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <diskdrives> synthesized.

Synthesizing Unit <wd1770>.
    Related source file is "/home/ise/Sources/sam-coupe/common/wd1770.v".
        CR = 4'b0100
        SR = 4'b1000
        TRKW = 4'b0101
        TRKR = 4'b1001
        SECTW = 4'b0110
        SECTR = 4'b1010
        DATAW = 4'b0111
        DATAR = 4'b1011
        TRK = 2'b01
        SECT = 2'b10
        DATA = 2'b11
WARNING:Xst:647 - Input <dcr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dcr<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/common/wd1770.v" line 94: Output port <full> of the instance <fifo_in> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/common/wd1770.v" line 116: Output port <empty> of the instance <fifo_out> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/sam-coupe/common/wd1770.v" line 116: Output port <full> of the instance <fifo_out> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <crcerror> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <spinupcomplete> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <spincount>.
    Found 1-bit register for signal <drq>.
    Found 32-bit register for signal <dsr>.
    Found 1-bit register for signal <fifo_reset>.
    Found 10-bit register for signal <fifo_in_size>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <disk_wp>.
    Found 1-bit register for signal <cmd_is_type_1>.
    Found 1-bit register for signal <side_latched>.
    Found 8-bit register for signal <trk>.
    Found 1-bit register for signal <step_in>.
    Found 1-bit register for signal <recnotfound>.
    Found 1-bit register for signal <index>.
    Found 8-bit register for signal <dout>.
    Found 8-bit register for signal <sect>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <fifo_in_write>.
    Found 8-bit register for signal <fifo_in_data>.
    Found 1-bit register for signal <fifo_out_read>.
    Found 1-bit register for signal <prev_rd>.
    Found 1-bit register for signal <prev_wr>.
    Found 1-bit register for signal <spinning>.
    Found 32-bit adder for signal <spincount[31]_GND_55_o_add_4_OUT> created at line 131.
    Found 8-bit adder for signal <trk[7]_GND_55_o_add_11_OUT> created at line 174.
    Found 10-bit adder for signal <fifo_in_size[9]_GND_55_o_add_54_OUT> created at line 281.
    Found 8-bit subtractor for signal <GND_55_o_GND_55_o_sub_14_OUT<7:0>> created at line 178.
    Found 1-bit 3-to-1 multiplexer for signal <_n0435> created at line 262.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 130 D-type flip-flop(s).
	inferred 131 Multiplexer(s).
Unit <wd1770> synthesized.

Synthesizing Unit <fifo_1>.
    Related source file is "/home/ise/Sources/sam-coupe/common/fifo.v".
        RAM_SIZE = 512
        ADDRESS_WIDTH = 9
        WORD_SIZE = 8
WARNING:Xst:37 - Detected unknown constraint/property "ramstyle". This constraint/property is not supported by the current software release and will be ignored.
    Found 512x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <prev_read>.
    Found 9-bit register for signal <waddr>.
    Found 10-bit register for signal <size>.
    Found 9-bit register for signal <raddr>.
    Found 1-bit register for signal <prev_write>.
    Found 9-bit adder for signal <waddr[8]_GND_56_o_add_3_OUT> created at line 27.
    Found 10-bit adder for signal <size[9]_GND_56_o_add_4_OUT> created at line 28.
    Found 9-bit adder for signal <raddr[8]_GND_56_o_add_6_OUT> created at line 31.
    Found 10-bit subtractor for signal <GND_56_o_GND_56_o_sub_8_OUT<9:0>> created at line 32.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fifo_1> synthesized.

Synthesizing Unit <multiboot>.
    Related source file is "/home/ise/Sources/sam-coupe/common/multiboot.v".
    Found 1-bit register for signal <reboot_ff>.
    Found 5-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <multiboot> synthesized.

Synthesizing Unit <multiboot_spartan6>.
    Related source file is "/home/ise/Sources/sam-coupe/common/multiboot.v".
        IDLE = 0
        SYNC_H = 1
        SYNC_L = 2
        CWD_H = 3
        CWD_L = 4
        GEN1_H = 5
        GEN1_L = 6
        GEN2_H = 7
        GEN2_L = 8
        GEN3_H = 9
        GEN3_L = 10
        GEN4_H = 11
        GEN4_L = 12
        GEN5_H = 13
        GEN5_L = 14
        NUL_H = 15
        NUL_L = 16
        MOD_H = 17
        MOD_L = 18
        HCO_H = 19
        HCO_L = 20
        RBT_H = 21
        RBT_L = 22
        NOOP_0 = 23
        NOOP_1 = 24
        NOOP_2 = 25
        NOOP_3 = 26
    Register <ff_icap_wr> equivalent to <ff_icap_ce> has been removed
    Found 16-bit register for signal <ff_icap_din_reversed>.
    Found 1-bit register for signal <ff_icap_ce>.
    Found 5-bit register for signal <state>.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <multiboot_spartan6> synthesized.

Synthesizing Unit <vga_scandoubler>.
    Related source file is "/home/ise/Sources/sam-coupe/common/vga_scandoubler.v".
        CLKVIDEO = 32'b00000000000000000010111011100000
        HSYNC_COUNT = 64'b0000000000000000000000000000000000000000000000000000000001010000
        VSYNC_COUNT = 64'b0000000000000000000000000000000000000000000000000000101010110111
    Found 11-bit register for signal <addrvideo>.
    Found 1-bit register for signal <addrvga<10>>.
    Found 1-bit register for signal <addrvga<9>>.
    Found 1-bit register for signal <addrvga<8>>.
    Found 1-bit register for signal <addrvga<7>>.
    Found 1-bit register for signal <addrvga<6>>.
    Found 1-bit register for signal <addrvga<5>>.
    Found 1-bit register for signal <addrvga<4>>.
    Found 1-bit register for signal <addrvga<3>>.
    Found 1-bit register for signal <addrvga<2>>.
    Found 1-bit register for signal <addrvga<1>>.
    Found 1-bit register for signal <addrvga<0>>.
    Found 1-bit register for signal <scaneffect>.
    Found 16-bit register for signal <cntvsync>.
    Found 1-bit register for signal <vsync_vga>.
    Found 10-bit register for signal <totalhor>.
    Found 11-bit adder for signal <addrvideo[10]_GND_60_o_add_6_OUT> created at line 87.
    Found 11-bit adder for signal <addrvga[10]_GND_60_o_add_16_OUT> created at line 112.
    Found 16-bit adder for signal <cntvsync[15]_GND_60_o_add_25_OUT> created at line 142.
    Found 10-bit comparator equal for signal <addrvga[9]_totalhor[9]_equal_13_o> created at line 103
    Found 10-bit comparator lessequal for signal <addrvga[9]_GND_60_o_LessThan_20_o> created at line 120
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <vga_scandoubler> synthesized.

Synthesizing Unit <vgascanline_dport>.
    Related source file is "/home/ise/Sources/sam-coupe/common/vga_scandoubler.v".
    Found 2048x9-bit dual-port RAM <Mram_scan> for signal <scan>.
    Found 9-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <vgascanline_dport> synthesized.

Synthesizing Unit <color_dimmed>.
    Related source file is "/home/ise/Sources/sam-coupe/common/vga_scandoubler.v".
    Found 8x3-bit Read Only RAM for signal <out>
    Summary:
	inferred   1 RAM(s).
Unit <color_dimmed> synthesized.

Synthesizing Unit <CtrlModule>.
    Related source file is "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/CtrlModule.vhd".
        sysclk_frequency = 500
        ROMSIZE_BITS = 14
        USE_UART = 1
        USE_TAPE = 1
WARNING:Xst:647 - Input <ear_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 201: Output port <txint> of the instance <UART.uart> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 252: Output port <out_mem_bEnable> of the instance <zpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 252: Output port <out_mem_hEnable> of the instance <zpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 252: Output port <break> of the instance <zpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 288: Output port <vblank> of the instance <myosd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 288: Output port <enabled> of the instance <myosd> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 311: Output port <inIdle> of the instance <mykeyboard> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 311: Output port <sendBusy> of the instance <mykeyboard> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/CtrlModule.vhd" line 311: Output port <sendDone> of the instance <mykeyboard> is unconnected or connected to loadless signal.
    Found 9-bit register for signal <spi_tick>.
    Found 1-bit register for signal <int_enabled>.
    Found 1-bit register for signal <kbdrecvreg>.
    Found 1-bit register for signal <spi_active>.
    Found 1-bit register for signal <mem_busy>.
    Found 1-bit register for signal <osd_charwr>.
    Found 1-bit register for signal <osd_wr>.
    Found 1-bit register for signal <int_ack>.
    Found 1-bit register for signal <spi_trigger>.
    Found 8-bit register for signal <tape_data>.
    Found 1-bit register for signal <tape_dack>.
    Found 1-bit register for signal <tape_dend>.
    Found 1-bit register for signal <htape_dclk>.
    Found 1-bit register for signal <htape_busy>.
    Found 1-bit register for signal <htape_reset>.
    Found 8-bit register for signal <htape_data>.
    Found 8-bit register for signal <uart_txdata>.
    Found 1-bit register for signal <uart_txgo>.
    Found 1-bit register for signal <uartrxfifo_read>.
    Found 1-bit register for signal <uartrxfifo_reset>.
    Found 32-bit register for signal <disk_cr>.
    Found 8-bit register for signal <disk_data_out>.
    Found 1-bit register for signal <disk_data_clkout>.
    Found 1-bit register for signal <disk_data_clkin>.
    Found 1-bit register for signal <spi_fast>.
    Found 8-bit register for signal <host_to_spi>.
    Found 32-bit register for signal <host_bootdata>.
    Found 1-bit register for signal <host_reset>.
    Found 1-bit register for signal <host_divert_keyboard>.
    Found 1-bit register for signal <host_divert_sdcard>.
    Found 16-bit register for signal <dipswitchesr>.
    Found 32-bit register for signal <mem_read>.
    Found 5-bit register for signal <tape_irq_mask>.
    Found 1-bit register for signal <spiclk_in>.
    Found 1-bit register for signal <spi_cs>.
    Found 9-bit adder for signal <spi_tick[8]_GND_67_o_add_3_OUT> created at line 1241.
    Found 16x1-bit Read Only RAM for signal <mem_addr[20]_GND_67_o_Mux_63_o>
    Found 8x1-bit Read Only RAM for signal <mem_addr[20]_GND_67_o_Mux_64_o>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred 190 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <CtrlModule> synthesized.

Synthesizing Unit <simple_uart>.
    Related source file is "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/simple_uart.vhd".
        counter_bits = 16
        enable_rx = true
        enable_tx = true
    Found 1-bit register for signal <txclock>.
    Found 16-bit register for signal <txcounter>.
    Found 8-bit register for signal <rxdata>.
    Found 1-bit register for signal <txstate>.
    Found 1-bit register for signal <txd>.
    Found 1-bit register for signal <txint>.
    Found 18-bit register for signal <txbuffer>.
    Found 1-bit register for signal <txready>.
    Found 16-bit subtractor for signal <GND_68_o_GND_68_o_sub_1_OUT<15:0>> created at line 1308.
    WARNING:Xst:2404 -  FFs/Latches <rxd_sync2<0:0>> (without init value) have a constant value of 0 in block <simple_uart>.
    WARNING:Xst:2404 -  FFs/Latches <rxd_sync<0:0>> (without init value) have a constant value of 0 in block <simple_uart>.
    WARNING:Xst:2404 -  FFs/Latches <rxint<0:0>> (without init value) have a constant value of 0 in block <simple_uart>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <simple_uart> synthesized.

Synthesizing Unit <fifo_2>.
    Related source file is "/home/ise/Sources/sam-coupe/common/fifo.v".
        RAM_SIZE = 1024
        ADDRESS_WIDTH = 10
        WORD_SIZE = 8
WARNING:Xst:37 - Detected unknown constraint/property "ramstyle". This constraint/property is not supported by the current software release and will be ignored.
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 1-bit register for signal <prev_read>.
    Found 10-bit register for signal <waddr>.
    Found 11-bit register for signal <size>.
    Found 10-bit register for signal <raddr>.
    Found 1-bit register for signal <prev_write>.
    Found 10-bit adder for signal <waddr[9]_GND_82_o_add_3_OUT> created at line 27.
    Found 11-bit adder for signal <size[10]_GND_82_o_add_4_OUT> created at line 28.
    Found 10-bit adder for signal <raddr[9]_GND_82_o_add_6_OUT> created at line 31.
    Found 11-bit subtractor for signal <GND_82_o_GND_82_o_sub_8_OUT<10:0>> created at line 32.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <fifo_2> synthesized.

Synthesizing Unit <CtrlROM_ROM>.
    Related source file is "/home/ise/Sources/sam-coupe/firmware/CtrlROM_ROM.vhd".
        maxAddrBitBRAM = 14
WARNING:Xst:647 - Input <from_zpu_memAAddr<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <from_zpu_memBAddr<15:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <areset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3015 - Contents of array <ram> may be accessed with an index that does not cover the full array size or with a negative index. The RAM size is reduced to the index upper access or for only positive index values.
    Found 8192x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 32-bit register for signal <to_zpu_memBRead>.
    Found 32-bit register for signal <to_zpu_memARead>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <CtrlROM_ROM> synthesized.

Synthesizing Unit <zpu_core_flex>.
    Related source file is "/home/ise/Sources/ctrl-module/CtrlModule/ZPUFlex/RTL/zpu_core_flex.vhd".
        IMPL_MULTIPLY = true
        IMPL_COMPARISON_SUB = true
        IMPL_EQBRANCH = true
        IMPL_STOREBH = true
        IMPL_LOADBH = true
        IMPL_CALL = true
        IMPL_SHIFT = true
        IMPL_XOR = true
        EXECUTE_RAM = false
        REMAP_STACK = false
        CACHE = true
        stackbit = 30
        maxAddrBit = 31
        maxAddrBitExternalRAM = 30
        maxAddrBitBRAM = 14
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <to_rom_memAAddr<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <to_rom_memBAddr<15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <fetchneeded>.
    Found 13-bit register for signal <sp>.
    Found 13-bit register for signal <memAAddr>.
    Found 13-bit register for signal <memBAddr>.
    Found 32-bit register for signal <memAWrite>.
    Found 32-bit register for signal <memBWrite>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <break>.
    Found 1-bit register for signal <pc<14>>.
    Found 1-bit register for signal <pc<13>>.
    Found 1-bit register for signal <pc<12>>.
    Found 1-bit register for signal <pc<11>>.
    Found 1-bit register for signal <pc<10>>.
    Found 1-bit register for signal <pc<9>>.
    Found 1-bit register for signal <pc<8>>.
    Found 1-bit register for signal <pc<7>>.
    Found 1-bit register for signal <pc<6>>.
    Found 1-bit register for signal <pc<5>>.
    Found 1-bit register for signal <pc<4>>.
    Found 1-bit register for signal <pc<3>>.
    Found 1-bit register for signal <pc<2>>.
    Found 1-bit register for signal <pc<1>>.
    Found 1-bit register for signal <pc<0>>.
    Found 1-bit register for signal <idim_flag>.
    Found 1-bit register for signal <memAWriteEnable>.
    Found 1-bit register for signal <memBWriteEnable>.
    Found 1-bit register for signal <out_mem_writeEnable>.
    Found 1-bit register for signal <out_mem_readEnable>.
    Found 1-bit register for signal <out_mem_bEnable>.
    Found 1-bit register for signal <out_mem_hEnable>.
    Found 1-bit register for signal <inInterrupt>.
    Found 5-bit register for signal <decodedOpcode>.
    Found 8-bit register for signal <opcode>.
    Found 32-bit register for signal <shift_reg>.
    Found 6-bit register for signal <shift_count>.
    Found 18-bit register for signal <add_low>.
    Found 33-bit register for signal <comparison_sub_result>.
    Found 1-bit register for signal <comparison_sign_mod>.
    Found 8-bit register for signal <opcode_saved>.
    Found 32-bit register for signal <out_mem_addr>.
    Found 1-bit register for signal <shift_direction>.
    Found 1-bit register for signal <shift_sign>.
    Found 32-bit register for signal <mem_write>.
    Found 32-bit register for signal <cachedprogramword>.
INFO:Xst:1799 - State state_storetostack is never reached in FSM <state>.
INFO:Xst:1799 - State state_or is never reached in FSM <state>.
INFO:Xst:1799 - State state_and is never reached in FSM <state>.
INFO:Xst:1799 - State state_xor is never reached in FSM <state>.
INFO:Xst:1799 - State state_load is never reached in FSM <state>.
INFO:Xst:1799 - State state_readiodone is never reached in FSM <state>.
INFO:Xst:1799 - State state_storeanddecode is never reached in FSM <state>.
INFO:Xst:1799 - State state_interrupt is never reached in FSM <state>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 28                                             |
    | Transitions        | 64                                             |
    | Inputs             | 10                                             |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | state_resync                                   |
    | Power Up State     | state_fetch                                    |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit adder for signal <GND_85_o_GND_85_o_add_63_OUT> created at line 516.
    Found 15-bit adder for signal <pc[14]_GND_85_o_add_66_OUT> created at line 1241.
    Found 13-bit adder for signal <sp[14]_GND_85_o_add_80_OUT> created at line 600.
    Found 15-bit adder for signal <pc[14]_memARead[14]_add_91_OUT> created at line 657.
    Found 13-bit adder for signal <sp[14]_GND_85_o_add_104_OUT> created at line 1241.
    Found 16-bit adder for signal <n0501> created at line 1000.
    Found 16-bit adder for signal <memARead[31]_GND_85_o_add_180_OUT> created at line 1000.
    Found 13-bit adder for signal <memBAddr[14]_sp[14]_mux_170_OUT> created at line 1241.
    Found 6-bit subtractor for signal <GND_85_o_GND_85_o_sub_61_OUT<5:0>> created at line 1308.
    Found 33-bit subtractor for signal <GND_85_o_GND_85_o_sub_66_OUT<32:0>> created at line 523.
    Found 13-bit subtractor for signal <GND_85_o_GND_85_o_sub_70_OUT<12:0>> created at line 1308.
    Found 32x32-bit multiplier for signal <n0376> created at line 519.
    Found 32x3-bit Read Only RAM for signal <_n1484>
    Found 8-bit 8-to-1 multiplexer for signal <decodeControl.tOpcode> created at line 308.
    Found 5-bit 4-to-1 multiplexer for signal <_n0736> created at line 331.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred  11 Adder/Subtractor(s).
	inferred 337 D-type flip-flop(s).
	inferred 211 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <zpu_core_flex> synthesized.

Synthesizing Unit <OnScreenDisplay>.
    Related source file is "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/OnScreenDisplay.vhd".
    Found 16-bit register for signal <hcounter>.
    Found 1-bit register for signal <newline>.
    Found 16-bit register for signal <hframe>.
    Found 1-bit register for signal <newframe>.
    Found 1-bit register for signal <vblank>.
    Found 1-bit register for signal <vsync_p>.
    Found 16-bit register for signal <vcounter>.
    Found 16-bit register for signal <vframe>.
    Found 4-bit register for signal <pixelcounter>.
    Found 1-bit register for signal <pix>.
    Found 1-bit register for signal <osd_enable>.
    Found 16-bit register for signal <xpos>.
    Found 16-bit register for signal <ypos>.
    Found 4-bit register for signal <pixelclock>.
    Found 1-bit register for signal <hsync_pol>.
    Found 1-bit register for signal <vsync_pol>.
    Found 1-bit register for signal <hwindowactive>.
    Found 12-bit register for signal <xpixelpos>.
    Found 1-bit register for signal <vwindowactive>.
    Found 12-bit register for signal <ypixelpostmp>.
    Found 1-bit register for signal <hsync_p>.
    Found 16-bit adder for signal <hcounter[15]_GND_105_o_add_0_OUT> created at line 1241.
    Found 16-bit adder for signal <vcounter[15]_GND_105_o_add_7_OUT> created at line 1241.
    Found 4-bit adder for signal <pixelcounter[3]_GND_105_o_add_17_OUT> created at line 1241.
    Found 12-bit adder for signal <xpixelpos[11]_GND_105_o_add_49_OUT> created at line 1241.
    Found 12-bit adder for signal <ypixelpostmp[11]_GND_105_o_add_53_OUT> created at line 1241.
    Found 4-bit comparator equal for signal <pixelcounter[3]_pixelclock[3]_equal_17_o> created at line 159
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 139 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  60 Multiplexer(s).
Unit <OnScreenDisplay> synthesized.

Synthesizing Unit <dpsram>.
    Related source file is "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/dpsram.v".
        RAM_SIZE = 512
        ADDRESS_WIDTH = 9
        WORD_SIZE = 7
WARNING:Xst:37 - Detected unknown constraint/property "ramstyle". This constraint/property is not supported by the current software release and will be ignored.
    Found 9-bit register for signal <address_latched2>.
    Found 9-bit register for signal <address_latched1>.
    Found 512x7-bit dual-port RAM <Mram_mem> for signal <mem>.
    Summary:
	inferred   2 RAM(s).
	inferred  18 D-type flip-flop(s).
Unit <dpsram> synthesized.

Synthesizing Unit <CharROM_ROM>.
    Related source file is "/home/ise/Sources/sam-coupe/firmware/CharROM_ROM.vhd".
        addrbits = 13
WARNING:Xst:2999 - Signal 'rom', unconnected in block 'CharROM_ROM', is tied to its initial value.
    Found 8192x1-bit single-port Read Only RAM <Mram_rom> for signal <rom>.
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 D-type flip-flop(s).
Unit <CharROM_ROM> synthesized.

Synthesizing Unit <io_ps2_com>.
    Related source file is "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/io_ps2_com.vhd".
        clockFilter = 15
        ticksPerUsec = 50
    Found 1-bit register for signal <clkReg>.
    Found 4-bit register for signal <clkFilterCnt>.
    Found 1-bit register for signal <sendDone>.
    Found 1-bit register for signal <recvTrigger>.
    Found 1-bit register for signal <sendBusy>.
    Found 1-bit register for signal <ps2_clk_out>.
    Found 1-bit register for signal <ps2_dat_out>.
    Found 13-bit register for signal <waitCount>.
    Found 4-bit register for signal <bitCount>.
    Found 1-bit register for signal <parity>.
    Found 3-bit register for signal <comState>.
    Found 1-bit register for signal <currentBit>.
    Found 11-bit register for signal <recvByteLoc>.
    Found 11-bit register for signal <recvByte>.
    Found 1-bit register for signal <ena>.
    Found finite state machine <FSM_6> for signal <comState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 34                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | stateidle                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bitCount[3]_GND_109_o_add_38_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_109_o_GND_109_o_sub_3_OUT<3:0>> created at line 111.
    Found 13-bit subtractor for signal <GND_109_o_GND_109_o_sub_8_OUT<12:0>> created at line 132.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <io_ps2_com> synthesized.

Synthesizing Unit <spi_interface>.
    Related source file is "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/spi.vhd".
    Found 1-bit register for signal <shiftcnt<3>>.
    Found 1-bit register for signal <shiftcnt<2>>.
    Found 1-bit register for signal <shiftcnt<1>>.
    Found 1-bit register for signal <shiftcnt<0>>.
    Found 8-bit register for signal <sd_shift>.
    Found 1-bit register for signal <mosi>.
    Found 1-bit register for signal <sck>.
    Found 4-bit subtractor for signal <GND_114_o_GND_114_o_sub_2_OUT<3:0>> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <spi_interface> synthesized.

Synthesizing Unit <taploader2>.
    Related source file is "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/taploader2.v".
        TURBO_1 = 49
        TURBO_0 = 24
        NORMAL_1 = 191
        NORMAL_0 = 95
        LEADER_PULSE = 242
        SYNC_PULSE0 = 74
        SYNC_PULSE1 = 82
        ONE_SECOND = 1627
WARNING:Xst:653 - Signal <tap_data_byte<0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <data_req>.
    Found 8-bit register for signal <tap_data>.
    Found 1-bit register for signal <tap_dend>.
    Found 1-bit register for signal <ack>.
    Found 1-bit register for signal <reset>.
    Found 1-bit register for signal <reset_out>.
    Found 3-bit register for signal <tap_state>.
    Found 8-bit register for signal <tap_pulse_reload>.
    Found 8-bit register for signal <tap_pulse_count>.
    Found 13-bit register for signal <tap_leader_count>.
    Found 1-bit register for signal <demand>.
    Found 1-bit register for signal <silence>.
    Found 1-bit register for signal <tap_data_byte<7>>.
    Found 1-bit register for signal <tap_data_byte<6>>.
    Found 1-bit register for signal <tap_data_byte<5>>.
    Found 1-bit register for signal <tap_data_byte<4>>.
    Found 1-bit register for signal <tap_data_byte<3>>.
    Found 1-bit register for signal <tap_data_byte<2>>.
    Found 1-bit register for signal <tap_data_byte<1>>.
    Found 1-bit register for signal <ear_in>.
    Found 1-bit register for signal <prev_demand>.
    Found finite state machine <FSM_7> for signal <tap_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 20                                             |
    | Inputs             | 3                                              |
    | Outputs            | 21                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 13-bit subtractor for signal <GND_115_o_GND_115_o_sub_94_OUT<12:0>> created at line 295.
    Found 8-bit subtractor for signal <GND_115_o_GND_115_o_sub_95_OUT<7:0>> created at line 296.
    Found 1-bit comparator equal for signal <n0001> created at line 163
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  38 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <taploader2> synthesized.

Synthesizing Unit <interrupt_controller>.
    Related source file is "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/interrupt_controller.vhd".
        max_int = 1
WARNING:Xst:647 - Input <reset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <status>.
    Found 3-bit register for signal <pending>.
    Found 1-bit register for signal <int>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <interrupt_controller> synthesized.

Synthesizing Unit <OSD_Overlay>.
    Related source file is "/home/ise/Sources/ctrl-module/CtrlModule/CtrlModule/RTL/OSD_Overlay.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <OSD_Overlay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 27
 1024x8-bit dual-port RAM                              : 1
 16x1-bit single-port Read Only RAM                    : 1
 16x7-bit dual-port RAM                                : 1
 2048x9-bit dual-port RAM                              : 1
 256x3-bit single-port Read Only RAM                   : 1
 32768x8-bit single-port Read Only RAM                 : 1
 32x3-bit single-port Read Only RAM                    : 1
 512x7-bit dual-port RAM                               : 2
 512x8-bit dual-port RAM                               : 2
 8192x1-bit single-port Read Only RAM                  : 1
 8192x32-bit dual-port RAM                             : 1
 8x1-bit single-port Read Only RAM                     : 1
 8x3-bit single-port Read Only RAM                     : 3
 8x4-bit single-port Read Only RAM                     : 6
 8x8-bit dual-port RAM                                 : 4
# Multipliers                                          : 3
 12x7-bit multiplier                                   : 2
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 174
 10-bit adder                                          : 10
 10-bit addsub                                         : 2
 11-bit adder                                          : 10
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 4
 12-bit adder                                          : 4
 13-bit adder                                          : 3
 13-bit subtractor                                     : 3
 15-bit adder                                          : 3
 16-bit adder                                          : 11
 16-bit subtractor                                     : 1
 17-bit subtractor                                     : 12
 18-bit adder                                          : 1
 2-bit adder                                           : 2
 24-bit subtractor                                     : 6
 3-bit adder                                           : 3
 32-bit adder                                          : 2
 33-bit subtractor                                     : 1
 4-bit adder                                           : 18
 4-bit subtractor                                      : 8
 5-bit adder                                           : 6
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 3
 9-bit adder                                           : 46
 9-bit subtractor                                      : 7
# Registers                                            : 499
 1-bit register                                        : 285
 10-bit register                                       : 10
 11-bit register                                       : 8
 12-bit register                                       : 2
 13-bit register                                       : 5
 15-bit register                                       : 1
 16-bit register                                       : 19
 17-bit register                                       : 8
 18-bit register                                       : 2
 2-bit register                                        : 9
 3-bit register                                        : 17
 32-bit register                                       : 16
 33-bit register                                       : 1
 4-bit register                                        : 18
 5-bit register                                        : 10
 6-bit register                                        : 2
 7-bit register                                        : 2
 8-bit register                                        : 73
 9-bit register                                        : 11
# Comparators                                          : 43
 1-bit comparator equal                                : 2
 1-bit comparator greater                              : 6
 10-bit comparator equal                               : 1
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 3
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 3
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
 6-bit comparator greater                              : 2
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 5
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 1451
 1-bit 2-to-1 multiplexer                              : 761
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 5
 1-bit 7-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 5
 11-bit 2-to-1 multiplexer                             : 8
 12-bit 2-to-1 multiplexer                             : 3
 13-bit 2-to-1 multiplexer                             : 63
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 63
 16-bit 7-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 12
 18-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 8
 2-bit 4-to-1 multiplexer                              : 6
 21-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 97
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 49
 4-bit 16-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 136
 4-bit 3-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 18
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 7
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 120
 8-bit 3-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 55
# Logic shifters                                       : 20
 11-bit shifter logical left                           : 2
 24-bit shifter logical left                           : 6
 9-bit shifter logical right                           : 12
# Tristates                                            : 10
 1-bit tristate buffer                                 : 10
# FSMs                                                 : 6
# Xors                                                 : 36
 1-bit xor2                                            : 25
 1-bit xor8                                            : 6
 1-bit xor9                                            : 1
 32-bit xor2                                           : 1
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <mod_r> is unconnected in block <amp0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mod_l> is unconnected in block <amp0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mod_r> is unconnected in block <amp1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mod_l> is unconnected in block <amp1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mod_r> is unconnected in block <amp0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mod_l> is unconnected in block <amp0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mod_r> is unconnected in block <amp1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <mod_l> is unconnected in block <amp1>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <rdata_2> in Unit <escritura_a_raton> is equivalent to the following 4 FFs/Latches, which will be removed : <rdata_4> <rdata_5> <rdata_6> <rdata_7> 
INFO:Xst:2261 - The FF/Latch <rdata_0> in Unit <escritura_a_raton> is equivalent to the following 2 FFs/Latches, which will be removed : <rdata_1> <rdata_3> 
WARNING:Xst:1426 - The value init of the FF/Latch rdata_2 hinder the constant cleaning in the block escritura_a_raton.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch poweron_reset_0 hinder the constant cleaning in the block tld_sam_v4.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <sendTriggerLoc> has a constant value of 0 in block <mykeyboard>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_0> (without init value) has a constant value of 0 in block <UART.uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_1> (without init value) has a constant value of 0 in block <UART.uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_2> (without init value) has a constant value of 0 in block <UART.uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_3> (without init value) has a constant value of 0 in block <UART.uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_4> (without init value) has a constant value of 0 in block <UART.uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_5> (without init value) has a constant value of 0 in block <UART.uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_6> (without init value) has a constant value of 0 in block <UART.uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_7> (without init value) has a constant value of 0 in block <UART.uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <prev_write> has a constant value of 0 in block <UART.uartrxfifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tape_irq_mask_3> has a constant value of 0 in block <MyCtrlModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <rdata_0> has a constant value of 0 in block <escritura_a_raton>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mem_write_12> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_13> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_14> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_15> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_16> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_17> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_18> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_19> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_20> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_21> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_22> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_23> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_24> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_25> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_26> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_27> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_28> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_29> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_30> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <mem_write_31> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <opcode_7> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <opcode_saved_2> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <opcode_saved_3> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <opcode_saved_5> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <opcode_saved_6> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <opcode_saved_7> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_11> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_12> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_13> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_14> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_15> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_16> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_17> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_18> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_19> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_21> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_22> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_23> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_24> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_25> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_26> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_27> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_28> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_29> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_30> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <out_mem_addr_31> of sequential type is unconnected in block <zpu>.
WARNING:Xst:2677 - Node <recvByteLoc_0> of sequential type is unconnected in block <mykeyboard>.
WARNING:Xst:2677 - Node <recvByte_0> of sequential type is unconnected in block <mykeyboard>.
WARNING:Xst:2677 - Node <txbuffer_0> of sequential type is unconnected in block <UART.uart>.
WARNING:Xst:2677 - Node <xpos_12> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <xpos_13> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <xpos_14> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <xpos_15> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <ypos_12> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <ypos_13> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <ypos_14> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <ypos_15> of sequential type is unconnected in block <myosd>.
WARNING:Xst:2677 - Node <disk_cr_0> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_1> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_2> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_5> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_6> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_7> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_8> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_9> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_10> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_11> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_12> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_13> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_14> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_15> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_16> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_17> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_18> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_19> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_20> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_21> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_22> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_23> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_24> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_25> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_26> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_27> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_28> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_29> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_30> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <disk_cr_31> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitchesr_0> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitchesr_1> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitchesr_2> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitchesr_3> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitchesr_4> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitchesr_8> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitchesr_9> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitchesr_12> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitchesr_13> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitchesr_14> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <dipswitchesr_15> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <tape_irq_mask_1> of sequential type is unconnected in block <MyCtrlModule>.
WARNING:Xst:2677 - Node <oct10_3> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <oct10_7> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <oct54_3> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <oct54_7> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <oct32_3> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <oct32_7> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <freqenable_6> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <freqenable_7> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <noisegen_2> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <noisegen_3> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <noisegen_6> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <noisegen_7> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <noiseenable_6> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <noiseenable_7> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <ctrl_2> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <ctrl_3> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <ctrl_4> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <ctrl_5> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <ctrl_6> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <ctrl_7> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <envelope1_6> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <envelope0_6> of sequential type is unconnected in block <el_saa>.
WARNING:Xst:2677 - Node <border_6> of sequential type is unconnected in block <la_ula_del_sam>.

Synthesizing (advanced) Unit <CharROM_ROM>.
INFO:Xst:3230 - The RAM description <Mram_rom> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 1-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CharROM_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <CtrlModule>.
The following registers are absorbed into counter <spi_tick>: 1 register on signal <spi_tick>.
INFO:Xst:3231 - The small RAM <Mram_mem_addr[20]_GND_67_o_Mux_63_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(mem_addr,mem_addr<10:8>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_addr[20]_GND_67_o_Mux_64_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(mem_addr,mem_addr<10:9>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <myosd/charram/Mram_mem1> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 7-bit                    |          |
    |     clkA           | connected to signal <clk26>         | rise     |
    |     weA            | connected to signal <osd_charwr>    | high     |
    |     addrA          | connected to signal <mem_addr<8:0>> |          |
    |     diA            | connected to signal <mem_write<6:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 7-bit                    |          |
    |     addrB          | connected to signal <myosd/charram/address_latched2> |          |
    |     doB            | connected to signal <osd_char_q>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <myosd/charram/Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 7-bit                    |          |
    |     clkA           | connected to signal <clk26>         | rise     |
    |     weA            | connected to signal <osd_charwr>    | high     |
    |     addrA          | connected to signal <mem_addr<8:0>> |          |
    |     diA            | connected to signal <mem_write<6:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 7-bit                    |          |
    |     addrB          | connected to signal <myosd/charram/address_latched1> |          |
    |     doB            | connected to signal <myosd/char>    |          |
    -----------------------------------------------------------------------
Unit <CtrlModule> synthesized (advanced).

Synthesizing (advanced) Unit <CtrlROM_ROM>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <to_zpu_memARead> <to_zpu_memBRead>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <from_zpu_memAWriteEnable> | high     |
    |     addrA          | connected to signal <from_zpu_memAAddr> |          |
    |     diA            | connected to signal <from_zpu_memAWrite> |          |
    |     doA            | connected to signal <to_zpu_memARead> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to signal <from_zpu_memBWriteEnable> | high     |
    |     addrB          | connected to signal <from_zpu_memBAddr> |          |
    |     diB            | connected to signal <from_zpu_memBWrite> |          |
    |     doB            | connected to signal <to_zpu_memBRead> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <CtrlROM_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <OnScreenDisplay>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <pixelcounter>: 1 register on signal <pixelcounter>.
The following registers are absorbed into counter <ypixelpostmp>: 1 register on signal <ypixelpostmp>.
The following registers are absorbed into counter <xpixelpos>: 1 register on signal <xpixelpos>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <OnScreenDisplay> synthesized (advanced).

Synthesizing (advanced) Unit <asic>.
The following registers are absorbed into counter <hc>: 1 register on signal <hc>.
The following registers are absorbed into counter <flash_counter>: 1 register on signal <flash_counter>.
The following registers are absorbed into counter <vc>: 1 register on signal <vc>.
The following registers are absorbed into counter <hpen_internal>: 1 register on signal <hpen_internal>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_clut> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <cpuaddr<11:8>> |          |
    |     diA            | connected to signal <data_from_cpu<6:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     addrB          | connected to signal <index>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <asic> synthesized (advanced).

Synthesizing (advanced) Unit <color_dimmed>.
INFO:Xst:3231 - The small RAM <Mram_out> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <in>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <out>           |          |
    -----------------------------------------------------------------------
Unit <color_dimmed> synthesized (advanced).

Synthesizing (advanced) Unit <dac>.
The following registers are absorbed into accumulator <SigmaLatch>: 1 register on signal <SigmaLatch>.
Unit <dac> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_1>.
The following registers are absorbed into counter <waddr>: 1 register on signal <waddr>.
The following registers are absorbed into counter <size>: 1 register on signal <size>.
The following registers are absorbed into counter <raddr>: 1 register on signal <raddr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_2>.
The following registers are absorbed into counter <waddr>: 1 register on signal <waddr>.
The following registers are absorbed into counter <size>: 1 register on signal <size>.
The following registers are absorbed into counter <raddr>: 1 register on signal <raddr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <io_ps2_com>.
The following registers are absorbed into counter <clkFilterCnt>: 1 register on signal <clkFilterCnt>.
Unit <io_ps2_com> synthesized (advanced).

Synthesizing (advanced) Unit <ps2>.
The following registers are absorbed into counter <debounce_count>: 1 register on signal <debounce_count>.
The following registers are absorbed into counter <nbits>: 1 register on signal <nbits>.
Unit <ps2> synthesized (advanced).

Synthesizing (advanced) Unit <ps2_host_to_kb>.
The following registers are absorbed into counter <cntbits>: 1 register on signal <cntbits>.
Unit <ps2_host_to_kb> synthesized (advanced).

Synthesizing (advanced) Unit <ps2_mouse>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <smstate>: 1 register on signal <smstate>.
Unit <ps2_mouse> synthesized (advanced).

Synthesizing (advanced) Unit <ps2_port>.
The following registers are absorbed into counter <timeoutcnt>: 1 register on signal <timeoutcnt>.
Unit <ps2_port> synthesized (advanced).

Synthesizing (advanced) Unit <relojes>.
The following registers are absorbed into counter <clkcounter>: 1 register on signal <clkcounter>.
The following registers are absorbed into counter <clk8ct>: 1 register on signal <clk8ct>.
Unit <relojes> synthesized (advanced).

Synthesizing (advanced) Unit <rom>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <rom> synthesized (advanced).

Synthesizing (advanced) Unit <saa1099_amp>.
INFO:Xst:3231 - The small RAM <Mram__n0295> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <shape>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <saa1099_amp> synthesized (advanced).

Synthesizing (advanced) Unit <saa1099_mul_env>.
	The following adders/subtractors are grouped into adder tree <Madd_out1> :
 	<Madd_n0023> in block <saa1099_mul_env>, 	<Madd_n0026> in block <saa1099_mul_env>, 	<Madd_out> in block <saa1099_mul_env>.
Unit <saa1099_mul_env> synthesized (advanced).

Synthesizing (advanced) Unit <saa1099s>.
	The following adders/subtractors are grouped into adder tree <outmix_r/Madd_n00141> :
 	<top/Madd_n0043[9:0]> in block <saa1099s>, 	<top/Madd_n0046[10:0]> in block <saa1099s>, 	<bottom/Madd_n0043[9:0]> in block <saa1099s>, 	<bottom/Madd_n0046[10:0]> in block <saa1099s>.
	The following adders/subtractors are grouped into adder tree <outmix_l/Madd_n00141> :
 	<top/Madd_n0037[9:0]> in block <saa1099s>, 	<top/Madd_n0040[10:0]> in block <saa1099s>, 	<bottom/Madd_n0037[9:0]> in block <saa1099s>, 	<bottom/Madd_n0040[10:0]> in block <saa1099s>.
Unit <saa1099s> synthesized (advanced).

Synthesizing (advanced) Unit <tld_sam_v4>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <tld_sam_v4> synthesized (advanced).

Synthesizing (advanced) Unit <tv80_mcode>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_IR[7]_GND_9_o_wide_mux_495_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 3-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IR>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <tv80_mcode> synthesized (advanced).

Synthesizing (advanced) Unit <tv80_reg>.
INFO:Xst:3231 - The small RAM <Mram_RegsH1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WEH_0>         | high     |
    |     addrA          | connected to signal <AddrA>         |          |
    |     diA            | connected to signal <DIH>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <AddrC>         |          |
    |     doB            | connected to signal <DOCH>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RegsL1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WEL_0>         | high     |
    |     addrA          | connected to signal <AddrA>         |          |
    |     diA            | connected to signal <DIL>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <AddrC>         |          |
    |     doB            | connected to signal <DOCL>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RegsH> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WEH_1>         | high     |
    |     addrA          | connected to signal <AddrA>         |          |
    |     diA            | connected to signal <DIH>           |          |
    |     doA            | connected to signal <DOAH>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <AddrB>         |          |
    |     doB            | connected to signal <DOBH>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RegsL> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WEL_1>         | high     |
    |     addrA          | connected to signal <AddrA>         |          |
    |     diA            | connected to signal <DIL>           |          |
    |     doA            | connected to signal <DOAL>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <AddrB>         |          |
    |     doB            | connected to signal <DOBL>          |          |
    -----------------------------------------------------------------------
Unit <tv80_reg> synthesized (advanced).

Synthesizing (advanced) Unit <vga_scandoubler>.
The following registers are absorbed into counter <addrvideo>: 1 register on signal <addrvideo>.
The following registers are absorbed into counter <cntvsync>: 1 register on signal <cntvsync>.
Unit <vga_scandoubler> synthesized (advanced).

Synthesizing (advanced) Unit <vgascanline_dport>.
INFO:Xst:3230 - The RAM description <Mram_scan> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 9-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <addrwrite>     |          |
    |     diA            | connected to signal <din>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 9-bit                   |          |
    |     addrB          | connected to signal <addrread>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <vgascanline_dport> synthesized (advanced).

Synthesizing (advanced) Unit <wd1770>.
The following registers are absorbed into counter <spincount>: 1 register on signal <spincount>.
Unit <wd1770> synthesized (advanced).

Synthesizing (advanced) Unit <zpu_core_flex>.
INFO:Xst:3231 - The small RAM <Mram__n1484> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <decodedOpcode> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <zpu_core_flex> synthesized (advanced).
WARNING:Xst:2677 - Node <zpu/opcode_7> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/opcode_saved_2> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/opcode_saved_3> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/opcode_saved_5> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/opcode_saved_6> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/opcode_saved_7> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <myosd/ypos_12> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <myosd/ypos_13> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <myosd/ypos_14> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <myosd/ypos_15> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <myosd/xpos_12> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <myosd/xpos_13> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <myosd/xpos_14> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <myosd/xpos_15> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_11> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_12> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_13> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_14> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_15> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_16> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_17> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_18> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_19> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_21> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_22> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_23> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_24> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_25> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_26> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_27> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_28> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_29> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_30> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <zpu/out_mem_addr_31> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <tape_irq_mask_1> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <oct10_3> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <oct10_7> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <oct54_3> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <oct54_7> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <oct32_3> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <oct32_7> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <freqenable_6> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <freqenable_7> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <noisegen_2> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <noisegen_3> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <noisegen_6> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <noisegen_7> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <noiseenable_6> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <noiseenable_7> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <ctrl_2> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <ctrl_3> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <ctrl_4> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <ctrl_5> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <ctrl_6> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <ctrl_7> of sequential type is unconnected in block <saa1099s>.
WARNING:Xst:2677 - Node <border_6> of sequential type is unconnected in block <asic>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 27
 1024x8-bit dual-port distributed RAM                  : 1
 16x1-bit single-port distributed Read Only RAM        : 1
 16x7-bit dual-port distributed RAM                    : 1
 2048x9-bit dual-port distributed RAM                  : 1
 256x3-bit single-port distributed Read Only RAM       : 1
 32768x8-bit single-port block Read Only RAM           : 1
 32x3-bit single-port distributed Read Only RAM        : 1
 512x7-bit dual-port distributed RAM                   : 2
 512x8-bit dual-port distributed RAM                   : 2
 8192x1-bit single-port distributed Read Only RAM      : 1
 8192x32-bit dual-port block RAM                       : 1
 8x1-bit single-port distributed Read Only RAM         : 1
 8x3-bit single-port distributed Read Only RAM         : 3
 8x4-bit single-port distributed Read Only RAM         : 6
 8x8-bit dual-port distributed RAM                     : 4
# Multipliers                                          : 3
 12x7-bit multiplier                                   : 2
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 85
 10-bit adder                                          : 1
 11-bit adder                                          : 3
 11-bit subtractor                                     : 4
 13-bit adder                                          : 3
 13-bit subtractor                                     : 3
 15-bit adder                                          : 3
 16-bit adder                                          : 7
 16-bit subtractor                                     : 1
 17-bit subtractor                                     : 12
 18-bit adder                                          : 1
 2-bit adder carry in                                  : 1
 24-bit subtractor                                     : 6
 3-bit adder                                           : 1
 33-bit subtractor                                     : 1
 4-bit adder                                           : 1
 4-bit adder carry in                                  : 7
 4-bit subtractor                                      : 7
 5-bit adder                                           : 3
 5-bit adder carry in                                  : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 3
 8-bit adder                                           : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 4
 9-bit subtractor                                      : 7
# Adder Trees                                          : 14
 12-bit / 6-inputs adder tree                          : 2
 9-bit / 4-inputs adder tree                           : 12
# Counters                                             : 32
 10-bit up counter                                     : 5
 10-bit updown counter                                 : 2
 11-bit up counter                                     : 1
 11-bit updown counter                                 : 1
 12-bit up counter                                     : 2
 16-bit up counter                                     : 4
 3-bit up counter                                      : 2
 32-bit up counter                                     : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
 9-bit up counter                                      : 6
# Accumulators                                         : 2
 11-bit up loadable accumulator                        : 2
# Registers                                            : 2005
 Flip-Flops                                            : 2005
# Comparators                                          : 43
 1-bit comparator equal                                : 2
 1-bit comparator greater                              : 6
 10-bit comparator equal                               : 1
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 3
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 1
 4-bit comparator greater                              : 3
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
 6-bit comparator greater                              : 2
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 5
 9-bit comparator equal                                : 1
 9-bit comparator greater                              : 3
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 1454
 1-bit 2-to-1 multiplexer                              : 783
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 5
 1-bit 7-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 4
 11-bit 2-to-1 multiplexer                             : 5
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 63
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 62
 16-bit 7-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 12
 18-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 7
 2-bit 4-to-1 multiplexer                              : 6
 21-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 96
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 47
 4-bit 16-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 135
 4-bit 3-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 18
 5-bit 4-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 7
 8-bit 11-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 115
 8-bit 3-to-1 multiplexer                              : 2
 8-bit 8-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 53
# Logic shifters                                       : 20
 11-bit shifter logical left                           : 2
 24-bit shifter logical left                           : 6
 9-bit shifter logical right                           : 12
# FSMs                                                 : 6
# Xors                                                 : 36
 1-bit xor2                                            : 25
 1-bit xor8                                            : 6
 1-bit xor9                                            : 1
 32-bit xor2                                           : 1
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <tape_irq_mask_3> has a constant value of 0 in block <CtrlModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sendTriggerLoc> has a constant value of 0 in block <io_ps2_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxdata_0> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rxdata_1> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rxdata_2> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rxdata_3> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rxdata_4> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rxdata_5> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rxdata_6> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rxdata_7> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch rdata_2 hinder the constant cleaning in the block ps2_host_to_kb.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch rdata_4 hinder the constant cleaning in the block ps2_host_to_kb.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch rdata_5 hinder the constant cleaning in the block ps2_host_to_kb.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch rdata_6 hinder the constant cleaning in the block ps2_host_to_kb.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch rdata_7 hinder the constant cleaning in the block ps2_host_to_kb.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <rdata_0> has a constant value of 0 in block <ps2_host_to_kb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdata_1> has a constant value of 0 in block <ps2_host_to_kb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rdata_3> has a constant value of 0 in block <ps2_host_to_kb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch poweron_reset_0 hinder the constant cleaning in the block tld_sam_v4.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <outmix_r/ced> in Unit <saa1099s> is equivalent to the following FF/Latch, which will be removed : <outmix_l/ced> 
INFO:Xst:2261 - The FF/Latch <rdata_2> in Unit <ps2_host_to_kb> is equivalent to the following 4 FFs/Latches, which will be removed : <rdata_4> <rdata_5> <rdata_6> <rdata_7> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MyCtrlModule/FSM_5> on signal <state[1:5]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 state_fetch          | 00000
 state_writeiodone    | 00001
 state_execute        | 00010
 state_storetostack   | unreached
 state_add            | 00100
 state_or             | unreached
 state_and            | unreached
 state_xor            | unreached
 state_store          | 01000
 state_readio         | 01001
 state_readiobh       | 01010
 state_writeio        | 01011
 state_writeiobh      | 01100
 state_load           | unreached
 state_fetchnext      | 01110
 state_addsp          | 01111
 state_addsp2         | 10000
 state_readiodone     | unreached
 state_storeanddecode | unreached
 state_decode         | 10011
 state_resync         | 10100
 state_interrupt      | unreached
 state_mult           | 10110
 state_comparison     | 10111
 state_eqneq          | 11000
 state_sub            | 11001
 state_incsp          | 11010
 state_shift          | 11011
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MyCtrlModule/mykeyboard/FSM_6> on signal <comState[1:3]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 stateidle            | 000
 statewait100         | 001
 statewaitclocklow    | 010
 statewaitclockhigh   | 011
 stateclockanddatalow | 100
 statewaitack         | 101
 staterecvbit         | 110
 statewaithighrecv    | 111
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MyCtrlModule/TAPE2.taploader_inst/FSM_7> on signal <tap_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 110   | 110
 111   | 111
 011   | 011
 100   | 100
 001   | 001
 010   | 010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <maquina/el_raton/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 010   | 010
 001   | 001
 011   | 011
 000   | 000
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <maquina/el_raton/puerto_del_raton/FSM_1> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <maquina/el_raton/escritura_a_raton/FSM_2> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 110   | 110
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 101   | 101
 100   | 100
-------------------
WARNING:Xst:2677 - Node <zpu/Mmult_n03763> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:1710 - FF/Latch <zpu/add_low_17> (without init value) has a constant value of 0 in block <CtrlModule>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <myosd/vcounter_11> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <myosd/vcounter_12> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <myosd/vcounter_13> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <myosd/vcounter_14> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <myosd/vcounter_15> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <myosd/hcounter_14> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:2677 - Node <myosd/hcounter_15> of sequential type is unconnected in block <CtrlModule>.
WARNING:Xst:1710 - FF/Latch <parity> (without init value) has a constant value of 1 in block <io_ps2_com>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <txbuffer_17> (without init value) has a constant value of 0 in block <simple_uart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tap_pulse_reload_4> (without init value) has a constant value of 1 in block <taploader2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsr_22> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsr_23> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsr_24> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsr_25> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsr_26> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsr_27> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsr_28> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsr_29> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsr_30> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsr_31> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <count_7> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_8> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_9> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_10> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_11> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_12> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_13> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_14> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_15> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_16> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_17> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_18> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_19> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_20> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_21> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_22> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_23> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_24> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_25> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_26> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_27> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_28> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_29> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_30> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <count_31> of sequential type is unconnected in block <tld_sam_v4>.
INFO:Xst:1901 - Instance los_relojes/pll_base_inst in unit los_relojes/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <ff_icap_din_reversed_5> in Unit <multiboot_spartan6> is equivalent to the following FF/Latch, which will be removed : <ff_icap_din_reversed_6> 
WARNING:Xst:2677 - Node <maquina/el_raton/escritura_a_raton/error> of sequential type is unconnected in block <tld_sam_v4>.

Optimizing unit <tld_sam_v4> ...

Optimizing unit <CtrlModule> ...

Optimizing unit <io_ps2_com> ...

Optimizing unit <spi_interface> ...

Optimizing unit <simple_uart> ...

Optimizing unit <fifo_2> ...

Optimizing unit <taploader2> ...

Optimizing unit <interrupt_controller> ...

Optimizing unit <wd1770> ...
WARNING:Xst:1710 - FF/Latch <dsr_13> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsr_14> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsr_15> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsr_19> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dsr_13> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsr_14> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsr_15> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dsr_19> (without init value) has a constant value of 0 in block <wd1770>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <fifo_1> ...

Optimizing unit <ps2> ...

Optimizing unit <saa1099s> ...

Optimizing unit <saa1099_amp> ...

Optimizing unit <saa1099_noise> ...

Optimizing unit <saa1099_tone> ...

Optimizing unit <multiboot> ...

Optimizing unit <multiboot_spartan6> ...

Optimizing unit <asic> ...

Optimizing unit <ps2_port> ...

Optimizing unit <tv80a> ...

Optimizing unit <tv80_core> ...

Optimizing unit <tv80_mcode> ...

Optimizing unit <tv80_alu> ...

Optimizing unit <mixer> ...

Optimizing unit <scancode_to_sam> ...

Optimizing unit <vga_scandoubler> ...

Optimizing unit <vgascanline_dport> ...
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/prev_write> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/top/amp0/clock> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/top/amp0/shape_2> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/top/amp0/shape_1> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/top/amp0/shape_0> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/top/amp0/stereo> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/top/amp1/clock> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/top/amp1/shape_2> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/top/amp1/shape_1> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/top/amp1/shape_0> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/top/amp1/stereo> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/bottom/amp0/clock> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/bottom/amp0/shape_2> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/bottom/amp0/shape_1> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/bottom/amp0/shape_0> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/bottom/amp0/stereo> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/bottom/amp1/clock> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/bottom/amp1/shape_2> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/bottom/amp1/shape_1> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/bottom/amp1/shape_0> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <maquina/el_saa/bottom/amp1/stereo> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/mem_read_31> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/mem_read_30> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/mem_read_29> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/mem_read_28> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/mem_read_27> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/mem_read_26> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/mem_read_25> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/mem_read_24> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/mem_read_23> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/mem_read_22> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/mem_read_19> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/waddr_9> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/waddr_8> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/waddr_7> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/waddr_6> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/waddr_5> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/waddr_4> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/waddr_3> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/waddr_2> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/waddr_1> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/waddr_0> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <MyCtrlModule/host_divert_sdcard> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitchesr_15> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitchesr_14> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitchesr_13> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitchesr_12> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitchesr_9> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitchesr_8> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitchesr_4> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitchesr_3> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitchesr_2> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitchesr_1> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/dipswitchesr_0> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_reset> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_31> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_30> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_29> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_28> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_27> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_26> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_25> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_24> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_23> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_22> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_21> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_20> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_19> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_18> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_17> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_16> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_15> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_14> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_13> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_12> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_11> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_10> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_9> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_8> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_7> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_6> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_5> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_4> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_3> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_2> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_1> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/host_bootdata_0> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_31> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_30> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_29> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_28> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_27> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_26> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_25> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_24> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_23> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_22> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_21> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_20> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_19> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_18> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_17> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_16> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_15> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_14> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_13> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_12> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_11> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_10> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_9> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_8> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_7> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_6> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_5> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_2> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_1> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/disk_cr_0> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/uart_txdata_7> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/uart_txdata_6> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/uart_txdata_5> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/uart_txdata_4> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/uart_txdata_3> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/uart_txdata_2> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/uart_txdata_1> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/uart_txdata_0> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/htape_data_7> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/htape_data_6> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/htape_data_5> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/htape_data_4> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/htape_data_3> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/htape_data_2> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/htape_data_1> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/htape_data_0> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/htape_reset> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/htape_busy> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/htape_dclk> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_31> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_30> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_29> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_28> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_27> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_26> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_25> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_24> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_23> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_22> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_21> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_20> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_19> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_18> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_17> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_16> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_15> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_14> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_13> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/zpu/mem_write_12> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/mykeyboard/ps2_dat_out> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/mykeyboard/currentBit> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/mykeyboard/ps2_clk_out> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/mykeyboard/recvByte_0> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/mykeyboard/sendDone> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/mykeyboard/recvByteLoc_0> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/UART.uart/txint> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/UART.uart/txd> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/UART.uart/txbuffer_7> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/UART.uart/txbuffer_6> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/UART.uart/txbuffer_5> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/UART.uart/txbuffer_4> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/UART.uart/txbuffer_3> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/UART.uart/txbuffer_2> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/UART.uart/txbuffer_1> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/UART.uart/txbuffer_0> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/TAPE2.taploader_inst/silence> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <MyCtrlModule/TAPE2.taploader_inst/ear_in> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/envelope0_6> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/envelope1_6> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/top/freq_gen2/pulse> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/bottom/freq_gen2/pulse> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_z80/i_tv80_core/m1_n> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <maquina/el_saa/top/amp0/phase> is unconnected in block <tld_sam_v4>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <maquina/el_saa/top/amp1/phase> is unconnected in block <tld_sam_v4>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <maquina/el_saa/bottom/amp0/phase> is unconnected in block <tld_sam_v4>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <maquina/el_saa/bottom/amp1/phase> is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/top/amp0/counter_3> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/top/amp0/counter_2> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/top/amp0/counter_1> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/top/amp0/counter_0> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/top/amp0/new_data> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/top/amp1/counter_3> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/top/amp1/counter_2> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/top/amp1/counter_1> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/top/amp1/counter_0> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/top/amp1/new_data> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/bottom/amp0/counter_3> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/bottom/amp0/counter_2> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/bottom/amp0/counter_1> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/bottom/amp0/counter_0> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/bottom/amp0/new_data> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/bottom/amp1/counter_3> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/bottom/amp1/counter_2> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/bottom/amp1/counter_1> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/bottom/amp1/counter_0> of sequential type is unconnected in block <tld_sam_v4>.
WARNING:Xst:2677 - Node <maquina/el_saa/bottom/amp1/new_data> of sequential type is unconnected in block <tld_sam_v4>.
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem481> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem471> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem462> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem472> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem452> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem451> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem461> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem441> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem432> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem442> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem422> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem421> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem431> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem411> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem402> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem412> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem392> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem391> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem401> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem381> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem372> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem382> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem362> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem361> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem371> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem351> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem342> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem352> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem332> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem331> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem482>, <MyCtrlModule/UART.uartrxfifo/Mram_mem341> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem31> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem30> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem29> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem28> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem27> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem26> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem25> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem24> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem23> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem22> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem21> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem20> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem19> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem18> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem17> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem16> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem15> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem14> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem13> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem12> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem11> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem10> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem9> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem8> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem7> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem6> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem5> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem4> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem3> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem2> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <MyCtrlModule/UART.uartrxfifo/Mram_mem32>, <MyCtrlModule/UART.uartrxfifo/Mram_mem1> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/size_0> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/size_1> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/size_2> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/size_3> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/size_4> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/size_5> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/size_6> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/size_7> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/size_8> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/size_9> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/size_10> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/raddr_0> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/raddr_1> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/raddr_2> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/raddr_3> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/raddr_4> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <los_relojes/clk8ct_3> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/mykeyboard/waitCount_12> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/mykeyboard/waitCount_11> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/mykeyboard/waitCount_10> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/mykeyboard/waitCount_9> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/UART.uart/txcounter_15> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/UART.uart/txcounter_14> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/UART.uart/txcounter_13> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/UART.uart/txcounter_12> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/UART.uart/txcounter_11> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/UART.uart/txcounter_10> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MyCtrlModule/UART.uart/txcounter_9> (without init value) has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/raddr_9> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/raddr_8> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/raddr_7> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/raddr_6> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <MyCtrlModule/UART.uartrxfifo/raddr_5> has a constant value of 0 in block <tld_sam_v4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <MyCtrlModule/uartrxfifo_reset> is unconnected in block <tld_sam_v4>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <MyCtrlModule/uartrxfifo_read> is unconnected in block <tld_sam_v4>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <MyCtrlModule/UART.uartrxfifo/prev_read> is unconnected in block <tld_sam_v4>.
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/ps2clk_synchr_0> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/ps2clk_synchr_0> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/ps2clk_synchr_1> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/ps2clk_synchr_1> 
INFO:Xst:2261 - The FF/Latch <maquina/el_saa/top/freq_gen0/count_0> in Unit <tld_sam_v4> is equivalent to the following 5 FFs/Latches, which will be removed : <maquina/el_saa/top/freq_gen1/count_0> <maquina/el_saa/top/freq_gen2/count_0> <maquina/el_saa/bottom/freq_gen0/count_0> <maquina/el_saa/bottom/freq_gen1/count_0> <maquina/el_saa/bottom/freq_gen2/count_0> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_0> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_0> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_1> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_1> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_2> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_2> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_3> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_3> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_4> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_4> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_5> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_5> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_6> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_6> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_7> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_7> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_8> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_8> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_9> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_9> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_10> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_10> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_11> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_11> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_12> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_12> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_13> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_13> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_14> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_14> 
INFO:Xst:2261 - The FF/Latch <maquina/el_raton/escritura_a_raton/edgedetect_15> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <maquina/el_raton/puerto_del_raton/negedgedetect_15> 
INFO:Xst:2261 - The FF/Latch <los_relojes/clkcounter_0> in Unit <tld_sam_v4> is equivalent to the following FF/Latch, which will be removed : <los_relojes/clk8ct_0> 

Mapping all equations...
Annotating constraints using XCF file '/home/ise/Sources/sam-coupe/common/timings.xcf'
XCF parsing done.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tld_sam_v4, actual ratio is 76.

Final Macro Processing ...

Processing Unit <tld_sam_v4> :
	Found 7-bit shift register for signal <poweron_reset_6>.
	Found 3-bit shift register for signal <maquina/el_raton/escritura_a_raton/edgedetect_0>.
	Found 2-bit shift register for signal <maquina/el_raton/puerto_del_raton/ps2dat_synchr_1>.
Unit <tld_sam_v4> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2041
 Flip-Flops                                            : 2041
# Shift Registers                                      : 3
 2-bit shift register                                  : 1
 3-bit shift register                                  : 1
 7-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : tld_sam_v4.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7073
#      GND                         : 1
#      INV                         : 192
#      LUT1                        : 287
#      LUT2                        : 366
#      LUT3                        : 496
#      LUT4                        : 693
#      LUT5                        : 869
#      LUT6                        : 2249
#      MUXCY                       : 879
#      MUXF7                       : 118
#      VCC                         : 1
#      XORCY                       : 922
# FlipFlops/Latches                : 2044
#      FD                          : 407
#      FD_1                        : 6
#      FDC                         : 45
#      FDCE                        : 86
#      FDE                         : 900
#      FDE_1                       : 40
#      FDP                         : 25
#      FDPE                        : 26
#      FDR                         : 123
#      FDR_1                       : 1
#      FDRE                        : 364
#      FDS                         : 17
#      FDSE                        : 4
# RAMS                             : 266
#      RAM16X1D                    : 21
#      RAM32M                      : 3
#      RAM64M                      : 161
#      RAM64X1D                    : 49
#      RAMB16BWER                  : 32
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 62
#      IBUF                        : 9
#      IBUFG                       : 1
#      IOBUF                       : 10
#      OBUF                        : 42
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 2
#      ICAP_SPARTAN6               : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2043  out of  18224    11%  
 Number of Slice LUTs:                 5951  out of   9112    65%  
    Number used as Logic:              5152  out of   9112    56%  
    Number used as Memory:              799  out of   2176    36%  
       Number used as RAM:              796
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6486
   Number with an unused Flip Flop:    4443  out of   6486    68%  
   Number with an unused LUT:           535  out of   6486     8%  
   Number of fully used LUT-FF pairs:  1508  out of   6486    23%  
   Number of unique control sets:       291

IO Utilization: 
 Number of IOs:                          62
 Number of bonded IOBs:                  62  out of    186    33%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:               32  out of     32   100%  
    Number using Block RAM only:         32
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of DSP48A1s:                      3  out of     32     9%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+-------------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)         | Load  |
-----------------------------------------------+-------------------------------+-------+
los_relojes/clkcounter_2                       | BUFG                          | 709   |
count_6                                        | BUFG                          | 53    |
maquina/scan_inst/kminus                       | NONE(scanlines_inv)           | 1     |
maquina/scan_inst/ksclk                        | NONE(scandbl_inv)             | 1     |
maquina/scan_inst/kf1                          | NONE(joysplitter)             | 1     |
los_relojes/pll_base_inst/CLKOUT0              | BUFG                          | 611   |
maquina/el_raton/puerto_del_raton/rkb_interrupt| BUFG                          | 25    |
los_relojes/clkcounter_1                       | BUFG                          | 593   |
maquina/ps2_keyb/kbd_clk_debounced             | NONE(maquina/ps2_keyb/nbits_5)| 23    |
los_relojes/clkcounter_0                       | BUFG                          | 178   |
los_relojes/clk8                               | BUFG                          | 42    |
maquina/ps2_keyb/valid                         | BUFG                          | 76    |
-----------------------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 19.100ns (Maximum Frequency: 52.356MHz)
   Minimum input arrival time before clock: 8.306ns
   Maximum output required time after clock: 15.449ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'los_relojes/clkcounter_2'
  Clock period: 19.100ns (frequency: 52.356MHz)
  Total number of paths / destination ports: 3147318 / 2051
-------------------------------------------------------------------------
Delay:               9.550ns (Levels of Logic = 7)
  Source:            maquina/el_z80/tstate_r_2 (FF)
  Destination:       maquina/el_z80/i_tv80_core/IntE_FF1 (FF)
  Source Clock:      los_relojes/clkcounter_2 falling
  Destination Clock: los_relojes/clkcounter_2 rising

  Data Path: maquina/el_z80/tstate_r_2 to maquina/el_z80/i_tv80_core/IntE_FF1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             4   0.525   0.912  maquina/el_z80/tstate_r_2 (maquina/el_z80/tstate_r_2)
     LUT6:I4->O            3   0.250   0.766  maquina/el_z80/Mmux_rd_n11 (maquina/el_z80/Mmux_rd_n1)
     LUT5:I4->O           12   0.254   1.069  maquina/el_z80/Mmux_rd_n12 (maquina/rd_n)
     LUT5:I4->O            4   0.254   0.912  maquina/la_ula_del_sam/Mmux_wait_n12 (maquina/la_ula_del_sam/Mmux_wait_n11)
     LUT5:I3->O           14   0.250   1.127  maquina/la_ula_del_sam/Mmux_wait_n16 (maquina/wait_n)
     LUT6:I5->O            4   0.254   0.804  maquina/el_z80/i_tv80_core/Mmux_m1_n_m1_n_MUX_744_o111 (maquina/el_z80/i_tv80_core/Mmux_m1_n_m1_n_MUX_744_o11)
     LUT5:I4->O            1   0.254   0.682  maquina/el_z80/i_tv80_core/_n1609_inv_SW1 (N570)
     LUT6:I5->O            1   0.254   0.681  maquina/el_z80/i_tv80_core/_n1609_inv (maquina/el_z80/i_tv80_core/_n1609_inv)
     FDCE:CE                   0.302          maquina/el_z80/i_tv80_core/IntE_FF1
    ----------------------------------------
    Total                      9.550ns (2.597ns logic, 6.953ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'count_6'
  Clock period: 8.131ns (frequency: 122.988MHz)
  Total number of paths / destination ports: 1877 / 90
-------------------------------------------------------------------------
Delay:               8.131ns (Levels of Logic = 5)
  Source:            MyCtrlModule/TAPE2.taploader_inst/tap_leader_count_0 (FF)
  Destination:       MyCtrlModule/TAPE2.taploader_inst/tap_pulse_count_7 (FF)
  Source Clock:      count_6 rising
  Destination Clock: count_6 rising

  Data Path: MyCtrlModule/TAPE2.taploader_inst/tap_leader_count_0 to MyCtrlModule/TAPE2.taploader_inst/tap_pulse_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.525   1.234  MyCtrlModule/TAPE2.taploader_inst/tap_leader_count_0 (MyCtrlModule/TAPE2.taploader_inst/tap_leader_count_0)
     LUT6:I1->O           18   0.254   1.463  MyCtrlModule/TAPE2.taploader_inst/GND_115_o_GND_115_o_equal_49_o<12>1 (MyCtrlModule/TAPE2.taploader_inst/GND_115_o_GND_115_o_equal_49_o<12>)
     LUT3:I0->O           29   0.235   1.746  MyCtrlModule/TAPE2.taploader_inst/GND_115_o_GND_115_o_equal_49_o<12>3 (MyCtrlModule/TAPE2.taploader_inst/GND_115_o_GND_115_o_equal_49_o)
     LUT5:I1->O            2   0.254   1.156  MyCtrlModule/TAPE2.taploader_inst/GND_115_o_GND_115_o_equal_49_o61 (MyCtrlModule/TAPE2.taploader_inst/GND_115_o_GND_115_o_equal_49_o_mmx_out6)
     LUT6:I1->O            1   0.254   0.682  MyCtrlModule/TAPE2.taploader_inst/Mmux_tap_state[2]_GND_115_o_mux_97_OUT81 (MyCtrlModule/TAPE2.taploader_inst/Mmux_tap_state[2]_GND_115_o_mux_97_OUT8)
     LUT5:I4->O            1   0.254   0.000  MyCtrlModule/TAPE2.taploader_inst/Mmux_tap_state[2]_GND_115_o_mux_97_OUT83 (MyCtrlModule/TAPE2.taploader_inst/tap_state[2]_GND_115_o_mux_97_OUT<7>)
     FDE:D                     0.074          MyCtrlModule/TAPE2.taploader_inst/tap_pulse_count_7
    ----------------------------------------
    Total                      8.131ns (1.850ns logic, 6.281ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'maquina/scan_inst/kminus'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            scanlines_inv (FF)
  Destination:       scanlines_inv (FF)
  Source Clock:      maquina/scan_inst/kminus rising
  Destination Clock: maquina/scan_inst/kminus rising

  Data Path: scanlines_inv to scanlines_inv
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  scanlines_inv (scanlines_inv)
     INV:I->O              1   0.255   0.681  scanlines_inv_INV_540_o1_INV_0 (scanlines_inv_INV_540_o)
     FD:D                      0.074          scanlines_inv
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'maquina/scan_inst/ksclk'
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 1)
  Source:            scandbl_inv (FF)
  Destination:       scandbl_inv (FF)
  Source Clock:      maquina/scan_inst/ksclk rising
  Destination Clock: maquina/scan_inst/ksclk rising

  Data Path: scandbl_inv to scandbl_inv
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  scandbl_inv (scandbl_inv)
     INV:I->O              1   0.255   0.681  scandbl_inv_INV_541_o1_INV_0 (scandbl_inv_INV_541_o)
     FD:D                      0.074          scandbl_inv
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'maquina/scan_inst/kf1'
  Clock period: 2.410ns (frequency: 414.938MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.410ns (Levels of Logic = 1)
  Source:            joysplitter (FF)
  Destination:       joysplitter (FF)
  Source Clock:      maquina/scan_inst/kf1 rising
  Destination Clock: maquina/scan_inst/kf1 rising

  Data Path: joysplitter to joysplitter
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.525   0.875  joysplitter (joysplitter)
     INV:I->O              1   0.255   0.681  joysplitter_INV_542_o1_INV_0 (joysplitter_INV_542_o)
     FD:D                      0.074          joysplitter
    ----------------------------------------
    Total                      2.410ns (0.854ns logic, 1.556ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'los_relojes/pll_base_inst/CLKOUT0'
  Clock period: 18.046ns (frequency: 55.413MHz)
  Total number of paths / destination ports: 403778778 / 973
-------------------------------------------------------------------------
Delay:               18.046ns (Levels of Logic = 25)
  Source:            maquina/el_saa/noiseenable_5 (FF)
  Destination:       maquina/el_saa/outmix_l/out_7 (FF)
  Source Clock:      los_relojes/pll_base_inst/CLKOUT0 rising
  Destination Clock: los_relojes/pll_base_inst/CLKOUT0 rising

  Data Path: maquina/el_saa/noiseenable_5 to maquina/el_saa/outmix_l/out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.525   1.537  maquina/el_saa/noiseenable_5 (maquina/el_saa/noiseenable_5)
     LUT4:I0->O           17   0.254   1.209  maquina/el_saa/bottom/amp2/Mmux_outmix11 (maquina/el_saa/bottom/amp2/outmix<0>)
     LUT4:I3->O            5   0.254   0.841  maquina/el_saa/bottom/amp2/Sh51 (maquina/el_saa/bottom/amp2/Sh5)
     LUT6:I5->O            3   0.254   0.766  maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd1_lut<4>1 (maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd1_lut<4>)
     LUT6:I5->O            3   0.254   0.766  maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd1_cy<5>11 (maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd1_cy<5>1)
     LUT6:I5->O            2   0.254   0.726  maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd1_xor<6>11 (maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_61)
     LUT3:I2->O            1   0.254   0.682  maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd26 (maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd26)
     LUT4:I3->O            1   0.254   0.000  maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_lut<0>7 (maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_lut<0>7)
     XORCY:LI->O           1   0.149   0.682  maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd2_xor<0>_6 (maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_72)
     LUT5:I4->O            2   0.254   0.726  maquina/el_saa/bottom/amp2/out<11>1 (maquina/el_saa/bottom/out2<7>)
     LUT3:I2->O            1   0.254   0.682  maquina/el_saa/ADDERTREE_INTERNAL_Madd87 (maquina/el_saa/ADDERTREE_INTERNAL_Madd87)
     LUT4:I3->O            1   0.254   0.000  maquina/el_saa/ADDERTREE_INTERNAL_Madd8_lut<0>8 (maquina/el_saa/ADDERTREE_INTERNAL_Madd8_lut<0>8)
     MUXCY:S->O            1   0.215   0.000  maquina/el_saa/ADDERTREE_INTERNAL_Madd8_cy<0>_7 (maquina/el_saa/ADDERTREE_INTERNAL_Madd8_cy<0>8)
     MUXCY:CI->O           0   0.023   0.000  maquina/el_saa/ADDERTREE_INTERNAL_Madd8_cy<0>_8 (maquina/el_saa/ADDERTREE_INTERNAL_Madd8_cy<0>9)
     XORCY:CI->O           1   0.206   0.790  maquina/el_saa/ADDERTREE_INTERNAL_Madd8_xor<0>_9 (maquina/el_saa/ADDERTREE_INTERNAL_Madd_108)
     LUT2:I0->O            1   0.250   0.000  maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<10> (maquina/el_saa/ADDERTREE_INTERNAL_Madd9_lut<10>)
     MUXCY:S->O            5   0.427   0.841  maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10> (maquina/el_saa/ADDERTREE_INTERNAL_Madd9_cy<10>)
     LUT1:I0->O            1   0.254   0.000  maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<14>_rt (maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<14>_rt)
     MUXCY:S->O            1   0.215   0.000  maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<14> (maquina/el_saa/outmix_l/Mmult_n0010_Madd_cy<14>)
     XORCY:CI->O           1   0.206   0.682  maquina/el_saa/outmix_l/Mmult_n0010_Madd_xor<15> (maquina/el_saa/outmix_l/Mmult_n0010_Madd_15)
     LUT6:I5->O            1   0.254   0.000  maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<15> (maquina/el_saa/outmix_l/Mmult_n0010_Madd2_lut<15>)
     MUXCY:S->O            1   0.215   0.000  maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<15> (maquina/el_saa/outmix_l/Mmult_n0010_Madd2_cy<15>)
     XORCY:CI->O           1   0.206   0.682  maquina/el_saa/outmix_l/Mmult_n0010_Madd2_xor<16> (maquina/el_saa/outmix_l/Mmult_n0010_Madd_162)
     LUT1:I0->O            1   0.254   0.000  maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>_rt (maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>_rt)
     MUXCY:S->O            0   0.215   0.000  maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16> (maquina/el_saa/outmix_l/Mmult_n0010_Madd3_cy<16>)
     XORCY:CI->O           1   0.206   0.000  maquina/el_saa/outmix_l/Mmult_n0010_Madd3_xor<17> (maquina/el_saa/outmix_l/n0010<17>)
     FDRE:D                    0.074          maquina/el_saa/outmix_l/out_7
    ----------------------------------------
    Total                     18.046ns (6.434ns logic, 11.612ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'maquina/el_raton/puerto_del_raton/rkb_interrupt'
  Clock period: 3.330ns (frequency: 300.300MHz)
  Total number of paths / destination ports: 76 / 26
-------------------------------------------------------------------------
Delay:               3.330ns (Levels of Logic = 1)
  Source:            maquina/el_raton/state_FSM_FFd1 (FF)
  Destination:       maquina/el_raton/xmove_3 (FF)
  Source Clock:      maquina/el_raton/puerto_del_raton/rkb_interrupt falling
  Destination Clock: maquina/el_raton/puerto_del_raton/rkb_interrupt falling

  Data Path: maquina/el_raton/state_FSM_FFd1 to maquina/el_raton/xmove_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             6   0.525   1.306  maquina/el_raton/state_FSM_FFd1 (maquina/el_raton/state_FSM_FFd1)
     LUT5:I0->O            8   0.254   0.943  maquina/el_raton/_n0299_inv11 (maquina/el_raton/_n0299_inv)
     FDE_1:CE                  0.302          maquina/el_raton/ymove_0
    ----------------------------------------
    Total                      3.330ns (1.081ns logic, 2.249ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'los_relojes/clkcounter_1'
  Clock period: 12.271ns (frequency: 81.492MHz)
  Total number of paths / destination ports: 17915 / 1663
-------------------------------------------------------------------------
Delay:               12.271ns (Levels of Logic = 7)
  Source:            maquina/la_ula_del_sam/vmpr_6 (FF)
  Destination:       maquina/la_ula_del_sam/lineint_7 (FF)
  Source Clock:      los_relojes/clkcounter_1 rising
  Destination Clock: los_relojes/clkcounter_1 rising

  Data Path: maquina/la_ula_del_sam/vmpr_6 to maquina/la_ula_del_sam/lineint_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            27   0.525   1.436  maquina/la_ula_del_sam/vmpr_6 (maquina/la_ula_del_sam/vmpr_6)
     LUT2:I1->O            2   0.254   1.002  maquina/la_ula_del_sam/screen_off1 (maquina/la_ula_del_sam/screen_off)
     LUT6:I2->O           93   0.254   2.610  maquina/la_ula_del_sam/Mmux_fetching_pixels11 (maquina/la_ula_del_sam/fetching_pixels)
     LUT6:I0->O            1   0.254   0.958  maquina/la_ula_del_sam/Mmux_wait_n14 (maquina/la_ula_del_sam/Mmux_wait_n13)
     LUT6:I2->O            4   0.254   0.804  maquina/la_ula_del_sam/Mmux_wait_n15 (maquina/la_ula_del_sam/Mmux_wait_n14)
     LUT5:I4->O           14   0.254   1.235  maquina/la_ula_del_sam/Mmux_wait_n16 (maquina/wait_n)
     LUT4:I2->O            1   0.250   0.682  maquina/la_ula_del_sam/_n0726_inv_SW1 (N648)
     LUT6:I5->O            8   0.254   0.943  maquina/la_ula_del_sam/_n0726_inv (maquina/la_ula_del_sam/_n0726_inv)
     FDE:CE                    0.302          maquina/la_ula_del_sam/lineint_0
    ----------------------------------------
    Total                     12.271ns (2.601ns logic, 9.670ns route)
                                       (21.2% logic, 78.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'maquina/ps2_keyb/kbd_clk_debounced'
  Clock period: 4.327ns (frequency: 231.107MHz)
  Total number of paths / destination ports: 217 / 51
-------------------------------------------------------------------------
Delay:               4.327ns (Levels of Logic = 2)
  Source:            maquina/ps2_keyb/nbits_5 (FF)
  Destination:       maquina/ps2_keyb/nbits_5 (FF)
  Source Clock:      maquina/ps2_keyb/kbd_clk_debounced falling
  Destination Clock: maquina/ps2_keyb/kbd_clk_debounced falling

  Data Path: maquina/ps2_keyb/nbits_5 to maquina/ps2_keyb/nbits_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.525   0.984  maquina/ps2_keyb/nbits_5 (maquina/ps2_keyb/nbits_5)
     LUT2:I0->O            1   0.250   1.137  maquina/ps2_keyb/_n0105_inv_SW0 (N184)
     LUT6:I0->O            6   0.254   0.875  maquina/ps2_keyb/_n0105_inv (maquina/ps2_keyb/_n0105_inv)
     FDRE:CE                   0.302          maquina/ps2_keyb/nbits_0
    ----------------------------------------
    Total                      4.327ns (1.331ns logic, 2.996ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'los_relojes/clkcounter_0'
  Clock period: 8.722ns (frequency: 114.650MHz)
  Total number of paths / destination ports: 1508 / 76
-------------------------------------------------------------------------
Delay:               8.722ns (Levels of Logic = 4)
  Source:            salida_vga/addrvga_4 (FF)
  Destination:       salida_vga/scaneffect (FF)
  Source Clock:      los_relojes/clkcounter_0 rising
  Destination Clock: los_relojes/clkcounter_0 rising

  Data Path: salida_vga/addrvga_4 to salida_vga/scaneffect
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            293   0.525   2.891  salida_vga/addrvga_4 (salida_vga/addrvga_4)
     LUT6:I0->O            1   0.254   1.112  salida_vga/addrvga[9]_hsync_ext_n_AND_686_o2 (salida_vga/addrvga[9]_hsync_ext_n_AND_686_o2)
     LUT6:I1->O            2   0.254   1.156  salida_vga/addrvga[9]_hsync_ext_n_AND_686_o5_SW0 (N516)
     LUT6:I1->O           11   0.254   1.039  salida_vga/addrvga[9]_hsync_ext_n_AND_686_o5 (salida_vga/addrvga[9]_hsync_ext_n_AND_686_o)
     LUT5:I4->O            1   0.254   0.681  salida_vga/_n0134_inv1 (salida_vga/_n0134_inv)
     FDE:CE                    0.302          salida_vga/scaneffect
    ----------------------------------------
    Total                      8.722ns (1.843ns logic, 6.879ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'los_relojes/clk8'
  Clock period: 2.451ns (frequency: 407.955MHz)
  Total number of paths / destination ports: 372 / 24
-------------------------------------------------------------------------
Delay:               2.451ns (Levels of Logic = 12)
  Source:            maquina/sam_audio_mixer/audio_dac_left/SigmaLatch_0 (FF)
  Destination:       maquina/sam_audio_mixer/audio_dac_left/SigmaLatch_10 (FF)
  Source Clock:      los_relojes/clk8 rising
  Destination Clock: los_relojes/clk8 rising

  Data Path: maquina/sam_audio_mixer/audio_dac_left/SigmaLatch_0 to maquina/sam_audio_mixer/audio_dac_left/SigmaLatch_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.002  maquina/sam_audio_mixer/audio_dac_left/SigmaLatch_0 (maquina/sam_audio_mixer/audio_dac_left/SigmaLatch_0)
     LUT4:I0->O            0   0.254   0.000  maquina/sam_audio_mixer/Eqn_01_mand1 (maquina/sam_audio_mixer/Eqn_01_mand1)
     MUXCY:DI->O           1   0.181   0.000  maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<0> (maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<1> (maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<2> (maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<3> (maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<4> (maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<5> (maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<6> (maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<7> (maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<8> (maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<8>)
     MUXCY:CI->O           0   0.023   0.000  maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<9> (maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_cy<9>)
     XORCY:CI->O           1   0.206   0.000  maquina/sam_audio_mixer/audio_dac_left/Maccum_SigmaLatch_xor<10> (maquina/sam_audio_mixer/Result<10>1)
     FD:D                      0.074          maquina/sam_audio_mixer/audio_dac_left/SigmaLatch_10
    ----------------------------------------
    Total                      2.451ns (1.449ns logic, 1.002ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'maquina/ps2_keyb/valid'
  Clock period: 4.812ns (frequency: 207.814MHz)
  Total number of paths / destination ports: 148 / 148
-------------------------------------------------------------------------
Delay:               4.812ns (Levels of Logic = 2)
  Source:            maquina/scan_inst/kextended (FF)
  Destination:       maquina/scan_inst/row<6>_3 (FF)
  Source Clock:      maquina/ps2_keyb/valid rising
  Destination Clock: maquina/ps2_keyb/valid rising

  Data Path: maquina/scan_inst/kextended to maquina/scan_inst/row<6>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.525   1.008  maquina/scan_inst/kextended (maquina/scan_inst/kextended)
     LUT4:I3->O           23   0.254   1.788  maquina/scan_inst/_n0591_inv81 (maquina/scan_inst/_n0591_inv_bdd8)
     LUT6:I1->O            1   0.254   0.681  maquina/scan_inst/_n0822_inv11 (maquina/scan_inst/_n0822_inv)
     FDE:CE                    0.302          maquina/scan_inst/row<4>_3
    ----------------------------------------
    Total                      4.812ns (1.335ns logic, 3.477ns route)
                                       (27.7% logic, 72.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'count_6'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              2.591ns (Levels of Logic = 2)
  Source:            joyleft (PAD)
  Destination:       joystick2_0 (FF)
  Destination Clock: count_6 rising

  Data Path: joyleft to joystick2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.954  joyleft_IBUF (joyleft_IBUF)
     LUT4:I1->O            1   0.235   0.000  joystick2_0_glue_set (joystick2_0_glue_set)
     FD:D                      0.074          joystick2_0
    ----------------------------------------
    Total                      2.591ns (1.637ns logic, 0.954ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'los_relojes/clkcounter_2'
  Total number of paths / destination ports: 36 / 33
-------------------------------------------------------------------------
Offset:              8.306ns (Levels of Logic = 7)
  Source:            ear (PAD)
  Destination:       maquina/el_z80/i_tv80_core/TmpAddr_6 (FF)
  Destination Clock: los_relojes/clkcounter_2 rising

  Data Path: ear to maquina/el_z80/i_tv80_core/TmpAddr_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.328   1.147  ear_IBUF (ear_IBUF)
     LUT3:I1->O            1   0.250   0.682  maquina/Mmux_data_to_cpu144 (maquina/Mmux_data_to_cpu143)
     LUT6:I5->O            1   0.254   1.112  maquina/Mmux_data_to_cpu145 (maquina/Mmux_data_to_cpu144)
     LUT6:I1->O            1   0.254   0.790  maquina/Mmux_data_to_cpu1411 (maquina/Mmux_data_to_cpu1410)
     LUT5:I3->O            1   0.250   0.682  maquina/Mmux_data_to_cpu1412 (maquina/Mmux_data_to_cpu1411)
     LUT6:I5->O            3   0.254   0.994  maquina/Mmux_data_to_cpu1413 (maquina/data_to_cpu<6>)
     LUT6:I3->O            1   0.235   0.000  maquina/el_z80/i_tv80_core/Mmux_TmpAddr[15]_TmpAddr[15]_mux_190_OUT13 (maquina/el_z80/i_tv80_core/TmpAddr[15]_TmpAddr[15]_mux_190_OUT<6>)
     FDC:D                     0.074          maquina/el_z80/i_tv80_core/TmpAddr_6
    ----------------------------------------
    Total                      8.306ns (2.899ns logic, 5.407ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'los_relojes/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 15 / 14
-------------------------------------------------------------------------
Offset:              5.845ns (Levels of Logic = 4)
  Source:            clkps2 (PAD)
  Destination:       maquina/ps2_keyb/kbd_clk_debounced (FF)
  Destination Clock: los_relojes/pll_base_inst/CLKOUT0 falling

  Data Path: clkps2 to maquina/ps2_keyb/kbd_clk_debounced
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   0.944  clkps2_IBUF (clkps2_IBUF)
     LUT2:I1->O            3   0.254   1.042  Mmux_clkps2_PWR_1_o_MUX_1609_o11 (clkps2_PWR_1_o_MUX_1609_o)
     LUT6:I2->O            1   0.254   0.790  maquina/ps2_keyb/_n0089_inv12 (maquina/ps2_keyb/_n0089_inv11)
     LUT6:I4->O            1   0.250   0.681  maquina/ps2_keyb/_n0089_inv13 (maquina/ps2_keyb/_n0089_inv)
     FDE_1:CE                  0.302          maquina/ps2_keyb/kbd_clk_debounced
    ----------------------------------------
    Total                      5.845ns (2.388ns logic, 3.457ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'maquina/ps2_keyb/kbd_clk_debounced'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.505ns (Levels of Logic = 3)
  Source:            dataps2 (PAD)
  Destination:       maquina/ps2_keyb/nbits_5 (FF)
  Destination Clock: maquina/ps2_keyb/kbd_clk_debounced falling

  Data Path: dataps2 to maquina/ps2_keyb/nbits_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.766  dataps2_IBUF (dataps2_IBUF)
     LUT2:I1->O            2   0.254   0.726  Mmux_dataps2_PWR_1_o_MUX_1610_o11 (dataps2_PWR_1_o_MUX_1610_o)
     LUT6:I5->O            6   0.254   0.875  maquina/ps2_keyb/_n0105_inv (maquina/ps2_keyb/_n0105_inv)
     FDRE:CE                   0.302          maquina/ps2_keyb/nbits_0
    ----------------------------------------
    Total                      4.505ns (2.138ns logic, 2.367ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'los_relojes/clkcounter_1'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              2.422ns (Levels of Logic = 2)
  Source:            sram_data<1> (PAD)
  Destination:       maquina/la_ula_del_sam/vram_byte4_1 (FF)
  Destination Clock: los_relojes/clkcounter_1 rising

  Data Path: sram_data<1> to maquina/la_ula_del_sam/vram_byte4_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   1.328   0.766  sram_data_1_IOBUF (N391)
     LUT5:I4->O            4   0.254   0.000  maquina/ram_512k/Mmux_data_to_asic21 (maquina/data_to_asic<1>)
     FDE:D                     0.074          maquina/la_ula_del_sam/vram_byte1_1
    ----------------------------------------
    Total                      2.422ns (1.656ns logic, 0.766ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'los_relojes/clk8'
  Total number of paths / destination ports: 56 / 16
-------------------------------------------------------------------------
Offset:              3.541ns (Levels of Logic = 8)
  Source:            ear (PAD)
  Destination:       maquina/sam_audio_mixer/sample_l_8 (FF)
  Destination Clock: los_relojes/clk8 rising

  Data Path: ear to maquina/sam_audio_mixer/sample_l_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.328   1.315  ear_IBUF (ear_IBUF)
     LUT4:I0->O            1   0.254   0.000  maquina/sam_audio_mixer/Madd_n0026_lut<2> (maquina/sam_audio_mixer/Madd_n0026_lut<2>)
     MUXCY:S->O            1   0.215   0.000  maquina/sam_audio_mixer/Madd_n0026_cy<2> (maquina/sam_audio_mixer/Madd_n0026_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  maquina/sam_audio_mixer/Madd_n0026_cy<3> (maquina/sam_audio_mixer/Madd_n0026_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  maquina/sam_audio_mixer/Madd_n0026_cy<4> (maquina/sam_audio_mixer/Madd_n0026_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  maquina/sam_audio_mixer/Madd_n0026_cy<5> (maquina/sam_audio_mixer/Madd_n0026_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  maquina/sam_audio_mixer/Madd_n0026_cy<6> (maquina/sam_audio_mixer/Madd_n0026_cy<6>)
     MUXCY:CI->O           1   0.262   0.000  maquina/sam_audio_mixer/Madd_n0026_cy<7> (maquina/sam_audio_mixer/Madd_n0026_cy<7>)
     FD:D                      0.074          maquina/sam_audio_mixer/sample_r_8
    ----------------------------------------
    Total                      3.541ns (2.226ns logic, 1.315ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'maquina/scan_inst/ksclk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              6.959ns (Levels of Logic = 3)
  Source:            scandbl_inv (FF)
  Destination:       r<2> (PAD)
  Source Clock:      maquina/scan_inst/ksclk rising

  Data Path: scandbl_inv to r<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.874  scandbl_inv (scandbl_inv)
     LUT2:I0->O           10   0.250   1.463  Mxor_scandoubler_ctrl[0]_scandbl_inv_XOR_265_o_xo<0>1 (scandoubler_ctrl[0]_scandbl_inv_XOR_265_o)
     LUT6:I0->O            1   0.254   0.681  salida_vga/Mmux_bo31 (b_2_OBUF)
     OBUF:I->O                 2.912          b_2_OBUF (b<2>)
    ----------------------------------------
    Total                      6.959ns (3.941ns logic, 3.018ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'los_relojes/clkcounter_2'
  Total number of paths / destination ports: 3882 / 42
-------------------------------------------------------------------------
Offset:              15.449ns (Levels of Logic = 9)
  Source:            maquina/el_z80/i_tv80_core/IR_6 (FF)
  Destination:       sram_data<7> (PAD)
  Source Clock:      los_relojes/clkcounter_2 rising

  Data Path: maquina/el_z80/i_tv80_core/IR_6 to sram_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            92   0.525   2.375  maquina/el_z80/i_tv80_core/IR_6 (maquina/el_z80/i_tv80_core/IR_6)
     LUT4:I1->O           18   0.235   1.235  maquina/el_z80/i_tv80_core/i_mcode/_n266921 (maquina/el_z80/i_tv80_core/i_mcode/_n26692)
     LUT5:I4->O           14   0.254   1.127  maquina/el_z80/i_tv80_core/i_mcode/IR[7]_GND_9_o_equal_351_o<7>1 (maquina/el_z80/i_tv80_core/i_mcode/IR[7]_GND_9_o_equal_351_o)
     LUT6:I5->O            1   0.254   0.682  maquina/el_z80/i_tv80_core/i_mcode/Write8 (maquina/el_z80/i_tv80_core/i_mcode/Write7)
     LUT6:I5->O            1   0.254   0.790  maquina/el_z80/i_tv80_core/i_mcode/Write9 (maquina/el_z80/i_tv80_core/i_mcode/Write8)
     LUT6:I4->O            2   0.250   0.834  maquina/el_z80/i_tv80_core/i_mcode/Write15 (maquina/el_z80/write)
     LUT6:I4->O           18   0.250   1.343  maquina/el_z80/Mmux_iorq_n111 (maquina/wr_n)
     LUT3:I1->O            1   0.250   0.682  maquina/la_ula_del_sam/ramwr_n (maquina/ram_we_n)
     LUT5:I4->O            8   0.254   0.943  sram_we_n_from_sam1 (sram_we_n_from_sam)
     IOBUF:T->IO               2.912          sram_data_7_IOBUF (sram_data<7>)
    ----------------------------------------
    Total                     15.449ns (5.438ns logic, 10.011ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'los_relojes/clkcounter_0'
  Total number of paths / destination ports: 64 / 29
-------------------------------------------------------------------------
Offset:              8.383ns (Levels of Logic = 3)
  Source:            salida_vga/addrvga_5 (FF)
  Destination:       hsync (PAD)
  Source Clock:      los_relojes/clkcounter_0 rising

  Data Path: salida_vga/addrvga_5 to hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            292   0.525   2.664  salida_vga/addrvga_5 (salida_vga/addrvga_5)
     LUT4:I1->O            1   0.235   1.112  salida_vga/Mmux_hsync1_SW0 (N371)
     LUT6:I1->O            1   0.254   0.681  salida_vga/Mmux_hsync1 (hsync_OBUF)
     OBUF:I->O                 2.912          hsync_OBUF (hsync)
    ----------------------------------------
    Total                      8.383ns (3.926ns logic, 4.457ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'maquina/scan_inst/kminus'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              6.604ns (Levels of Logic = 3)
  Source:            scanlines_inv (FF)
  Destination:       r<2> (PAD)
  Source Clock:      maquina/scan_inst/kminus rising

  Data Path: scanlines_inv to r<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.726  scanlines_inv (scanlines_inv)
     LUT2:I1->O            9   0.254   1.252  Mxor_scandoubler_ctrl[1]_scanlines_inv_XOR_266_o_xo<0>1 (scandoubler_ctrl[1]_scanlines_inv_XOR_266_o)
     LUT6:I2->O            1   0.254   0.681  salida_vga/Mmux_bo31 (b_2_OBUF)
     OBUF:I->O                 2.912          b_2_OBUF (b<2>)
    ----------------------------------------
    Total                      6.604ns (3.945ns logic, 2.659ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'los_relojes/clkcounter_1'
  Total number of paths / destination ports: 747 / 40
-------------------------------------------------------------------------
Offset:              12.171ns (Levels of Logic = 7)
  Source:            maquina/la_ula_del_sam/sregm12_7 (FF)
  Destination:       g<2> (PAD)
  Source Clock:      los_relojes/clkcounter_1 rising

  Data Path: maquina/la_ula_del_sam/sregm12_7 to g<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.525   1.196  maquina/la_ula_del_sam/sregm12_7 (maquina/la_ula_del_sam/sregm12_7)
     LUT5:I0->O            1   0.254   0.682  maquina/la_ula_del_sam/Mmux_index11 (maquina/la_ula_del_sam/Mmux_index1)
     LUT5:I4->O            5   0.254   0.840  maquina/la_ula_del_sam/Mmux_index12 (maquina/la_ula_del_sam/index<0>)
     RAM16X1D:DPRA0->DPO    1   0.235   1.137  maquina/la_ula_del_sam/Mram_clut2 (maquina/la_ula_del_sam/_n0580<6>)
     LUT6:I0->O            2   0.254   1.156  maquina/la_ula_del_sam/Mmux_pixel71 (sam_g<1>)
     LUT5:I0->O           33   0.254   1.537  overlay/Mmux_green_out31 (vga_green_o<7>)
     LUT6:I5->O            1   0.254   0.681  salida_vga/Mmux_go31 (g_2_OBUF)
     OBUF:I->O                 2.912          g_2_OBUF (g<2>)
    ----------------------------------------
    Total                     12.171ns (4.942ns logic, 7.229ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'los_relojes/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 77 / 9
-------------------------------------------------------------------------
Offset:              9.637ns (Levels of Logic = 5)
  Source:            MyCtrlModule/myosd/xpixelpos_9 (FF)
  Destination:       r<2> (PAD)
  Source Clock:      los_relojes/pll_base_inst/CLKOUT0 rising

  Data Path: MyCtrlModule/myosd/xpixelpos_9 to r<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.525   1.234  MyCtrlModule/myosd/xpixelpos_9 (MyCtrlModule/myosd/xpixelpos_9)
     LUT6:I1->O            1   0.254   0.910  MyCtrlModule/myosd/pixel_SW0 (N120)
     LUT6:I3->O            5   0.235   0.841  MyCtrlModule/myosd/pixel (osd_pixel)
     LUT5:I4->O           33   0.254   1.537  overlay/Mmux_blue_out31 (vga_blue_o<7>)
     LUT6:I5->O            1   0.254   0.681  salida_vga/Mmux_bo31 (b_2_OBUF)
     OBUF:I->O                 2.912          b_2_OBUF (b<2>)
    ----------------------------------------
    Total                      9.637ns (4.434ns logic, 5.203ns route)
                                       (46.0% logic, 54.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'los_relojes/clk8'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            maquina/sam_audio_mixer/audio_dac_left/DACout (FF)
  Destination:       audio_out_left (PAD)
  Source Clock:      los_relojes/clk8 rising

  Data Path: maquina/sam_audio_mixer/audio_dac_left/DACout to audio_out_left
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.681  maquina/sam_audio_mixer/audio_dac_left/DACout (maquina/sam_audio_mixer/audio_dac_left/DACout)
     OBUF:I->O                 2.912          audio_out_left_OBUF (audio_out_left)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'count_6'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            led (FF)
  Destination:       led (PAD)
  Source Clock:      count_6 rising

  Data Path: led to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.681  led (led_OBUF)
     OBUF:I->O                 2.912          led_OBUF (led)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock count_6
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
count_6                          |    8.131|         |         |         |
los_relojes/clkcounter_2         |    4.838|         |         |         |
los_relojes/pll_base_inst/CLKOUT0|    4.458|         |         |         |
maquina/scan_inst/kf1            |    1.833|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock los_relojes/clk8
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
los_relojes/clk8                 |    2.451|         |         |         |
los_relojes/clkcounter_1         |    2.850|         |         |         |
los_relojes/pll_base_inst/CLKOUT0|    2.152|         |         |         |
maquina/ps2_keyb/valid           |    5.704|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock los_relojes/clkcounter_0
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
los_relojes/clkcounter_0         |    8.722|         |         |         |
los_relojes/clkcounter_1         |    8.385|         |         |         |
los_relojes/clkcounter_2         |    4.552|         |         |         |
los_relojes/pll_base_inst/CLKOUT0|    5.851|         |         |         |
maquina/ps2_keyb/valid           |    2.953|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock los_relojes/clkcounter_1
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
los_relojes/clkcounter_1                       |   12.271|         |         |         |
los_relojes/clkcounter_2                       |   20.192|   13.115|         |         |
maquina/el_raton/puerto_del_raton/rkb_interrupt|         |    4.287|         |         |
maquina/ps2_keyb/valid                         |    7.075|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock los_relojes/clkcounter_2
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
count_6                          |    9.982|         |         |         |
los_relojes/clkcounter_0         |    5.809|         |         |         |
los_relojes/clkcounter_1         |   13.088|         |         |         |
los_relojes/clkcounter_2         |   17.135|    9.550|    2.819|         |
los_relojes/pll_base_inst/CLKOUT0|    6.828|         |         |         |
maquina/ps2_keyb/valid           |    9.878|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock los_relojes/pll_base_inst/CLKOUT0
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
count_6                          |    4.920|         |         |         |
los_relojes/clkcounter_1         |    6.937|         |         |         |
los_relojes/clkcounter_2         |   14.188|    7.426|    5.043|         |
los_relojes/pll_base_inst/CLKOUT0|   18.046|         |    4.224|         |
maquina/ps2_keyb/valid           |    7.274|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock maquina/el_raton/puerto_del_raton/rkb_interrupt
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
los_relojes/clkcounter_1                       |         |         |    5.414|         |
maquina/el_raton/puerto_del_raton/rkb_interrupt|         |         |    3.330|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock maquina/ps2_keyb/kbd_clk_debounced
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
los_relojes/clkcounter_2          |         |         |    3.881|         |
maquina/ps2_keyb/kbd_clk_debounced|         |         |    4.327|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock maquina/ps2_keyb/valid
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
maquina/ps2_keyb/kbd_clk_debounced|         |    5.917|         |         |
maquina/ps2_keyb/valid            |    4.812|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock maquina/scan_inst/kf1
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
maquina/scan_inst/kf1|    2.410|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock maquina/scan_inst/kminus
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
maquina/scan_inst/kminus|    2.260|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock maquina/scan_inst/ksclk
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
maquina/scan_inst/ksclk|    2.300|         |         |         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 46.00 secs
Total CPU time to Xst completion: 42.06 secs
 
--> 


Total memory usage is 497024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  663 (   0 filtered)
Number of infos    :  159 (   0 filtered)

