#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 11 22:47:19 2023
# Process ID: 3260
# Current directory: C:/sdup/lab/7/tut7_src
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14188 C:\sdup\lab\7\tut7_src\cordic.xpr
# Log file: C:/sdup/lab/7/tut7_src/vivado.log
# Journal file: C:/sdup/lab/7/tut7_src\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/sdup/lab/7/tut7_src/cordic.xpr
INFO: [Project 1-313] Project file moved from '/home/ej/xilinx/cordic' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/sdup/lab/7/tut7_src/cordic.srcs/sources_1/new/cordic_beh.sv', nor could it be found using path 'C:/home/ej/xilinx/cordic/cordic.srcs/sources_1/new/cordic_beh.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg', nor could it be found using path 'C:/home/ej/xilinx/cordic/cordic_rtl_TB_behav.wcfg'.
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPDefaultOutputPath
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/sdup/lab/7/tut7_src/cordic.ip_user_files', nor could it be found using path 'C:/home/ej/xilinx/cordic/cordic.ip_user_files'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
WARNING: [Project 1-231] Project 'cordic.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/MyPrograms/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 681.098 ; gain = 83.246
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
save_project_as cordic C:/sdup/lab/7/cordic -force
save_project_as: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 725.391 ; gain = 10.398
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl7_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl7_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl7_TB_behav xil_defaultlib.cordic_rtl7_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl7_default
Compiling module xil_defaultlib.cordic_rtl7_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl7_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/xsim.dir/cordic_rtl7_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 11 22:49:59 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 770.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl7_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl7_TB} -tclbatch {cordic_rtl7_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl7_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 770.797 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl7_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 770.797 ; gain = 0.000
set_property top cordic_rtl_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top cordic_rtl2 [current_fileset]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3291] enum literal 'S1' width (4) must match enum width (32) [C:/sdup/lab/7/tut7_src/cordic_rtl2.sv:14]
ERROR: [VRFC 10-3291] enum literal 'S6' width (4) must match enum width (32) [C:/sdup/lab/7/tut7_src/cordic_rtl2.sv:15]
ERROR: [VRFC 10-3291] enum literal 'S11' width (4) must match enum width (32) [C:/sdup/lab/7/tut7_src/cordic_rtl2.sv:16]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl2
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/xsim.dir/cordic_rtl_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 11 22:59:04 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 771.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 773.504 ; gain = 2.250
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
set_property top cordic_rtl3 [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 834.309 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl2
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 834.309 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 834.309 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
set_property top cordic_rtl [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 839.020 ; gain = 0.000
run 10 us
set_property top cordic_rtl2 [current_fileset]
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 843.980 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 843.980 ; gain = 0.000
run 10 us
set_property top cordic_rtl [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 843.980 ; gain = 0.000
run all
set_property top cordic_rtl2 [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl2
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.336 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 10 us
run 10 us
run 10 us
set_property top cordic_rtl [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1001.336 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
set_property top cordic_rtl3 [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.336 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <cordic_rt3> not found while processing module instance <UnitUnderTest> [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1001.336 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl3_default
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.336 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1001.336 ; gain = 0.000
run 10 us
run 10 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 400 us
run 400 us
run 400 us
run 400 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 1 for port 'angle_in' [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl3_default
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.336 ; gain = 0.000
run 1000 us
run 1000 us
run 1000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 1 for port 'angle_in' [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl3_default
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.336 ; gain = 0.000
run 2800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 1 for port 'angle_in' [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:39]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.336 ; gain = 0.000
run 2800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 1 for port 'angle_in' [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:39]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.336 ; gain = 0.000
run 2500 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 1 for port 'angle_in' [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl3_default
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1001.336 ; gain = 0.000
run 2300 us
run 400 us
run 400 us
set_property top cordic_rtl4 [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl4_default
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.336 ; gain = 0.000
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3705] select index -1 into 'sin' is out of bounds [C:/sdup/lab/7/tut7_src/cordic_rtl4.sv:91]
WARNING: [VRFC 10-3705] select index -1 into 'cos' is out of bounds [C:/sdup/lab/7/tut7_src/cordic_rtl4.sv:92]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl4_default
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.336 ; gain = 0.000
run 400 us
run 400 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 1 for port 'angle_in' [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl4_default
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.336 ; gain = 0.000
run 380 us
run 380 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 1 for port 'angle_in' [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl4_default
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.336 ; gain = 0.000
run 380 us
run 200 us
set_property top cordic_rtl5 [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl5_default
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1001.336 ; gain = 0.000
run 200 us
run 200 us
launch_runs impl_1 -jobs 4
[Fri May 12 03:24:44 2023] Launched synth_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/synth_1/runme.log
[Fri May 12 03:24:44 2023] Launched impl_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1857.195 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1857.195 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1857.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 1982.734 ; gain = 981.398
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2066.543 ; gain = 1.203
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/sdup/lab/7/cordic/cordic.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri May 12 03:49:58 2023] Launched synth_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/synth_1/runme.log
[Fri May 12 03:49:59 2023] Launched impl_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 2291.797 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 2291.797 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2383.898 ; gain = 96.746
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2674.773 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2674.773 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/sdup/lab/7/cordic/cordic.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri May 12 04:02:22 2023] Launched synth_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/synth_1/runme.log
[Fri May 12 04:02:22 2023] Launched impl_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.127 . Memory (MB): peak = 2674.773 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.127 . Memory (MB): peak = 2674.773 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2674.773 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/sdup/lab/7/cordic/cordic.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri May 12 04:18:01 2023] Launched synth_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/synth_1/runme.log
[Fri May 12 04:18:01 2023] Launched impl_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 2674.773 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 2674.773 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2674.773 ; gain = 0.000
set_property top cordic_rtl6 [current_fileset]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl5.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl6.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7
INFO: [VRFC 10-2458] undeclared symbol S1toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:53]
INFO: [VRFC 10-2458] undeclared symbol S3toS4, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:65]
INFO: [VRFC 10-2458] undeclared symbol S4toS3, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:66]
INFO: [VRFC 10-2458] undeclared symbol S4toS12, assumed default net type wire [C:/sdup/lab/7/tut7_src/cordic_rtl7.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl_tb.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl7_TB
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:7]
WARNING: [VRFC 10-3824] variable 'x2' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:15]
WARNING: [VRFC 10-3824] variable 'cosx4' must explicitly be declared as automatic or static [C:/sdup/lab/7/tut7_src/cordic_rtl7_tb.sv:19]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl_TB_behav xil_defaultlib.cordic_rtl_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl6_default
Compiling module xil_defaultlib.cordic_rtl_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl_TB} -tclbatch {cordic_rtl_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2708.941 ; gain = 0.293
run 200 us
run 200 us
run 200 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/sdup/lab/7/cordic/cordic.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri May 12 04:34:12 2023] Launched synth_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/synth_1/runme.log
[Fri May 12 04:34:12 2023] Launched impl_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
refresh_design
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 2708.941 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 2708.941 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2708.941 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/sdup/lab/7/cordic/cordic.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri May 12 04:47:58 2023] Launched synth_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/synth_1/runme.log
[Fri May 12 04:47:58 2023] Launched impl_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2817.371 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2817.371 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2817.371 ; gain = 8.691
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/sdup/lab/7/cordic/cordic.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri May 12 04:56:45 2023] Launched synth_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/synth_1/runme.log
[Fri May 12 04:56:45 2023] Launched impl_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2817.371 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.137 . Memory (MB): peak = 2817.371 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2817.371 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/sdup/lab/7/cordic/cordic.runs/synth_1

reset_run impl_1
launch_runs impl_1 -jobs 4
[Fri May 12 05:06:32 2023] Launched synth_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/synth_1/runme.log
[Fri May 12 05:06:32 2023] Launched impl_1...
Run output will be captured here: C:/sdup/lab/7/cordic/cordic.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2817.371 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 2817.371 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2817.371 ; gain = 0.000
set_property top cordic_rtl7_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top cordic_rtl7 [current_fileset]
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2817.371 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_rtl7_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_rtl7_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 003fb02ce39d4498a9a1e7ae8ee40784 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_rtl7_TB_behav xil_defaultlib.cordic_rtl7_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl7_default
Compiling module xil_defaultlib.cordic_rtl7_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_rtl7_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2817.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/sdup/lab/7/tut7_src/cordic_rtl_TB_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/7/cordic/cordic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_rtl7_TB_behav -key {Behavioral:sim_1:Functional:cordic_rtl7_TB} -tclbatch {cordic_rtl7_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_rtl7_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_rtl7_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2817.371 ; gain = 0.000
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2817.371 ; gain = 0.000
INFO: [Common 17-344] 'close_sim' was cancelled
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
INFO: [Common 17-344] 'close_sim' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 12 05:19:09 2023...
