// Seed: 2897474463
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input wand id_4,
    input wire id_5,
    output wor id_6,
    input tri id_7,
    id_18,
    input wor id_8,
    output supply1 id_9,
    output wand id_10,
    output wor id_11,
    input wor id_12,
    output uwire id_13,
    input supply1 id_14,
    output tri id_15,
    id_19,
    output wire id_16
);
  assign id_6 = -1'b0;
  tri0 id_20;
  wire id_21, id_22;
  always id_18 = -1;
  always id_13 = id_1 == (id_1);
  assign id_20 = id_14;
endmodule
module module_1 (
    input  supply0 id_0,
    output uwire   id_1
);
  wire id_3, id_4, id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_7 = 0;
  wire id_6;
endmodule
