Running: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/cs221_lab/cs221_lab3/alu_test_isim_beh.exe -prj C:/cs221_lab/cs221_lab3/alu_test_beh.prj work.alu_test work.glbl 
ISim P.40xd (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/cs221_lab/cs221_lab3/alu.v" into library work
WARNING:HDLCompiler:751 - "C:/cs221_lab/cs221_lab3/alu.v" Line 22: Redeclaration of ansi port o is not allowed
WARNING:HDLCompiler:751 - "C:/cs221_lab/cs221_lab3/alu.v" Line 23: Redeclaration of ansi port cout is not allowed
Analyzing Verilog file "C:/cs221_lab/cs221_lab3/alu_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.3/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module alu
Compiling module alu_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/cs221_lab/cs221_lab3/alu_test_isim_beh.exe
Fuse Memory Usage: 27412 KB
Fuse CPU Usage: 405 ms
