INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex2/add4_27/add4.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex2/add4_27/add4.srcs/sim_1/new/add4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex2/add4_27/add4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
