INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/archlabs/lab05/lab05.srcs/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/archlabs/lab05/lab05.srcs/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/ALU_Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/archlabs/lab05/lab05.srcs/sources_1/imports/archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/archlabs/lab05/lab05.srcs/sources_1/new/Mux32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/archlabs/lab05/lab05.srcs/sources_1/new/Mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/archlabs/lab05/lab05.srcs/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/archlabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/archlabs/lab05/lab05.srcs/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/archlabs/lab05/lab05.srcs/sources_1/new/instMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/archlabs/lab05/lab05.srcs/sources_1/imports/archlabs/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/archlabs/lab05/lab05.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
