I 000049 55 2431          1475703832126 strucure
(_unit VHDL (jkff 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475703832127 2016.10.05 17:43:52)
	(_source (\./../src/jkff.vhd\))
	(_parameters tan)
	(_code 3e6e6c3b39696c283a6c7f643d38383838386f386c)
	(_ent
		(_time 1475703832124)
	)
	(_comp
		(not_1
			(_object
				(_port (_int a -1 0 34(_ent (_in))))
				(_port (_int y -1 0 35(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port (_int a -1 0 24(_ent (_in))))
				(_port (_int b -1 0 24(_ent (_in))))
				(_port (_int y -1 0 25(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port (_int a -1 0 29(_ent (_in))))
				(_port (_int b -1 0 29(_ent (_in))))
				(_port (_int y -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst not0 0 41(_comp not_1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((y)(y))
			)
		)
	)
	(_inst and0 0 43(_comp and_2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst and1 0 44(_comp and_2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst or0 0 46(_comp or_2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst or1 0 47(_comp or_2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((b)(b))
				((y)(y))
			)
		)
	)
	(_inst not1 0 49(_comp not_1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((y)(y))
			)
		)
	)
	(_inst not2 0 50(_comp not_1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_implicit)
			(_port
				((a)(a))
				((y)(y))
			)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 0 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 0 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 2191          1475703832284 strucure
(_unit VHDL (jkff 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475703832285 2016.10.05 17:43:52)
	(_source (\./../src/jkff.vhd\))
	(_parameters tan)
	(_code da8a8888d98d88ccde889b80d9dcdcdcdcdc8bdc88)
	(_ent
		(_time 1475703832123)
	)
	(_comp
		(not_1
			(_object
				(_port (_int a -1 0 34(_ent (_in))))
				(_port (_int y -1 0 35(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port (_int a -1 0 24(_ent (_in))))
				(_port (_int b -1 0 24(_ent (_in))))
				(_port (_int y -1 0 25(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port (_int a -1 0 29(_ent (_in))))
				(_port (_int b -1 0 29(_ent (_in))))
				(_port (_int y -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst not0 0 41(_comp not_1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst and0 0 43(_comp and_2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst and1 0 44(_comp and_2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst or0 0 46(_comp or_2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst or1 0 47(_comp or_2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst not1 0 49(_comp not_1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst not2 0 50(_comp not_1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_ent . not_1)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 0 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 0 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 603           1475703857529 behavior
(_unit VHDL (and_2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475703857530 2016.10.05 17:44:17)
	(_source (\./../src/and2.vhd\))
	(_parameters tan)
	(_code 737074722524236625246129237526757776257071)
	(_ent
		(_time 1475703832076)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 603           1475703881702 behavior
(_unit VHDL (and_2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475703881703 2016.10.05 17:44:41)
	(_source (\./../src/and2.vhd\))
	(_parameters tan)
	(_code e7b3e2b4b5b0b7f2b1b0f5bdb7e1b2e1e3e2b1e4e5)
	(_ent
		(_time 1475703832076)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 2191          1475703881763 strucure
(_unit VHDL (jkff 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475703881764 2016.10.05 17:44:41)
	(_source (\./../src/jkff.vhd\))
	(_parameters tan)
	(_code 26727222727174302274677c252020202020772074)
	(_ent
		(_time 1475703832123)
	)
	(_comp
		(not_1
			(_object
				(_port (_int a -1 0 34(_ent (_in))))
				(_port (_int y -1 0 35(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port (_int a -1 0 24(_ent (_in))))
				(_port (_int b -1 0 24(_ent (_in))))
				(_port (_int y -1 0 25(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port (_int a -1 0 29(_ent (_in))))
				(_port (_int b -1 0 29(_ent (_in))))
				(_port (_int y -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst not0 0 41(_comp not_1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst and0 0 43(_comp and_2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst and1 0 44(_comp and_2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst or0 0 46(_comp or_2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst or1 0 47(_comp or_2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst not1 0 49(_comp not_1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst not2 0 50(_comp not_1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_ent . not_1)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 0 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 0 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 598           1475703881812 Behavior
(_unit VHDL (not_1 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475703881813 2016.10.05 17:44:41)
	(_source (\./../src/not1.vhd\))
	(_parameters tan)
	(_code 54000457060204410203450e505202535051025755)
	(_ent
		(_time 1475703832185)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((y)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 1 -1)
)
I 000049 55 601           1475703881856 behavior
(_unit VHDL (or_2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475703881857 2016.10.05 17:44:41)
	(_source (\./../src/or2.vhd\))
	(_parameters tan)
	(_code 83d7d08c82d7819081d1c5d8d086d5808185d58481)
	(_ent
		(_time 1475703832201)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 2191          1475703881921 strucure
(_unit VHDL (jkff 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475703881922 2016.10.05 17:44:41)
	(_source (\./../src/jkff.vhd\))
	(_parameters tan)
	(_code c2969697929590d4c6908398c1c4c4c4c4c493c490)
	(_ent
		(_time 1475703832123)
	)
	(_comp
		(not_1
			(_object
				(_port (_int a -1 0 34(_ent (_in))))
				(_port (_int y -1 0 35(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port (_int a -1 0 24(_ent (_in))))
				(_port (_int b -1 0 24(_ent (_in))))
				(_port (_int y -1 0 25(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port (_int a -1 0 29(_ent (_in))))
				(_port (_int b -1 0 29(_ent (_in))))
				(_port (_int y -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst not0 0 41(_comp not_1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst and0 0 43(_comp and_2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst and1 0 44(_comp and_2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst or0 0 46(_comp or_2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst or1 0 47(_comp or_2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst not1 0 49(_comp not_1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst not2 0 50(_comp not_1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_ent . not_1)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 0 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 0 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000050 55 1119          1475703897074 testbench
(_unit VHDL (testbench 0 8(testbench 0 11))
	(_version vc6)
	(_time 1475703897075 2016.10.05 17:44:57)
	(_source (\./../src/jkff_tb.vhd\))
	(_parameters tan)
	(_code edbce9bebcbbbafae8e3ffb7b9ebb8ebeeebe5eae9)
	(_ent
		(_time 1475703832169)
	)
	(_comp
		(jkff
			(_object
				(_port (_int e -1 0 13(_ent (_in))))
				(_port (_int d -1 0 13(_ent (_in))))
				(_port (_int q -1 0 14(_ent (_out))))
				(_port (_int notQ -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 22(_comp jkff)
		(_port
			((e)(e_tb))
			((d)(d_tb))
			((q)(q_tb))
		)
		(_use (_ent . jkff)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_sig (_int e_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int d_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int q_tb -1 0 18(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(0))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment (_trgt(1))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . testbench 2 -1)
)
I 000049 55 2190          1475704591417 strucure
(_unit VHDL (dff 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475704591418 2016.10.05 17:56:31)
	(_source (\./../src/jkff.vhd\))
	(_parameters tan)
	(_code 27292a23267075312175317d702123212121212123)
	(_ent
		(_time 1475704591401)
	)
	(_comp
		(not_1
			(_object
				(_port (_int a -1 0 34(_ent (_in))))
				(_port (_int y -1 0 35(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port (_int a -1 0 24(_ent (_in))))
				(_port (_int b -1 0 24(_ent (_in))))
				(_port (_int y -1 0 25(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port (_int a -1 0 29(_ent (_in))))
				(_port (_int b -1 0 29(_ent (_in))))
				(_port (_int y -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst not0 0 41(_comp not_1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst and0 0 43(_comp and_2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst and1 0 44(_comp and_2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst or0 0 46(_comp or_2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst or1 0 47(_comp or_2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst not1 0 49(_comp not_1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst not2 0 50(_comp not_1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_ent . not_1)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 0 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 0 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 0 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 603           1475704634359 behavior
(_unit VHDL (and_2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475704634360 2016.10.05 17:57:14)
	(_source (\./../src/and2.vhd\))
	(_parameters tan)
	(_code eaefebb9eebdbaffbcbdf8b0baecbfeceeefbce9e8)
	(_ent
		(_time 1475703832076)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 2210          1475704634406 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475704634418 2016.10.05 17:57:14)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code 282d2d2c267f7a3e2e7a3e727f2e2c2e2e2e2e2e2c)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not_1
			(_object
				(_port (_int a -1 1 34(_ent (_in))))
				(_port (_int y -1 1 35(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port (_int a -1 1 24(_ent (_in))))
				(_port (_int b -1 1 24(_ent (_in))))
				(_port (_int y -1 1 25(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port (_int a -1 1 29(_ent (_in))))
				(_port (_int b -1 1 29(_ent (_in))))
				(_port (_int y -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst not0 1 41(_comp not_1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst and0 1 43(_comp and_2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst and1 1 44(_comp and_2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst or0 1 46(_comp or_2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst or1 1 47(_comp or_2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst not1 1 49(_comp not_1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst not2 1 50(_comp not_1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_ent . not_1)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 1 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 1 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 1 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 1 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000050 55 1119          1475704634452 testbench
(_unit VHDL (testbench 0 8(testbench 0 11))
	(_version vc6)
	(_time 1475704634453 2016.10.05 17:57:14)
	(_source (\./../src/jkff_tb.vhd\))
	(_parameters tan)
	(_code 47434245451110504249551d1341124144414f4043)
	(_ent
		(_time 1475703832169)
	)
	(_comp
		(jkff
			(_object
				(_port (_int e -1 0 13(_ent (_in))))
				(_port (_int d -1 0 13(_ent (_in))))
				(_port (_int q -1 0 14(_ent (_out))))
				(_port (_int notQ -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 22(_comp jkff)
		(_port
			((e)(e_tb))
			((d)(d_tb))
			((q)(q_tb))
		)
		(_use (_ent . jkff)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_sig (_int e_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int d_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int q_tb -1 0 18(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(0))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment (_trgt(1))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . testbench 2 -1)
)
I 000049 55 598           1475704634484 Behavior
(_unit VHDL (not_1 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475704634485 2016.10.05 17:57:14)
	(_source (\./../src/not1.vhd\))
	(_parameters tan)
	(_code 67623367363137723130763d636131606362316466)
	(_ent
		(_time 1475703832185)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((y)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 1 -1)
)
I 000049 55 601           1475704634515 behavior
(_unit VHDL (or_2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475704634516 2016.10.05 17:57:14)
	(_source (\./../src/or2.vhd\))
	(_parameters tan)
	(_code 8683d18982d2849584d4c0ddd583d0858480d08184)
	(_ent
		(_time 1475703832201)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 2210          1475704634594 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475704634595 2016.10.05 17:57:14)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code d4d1d186d68386c2d286c28e83d2d0d2d2d2d2d2d0)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not_1
			(_object
				(_port (_int a -1 1 34(_ent (_in))))
				(_port (_int y -1 1 35(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port (_int a -1 1 24(_ent (_in))))
				(_port (_int b -1 1 24(_ent (_in))))
				(_port (_int y -1 1 25(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port (_int a -1 1 29(_ent (_in))))
				(_port (_int b -1 1 29(_ent (_in))))
				(_port (_int y -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst not0 1 41(_comp not_1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst and0 1 43(_comp and_2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst and1 1 44(_comp and_2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst or0 1 46(_comp or_2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst or1 1 47(_comp or_2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst not1 1 49(_comp not_1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst not2 1 50(_comp not_1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_ent . not_1)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 1 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 1 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 1 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 1 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 2056          1475705602856 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475705602857 2016.10.05 18:13:22)
	(_source (\./../src/jkff.vhd\(\./../src/shift.vhd\)))
	(_parameters tan)
	(_code 0f5f03095f585d190a5c195558090b09090909090b)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int d -1 1 23(_ent (_in))))
				(_port (_int q -1 1 23(_ent (_out))))
				(_port (_int notQ -1 1 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 1 29(_comp dff)
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 1 30(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 1 31(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 1 32(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 1 33(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 1 34(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 1 35(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 1 36(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(q))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 1 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 1 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 2056          1475705609425 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475705609426 2016.10.05 18:13:29)
	(_source (\./../src/jkff.vhd\(\./../src/shift.vhd\)))
	(_parameters tan)
	(_code b7b0b2e3b6e0e5a1b2e4a1ede0b1b3b1b1b1b1b1b3)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int d -1 1 23(_ent (_in))))
				(_port (_int q -1 1 23(_ent (_out))))
				(_port (_int notQ -1 1 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 1 29(_comp dff)
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 1 30(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 1 31(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 1 32(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 1 33(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 1 34(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 1 35(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 1 36(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(q))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 1 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 1 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
V 000049 55 603           1475705614308 behavior
(_unit VHDL (and_2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475705614309 2016.10.05 18:13:34)
	(_source (\./../src/and2.vhd\))
	(_parameters tan)
	(_code cacecf9fce9d9adf9c9dd8909acc9fcccecf9cc9c8)
	(_ent
		(_time 1475703832076)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 2056          1475705614339 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475705614340 2016.10.05 18:13:34)
	(_source (\./../src/jkff.vhd\(\./../src/shift.vhd\)))
	(_parameters tan)
	(_code e9ede9bae6bebbffecbaffb3beefedefefefefefed)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int d -1 1 23(_ent (_in))))
				(_port (_int q -1 1 23(_ent (_out))))
				(_port (_int notQ -1 1 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 1 29(_comp dff)
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 1 30(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 1 31(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 1 32(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 1 33(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 1 34(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 1 35(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 1 36(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(q))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 1 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 1 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 2210          1475705614355 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475705614356 2016.10.05 18:13:34)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code f8fcf8a8f6afaaeefeaaeea2affefcfefefefefefc)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not_1
			(_object
				(_port (_int a -1 1 34(_ent (_in))))
				(_port (_int y -1 1 35(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port (_int a -1 1 24(_ent (_in))))
				(_port (_int b -1 1 24(_ent (_in))))
				(_port (_int y -1 1 25(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port (_int a -1 1 29(_ent (_in))))
				(_port (_int b -1 1 29(_ent (_in))))
				(_port (_int y -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst not0 1 41(_comp not_1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst and0 1 43(_comp and_2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst and1 1 44(_comp and_2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst or0 1 46(_comp or_2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst or1 1 47(_comp or_2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst not1 1 49(_comp not_1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst not2 1 50(_comp not_1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_ent . not_1)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 1 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 1 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 1 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 1 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000050 55 1116          1475705614386 testbench
(_unit VHDL (testbench 0 8(testbench 0 11))
	(_version vc6)
	(_time 1475705614387 2016.10.05 18:13:34)
	(_source (\./../src/jkff_tb.vhd\))
	(_parameters tan)
	(_code 181d191f154e4f0f1d160a424c1e4d1e1b1e101f1c)
	(_ent
		(_time 1475703832169)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 13(_ent (_in))))
				(_port (_int d -1 0 13(_ent (_in))))
				(_port (_int q -1 0 14(_ent (_out))))
				(_port (_int notQ -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 22(_comp dff)
		(_port
			((e)(e_tb))
			((d)(d_tb))
			((q)(q_tb))
		)
		(_use (_ent . dff)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_sig (_int e_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int d_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int q_tb -1 0 18(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(0))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment (_trgt(1))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . testbench 2 -1)
)
V 000049 55 598           1475705614417 Behavior
(_unit VHDL (not_1 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475705614418 2016.10.05 18:13:34)
	(_source (\./../src/not1.vhd\))
	(_parameters tan)
	(_code 37336732666167226160266d333161303332613436)
	(_ent
		(_time 1475703832185)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((y)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 1 -1)
)
V 000049 55 601           1475705614447 behavior
(_unit VHDL (or_2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475705614448 2016.10.05 18:13:34)
	(_source (\./../src/or2.vhd\))
	(_parameters tan)
	(_code 56520554520254455404100d055300555450005154)
	(_ent
		(_time 1475703832201)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 602           1475705642519 behavior
(_unit VHDL (and2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475705642520 2016.10.05 18:14:02)
	(_source (\./../src/and2.vhd\))
	(_parameters tan)
	(_code f7f8f4a7a5a0a7e4f5a5e6adf3f1f3f4f5f1f6f1a2)
	(_ent
		(_time 1475705642517)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 2056          1475705642550 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475705642551 2016.10.05 18:14:02)
	(_source (\./../src/jkff.vhd\(\./../src/shift.vhd\)))
	(_parameters tan)
	(_code 16191111164144001345004c411012101010101012)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int d -1 1 23(_ent (_in))))
				(_port (_int q -1 1 23(_ent (_out))))
				(_port (_int notQ -1 1 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 1 29(_comp dff)
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 1 30(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 1 31(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 1 32(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 1 33(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 1 34(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 1 35(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 1 36(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(q))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 1 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 1 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 2210          1475705642566 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475705642567 2016.10.05 18:14:02)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code 252a2221267277332377337f722321232323232321)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not_1
			(_object
				(_port (_int a -1 1 34(_ent (_in))))
				(_port (_int y -1 1 35(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port (_int a -1 1 24(_ent (_in))))
				(_port (_int b -1 1 24(_ent (_in))))
				(_port (_int y -1 1 25(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port (_int a -1 1 29(_ent (_in))))
				(_port (_int b -1 1 29(_ent (_in))))
				(_port (_int y -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst not0 1 41(_comp not_1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst and0 1 43(_comp and_2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst and1 1 44(_comp and_2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst or0 1 46(_comp or_2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst or1 1 47(_comp or_2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst not1 1 49(_comp not_1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst not2 1 50(_comp not_1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_ent . not_1)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 1 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 1 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 1 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 1 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000050 55 1116          1475705642597 testbench
(_unit VHDL (testbench 0 8(testbench 0 11))
	(_version vc6)
	(_time 1475705642598 2016.10.05 18:14:02)
	(_source (\./../src/jkff_tb.vhd\))
	(_parameters tan)
	(_code 454b424745131252404b571f1143104346434d4241)
	(_ent
		(_time 1475703832169)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 13(_ent (_in))))
				(_port (_int d -1 0 13(_ent (_in))))
				(_port (_int q -1 0 14(_ent (_out))))
				(_port (_int notQ -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 22(_comp dff)
		(_port
			((e)(e_tb))
			((d)(d_tb))
			((q)(q_tb))
		)
		(_use (_ent . dff)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_sig (_int e_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int d_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int q_tb -1 0 18(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(0))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment (_trgt(1))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . testbench 2 -1)
)
I 000049 55 597           1475705642642 Behavior
(_unit VHDL (not1 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475705642643 2016.10.05 18:14:02)
	(_source (\./../src/not1.vhd\))
	(_parameters tan)
	(_code 737c25722625236072213629747477707275267525)
	(_ent
		(_time 1475705642626)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((y)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 1 -1)
)
I 000049 55 600           1475705642675 behavior
(_unit VHDL (or2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475705642676 2016.10.05 18:14:02)
	(_source (\./../src/or2.vhd\))
	(_parameters tan)
	(_code 939cc69d92c1c585c5c081ccc095c59491909195c5)
	(_ent
		(_time 1475705642673)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 2056          1475705642737 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475705642738 2016.10.05 18:14:02)
	(_source (\./../src/jkff.vhd\(\./../src/shift.vhd\)))
	(_parameters tan)
	(_code d1ded683d68683c7d482c78b86d7d5d7d7d7d7d7d5)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int d -1 1 23(_ent (_in))))
				(_port (_int q -1 1 23(_ent (_out))))
				(_port (_int notQ -1 1 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 1 29(_comp dff)
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 1 30(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 1 31(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 1 32(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 1 33(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 1 34(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 1 35(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 1 36(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(q))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 1 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 1 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 2210          1475705649960 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475705649961 2016.10.05 18:14:09)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code 085c0c0e065f5a1e0e5a1e525f0e0c0e0e0e0e0e0c)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not_1
			(_object
				(_port (_int a -1 1 34(_ent (_in))))
				(_port (_int y -1 1 35(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port (_int a -1 1 24(_ent (_in))))
				(_port (_int b -1 1 24(_ent (_in))))
				(_port (_int y -1 1 25(_ent (_out))))
			)
		)
		(or_2
			(_object
				(_port (_int a -1 1 29(_ent (_in))))
				(_port (_int b -1 1 29(_ent (_in))))
				(_port (_int y -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst not0 1 41(_comp not_1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst and0 1 43(_comp and_2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst and1 1 44(_comp and_2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and_2)
		)
	)
	(_inst or0 1 46(_comp or_2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst or1 1 47(_comp or_2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_ent . or_2)
		)
	)
	(_inst not1 1 49(_comp not_1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_ent . not_1)
		)
	)
	(_inst not2 1 50(_comp not_1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_ent . not_1)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 1 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 1 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 1 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 1 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 597           1475705704579 Behavior
(_unit VHDL (not1 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475705704580 2016.10.05 18:15:04)
	(_source (\./../src/not1.vhd\))
	(_parameters tan)
	(_code 6f613f6f6f393f7c6e3d2a3568686b6c6e693a6939)
	(_ent
		(_time 1475705642625)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((y)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 1 -1)
)
I 000049 55 600           1475705704610 behavior
(_unit VHDL (or2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475705704611 2016.10.05 18:15:04)
	(_source (\./../src/or2.vhd\))
	(_parameters tan)
	(_code 8f81dc80dbddd999d9dc9dd0dc89d9888d8c8d89d9)
	(_ent
		(_time 1475705642672)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 602           1475705704641 behavior
(_unit VHDL (and2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475705704642 2016.10.05 18:15:04)
	(_source (\./../src/and2.vhd\))
	(_parameters tan)
	(_code aea0aaf9aef9febdacfcbff4aaa8aaadaca8afa8fb)
	(_ent
		(_time 1475705642516)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 2181          1475705704659 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475705704660 2016.10.05 18:15:04)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code bdb3bce9efeaefabbbefabe7eabbb9bbbbbbbbbbb9)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not1
			(_object
				(_port (_int a -1 1 34(_ent (_in))))
				(_port (_int y -1 1 35(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int a -1 1 24(_ent (_in))))
				(_port (_int b -1 1 24(_ent (_in))))
				(_port (_int y -1 1 25(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int a -1 1 29(_ent (_in))))
				(_port (_int b -1 1 29(_ent (_in))))
				(_port (_int y -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst n0 1 41(_comp not1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_ent . not1)
		)
	)
	(_inst a0 1 43(_comp and2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst a1 1 44(_comp and2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst o0 1 46(_comp or2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst o1 1 47(_comp or2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst n1 1 49(_comp not1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_ent . not1)
		)
	)
	(_inst n2 1 50(_comp not1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_ent . not1)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 1 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 1 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 1 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 1 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 2056          1475705704690 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475705704691 2016.10.05 18:15:04)
	(_source (\./../src/jkff.vhd\(\./../src/shift.vhd\)))
	(_parameters tan)
	(_code ddd3dc8f8f8a8fcbd88ecb878adbd9dbdbdbdbdbd9)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int d -1 1 23(_ent (_in))))
				(_port (_int q -1 1 23(_ent (_out))))
				(_port (_int notQ -1 1 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 1 29(_comp dff)
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 1 30(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 1 31(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 1 32(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 1 33(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 1 34(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 1 35(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 1 36(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(q))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 1 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 1 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1116          1475705704706 testbench
(_unit VHDL (testbench 0 8(testbench 0 11))
	(_version vc6)
	(_time 1475705704707 2016.10.05 18:15:04)
	(_source (\./../src/jkff_tb.vhd\))
	(_parameters tan)
	(_code ece3edbfbababbfbe9e2feb6b8eab9eaefeae4ebe8)
	(_ent
		(_time 1475703832169)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 13(_ent (_in))))
				(_port (_int d -1 0 13(_ent (_in))))
				(_port (_int q -1 0 14(_ent (_out))))
				(_port (_int notQ -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 22(_comp dff)
		(_port
			((e)(e_tb))
			((d)(d_tb))
			((q)(q_tb))
		)
		(_use (_ent . dff)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_sig (_int e_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int d_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int q_tb -1 0 18(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(0))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment (_trgt(1))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . testbench 2 -1)
)
I 000049 55 597           1475705709323 Behavior
(_unit VHDL (not1 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475705709324 2016.10.05 18:15:09)
	(_source (\./../src/not1.vhd\))
	(_parameters tan)
	(_code f6f9a4a6a6a0a6e5f7a4b3acf1f1f2f5f7f0a3f0a0)
	(_ent
		(_time 1475705642625)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((y)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 1 -1)
)
I 000049 55 600           1475705709355 behavior
(_unit VHDL (or2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475705709356 2016.10.05 18:15:09)
	(_source (\./../src/or2.vhd\))
	(_parameters tan)
	(_code 151a4b13124743034346074a461343121716171343)
	(_ent
		(_time 1475705642672)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 602           1475705709399 behavior
(_unit VHDL (and2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475705709400 2016.10.05 18:15:09)
	(_source (\./../src/and2.vhd\))
	(_parameters tan)
	(_code 444b4d46151314574616551e404240474642454211)
	(_ent
		(_time 1475705642516)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 2181          1475705709431 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475705709432 2016.10.05 18:15:09)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code 636c6f636634317565317539346567656565656567)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not1
			(_object
				(_port (_int a -1 1 34(_ent (_in))))
				(_port (_int y -1 1 35(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int a -1 1 24(_ent (_in))))
				(_port (_int b -1 1 24(_ent (_in))))
				(_port (_int y -1 1 25(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int a -1 1 29(_ent (_in))))
				(_port (_int b -1 1 29(_ent (_in))))
				(_port (_int y -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst n0 1 41(_comp not1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_ent . not1)
		)
	)
	(_inst a0 1 43(_comp and2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst a1 1 44(_comp and2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst o0 1 46(_comp or2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst o1 1 47(_comp or2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst n1 1 49(_comp not1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_ent . not1)
		)
	)
	(_inst n2 1 50(_comp not1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_ent . not1)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 1 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 1 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 1 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 1 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 2056          1475705709462 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475705709463 2016.10.05 18:15:09)
	(_source (\./../src/jkff.vhd\(\./../src/shift.vhd\)))
	(_parameters tan)
	(_code 828d8e8c86d5d09487d194d8d58486848484848486)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int d -1 1 23(_ent (_in))))
				(_port (_int q -1 1 23(_ent (_out))))
				(_port (_int notQ -1 1 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 1 29(_comp dff)
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 1 30(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 1 31(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 1 32(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 1 33(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 1 34(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 1 35(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 1 36(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(q))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 1 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 1 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1116          1475705709468 testbench
(_unit VHDL (testbench 0 8(testbench 0 11))
	(_version vc6)
	(_time 1475705709469 2016.10.05 18:15:09)
	(_source (\./../src/jkff_tb.vhd\))
	(_parameters tan)
	(_code 828c8e8c85d4d595878c90d8d684d78481848a8586)
	(_ent
		(_time 1475703832169)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 13(_ent (_in))))
				(_port (_int d -1 0 13(_ent (_in))))
				(_port (_int q -1 0 14(_ent (_out))))
				(_port (_int notQ -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 22(_comp dff)
		(_port
			((e)(e_tb))
			((d)(d_tb))
			((q)(q_tb))
		)
		(_use (_ent . dff)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_sig (_int e_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int d_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int q_tb -1 0 18(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(0))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment (_trgt(1))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . testbench 2 -1)
)
I 000049 55 2056          1475705718806 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475705718807 2016.10.05 18:15:18)
	(_source (\./../src/jkff.vhd\(\./../src/shift.vhd\)))
	(_parameters tan)
	(_code 035753050654511506501559540507050505050507)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int d -1 1 23(_ent (_in))))
				(_port (_int q -1 1 23(_ent (_out))))
				(_port (_int notQ -1 1 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 1 29(_comp dff)
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 1 30(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 1 31(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 1 32(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 1 33(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 1 34(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 1 35(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 1 36(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(q))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 1 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 1 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 597           1475705947981 Behavior
(_unit VHDL (not1 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475705947982 2016.10.05 18:19:07)
	(_source (\./../src/not1.vhd\))
	(_parameters tan)
	(_code 30353635666660233162756a373734333136653666)
	(_ent
		(_time 1475705642625)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((y)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 1 -1)
)
I 000049 55 600           1475705948012 behavior
(_unit VHDL (or2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475705948013 2016.10.05 18:19:08)
	(_source (\./../src/or2.vhd\))
	(_parameters tan)
	(_code 4f4a4a4c1b1d1959191c5d101c4919484d4c4d4919)
	(_ent
		(_time 1475705642672)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 602           1475705948043 behavior
(_unit VHDL (and2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475705948044 2016.10.05 18:19:08)
	(_source (\./../src/and2.vhd\))
	(_parameters tan)
	(_code 6f6a3d6f6c383f7c6d3d7e356b696b6c6d696e693a)
	(_ent
		(_time 1475705642516)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 2181          1475705948074 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475705948075 2016.10.05 18:19:08)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code 8e8bd980ddd9dc9888dc98d4d9888a88888888888a)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not1
			(_object
				(_port (_int a -1 1 34(_ent (_in))))
				(_port (_int y -1 1 35(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int a -1 1 24(_ent (_in))))
				(_port (_int b -1 1 24(_ent (_in))))
				(_port (_int y -1 1 25(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int a -1 1 29(_ent (_in))))
				(_port (_int b -1 1 29(_ent (_in))))
				(_port (_int y -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst n0 1 41(_comp not1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_ent . not1)
		)
	)
	(_inst a0 1 43(_comp and2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst a1 1 44(_comp and2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst o0 1 46(_comp or2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst o1 1 47(_comp or2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst n1 1 49(_comp not1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_ent . not1)
		)
	)
	(_inst n2 1 50(_comp not1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_ent . not1)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 1 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 1 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 1 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 1 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 2056          1475705948091 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475705948092 2016.10.05 18:19:08)
	(_source (\./../src/jkff.vhd\(\./../src/shift.vhd\)))
	(_parameters tan)
	(_code ada8fafafffaffbba8fdbbf7faaba9abababababa9)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int d -1 1 23(_ent (_in))))
				(_port (_int q -1 1 23(_ent (_out))))
				(_port (_int notQ -1 1 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 1 30(_comp dff)
		(_port
			((e)(d))
			((d)(d))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 1 31(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 1 32(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 1 33(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 1 34(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 1 35(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 1 36(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 1 37(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(q))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 1 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 1 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1116          1475705948097 testbench
(_unit VHDL (testbench 0 8(testbench 0 11))
	(_version vc6)
	(_time 1475705948098 2016.10.05 18:19:08)
	(_source (\./../src/jkff_tb.vhd\))
	(_parameters tan)
	(_code ada9fafafcfbfabaa8a3bff7f9abf8abaeaba5aaa9)
	(_ent
		(_time 1475703832169)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 13(_ent (_in))))
				(_port (_int d -1 0 13(_ent (_in))))
				(_port (_int q -1 0 14(_ent (_out))))
				(_port (_int notQ -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 22(_comp dff)
		(_port
			((e)(e_tb))
			((d)(d_tb))
			((q)(q_tb))
		)
		(_use (_ent . dff)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_sig (_int e_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int d_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int q_tb -1 0 18(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(0))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment (_trgt(1))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . testbench 2 -1)
)
I 000049 55 2056          1475706093757 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475706093758 2016.10.05 18:21:33)
	(_source (\./../src/jkff.vhd\(\./../src/shift.vhd\)))
	(_parameters tan)
	(_code 9796969896c0c58192c781cdc09193919191919193)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int d -1 1 23(_ent (_in))))
				(_port (_int q -1 1 23(_ent (_out))))
				(_port (_int notQ -1 1 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 1 30(_comp dff)
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 1 31(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 1 32(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 1 33(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 1 34(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 1 35(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 1 36(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 1 37(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(q))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 1 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 1 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 1963          1475706156383 strucure
(_unit VHDL (shiftregister 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475706156384 2016.10.05 18:22:36)
	(_source (\./../src/shift.vhd\))
	(_parameters tan)
	(_code 4243104048151f54451356191144474445444b4541)
	(_ent
		(_time 1475705948088)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 23(_ent (_in))))
				(_port (_int d -1 0 23(_ent (_in))))
				(_port (_int q -1 0 23(_ent (_out))))
				(_port (_int notQ -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 0 30(_comp dff)
		(_port
			((e)(d))
			((d)(d))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 0 31(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 0 32(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 0 33(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 0 34(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 0 35(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 0 36(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 0 37(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(q))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 0 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 0 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 1963          1475706235257 strucure
(_unit VHDL (shiftregister 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475706235258 2016.10.05 18:23:55)
	(_source (\./../src/shift.vhd\))
	(_parameters tan)
	(_code 5c520a5f070b014a5b0d48070f5a595a5b5a555b5f)
	(_ent
		(_time 1475706235255)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 23(_ent (_in))))
				(_port (_int d -1 0 23(_ent (_in))))
				(_port (_int q -1 0 23(_ent (_out))))
				(_port (_int notQ -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 0 30(_comp dff)
		(_port
			((e)(a))
			((d)(a))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 0 31(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 0 32(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 0 33(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 0 34(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 0 35(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 0 36(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 0 37(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(q))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int a -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 0 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 0 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 597           1475706240138 Behavior
(_unit VHDL (not1 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475706240139 2016.10.05 18:24:00)
	(_source (\./../src/not1.vhd\))
	(_parameters tan)
	(_code 6f3b3b6f6f393f7c6e3d2a3568686b6c6e693a6939)
	(_ent
		(_time 1475705642625)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((y)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 1 -1)
)
I 000049 55 600           1475706240171 behavior
(_unit VHDL (or2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475706240172 2016.10.05 18:24:00)
	(_source (\./../src/or2.vhd\))
	(_parameters tan)
	(_code 8edad981d9dcd898d8dd9cd1dd88d8898c8d8c88d8)
	(_ent
		(_time 1475705642672)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 602           1475706240202 behavior
(_unit VHDL (and2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475706240203 2016.10.05 18:24:00)
	(_source (\./../src/and2.vhd\))
	(_parameters tan)
	(_code adf9adfaacfafdbeafffbcf7a9aba9aeafabacabf8)
	(_ent
		(_time 1475705642516)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 2181          1475706240233 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475706240234 2016.10.05 18:24:00)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code cc98c999999b9edaca9eda969bcac8cacacacacac8)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not1
			(_object
				(_port (_int a -1 1 34(_ent (_in))))
				(_port (_int y -1 1 35(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int a -1 1 24(_ent (_in))))
				(_port (_int b -1 1 24(_ent (_in))))
				(_port (_int y -1 1 25(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int a -1 1 29(_ent (_in))))
				(_port (_int b -1 1 29(_ent (_in))))
				(_port (_int y -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst n0 1 41(_comp not1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_ent . not1)
		)
	)
	(_inst a0 1 43(_comp and2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst a1 1 44(_comp and2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst o0 1 46(_comp or2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst o1 1 47(_comp or2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst n1 1 49(_comp not1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_ent . not1)
		)
	)
	(_inst n2 1 50(_comp not1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_ent . not1)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 1 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 1 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 1 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 1 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 1963          1475706240264 strucure
(_unit VHDL (shiftregister 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475706240265 2016.10.05 18:24:00)
	(_source (\./../src/shift.vhd\))
	(_parameters tan)
	(_code ecb9eebfb7bbb1faebbdf8b7bfeae9eaebeae5ebef)
	(_ent
		(_time 1475706235254)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 23(_ent (_in))))
				(_port (_int d -1 0 23(_ent (_in))))
				(_port (_int q -1 0 23(_ent (_out))))
				(_port (_int notQ -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 0 30(_comp dff)
		(_port
			((e)(a))
			((d)(a))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 0 31(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 0 32(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 0 33(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 0 34(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 0 35(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 0 36(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 0 37(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(q))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int a -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 0 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 0 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1116          1475706240280 testbench
(_unit VHDL (testbench 0 8(testbench 0 11))
	(_version vc6)
	(_time 1475706240281 2016.10.05 18:24:00)
	(_source (\./../src/jkff_tb.vhd\))
	(_parameters tan)
	(_code fbaefeabacadacecfef5e9a1affdaefdf8fdf3fcff)
	(_ent
		(_time 1475703832169)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 13(_ent (_in))))
				(_port (_int d -1 0 13(_ent (_in))))
				(_port (_int q -1 0 14(_ent (_out))))
				(_port (_int notQ -1 0 14(_ent (_out))))
			)
		)
	)
	(_inst uut 0 22(_comp dff)
		(_port
			((e)(e_tb))
			((d)(d_tb))
			((q)(q_tb))
		)
		(_use (_ent . dff)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_sig (_int e_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int d_tb -1 0 17(_arch(_uni((i 2))))))
		(_sig (_int q_tb -1 0 18(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_assignment (_trgt(0))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment (_trgt(1))(_sens(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . testbench 2 -1)
)
I 000050 55 907           1475706240311 testbench
(_unit VHDL (testbench 0 8(testbench 1 11))
	(_version vc6)
	(_time 1475706240312 2016.10.05 18:24:00)
	(_source (\./../src/jkff_tb.vhd\(\./../src/dff_tb.vhd\)))
	(_parameters tan)
	(_code 1a4f1c1d4e4c4d0d1f1a08404e1c4f1c191c121d1e)
	(_ent
		(_time 1475703832169)
	)
	(_comp
		(shiftRegister
			(_object
				(_port (_int d -1 1 13(_ent (_in))))
				(_port (_int q -1 1 14(_ent (_out))))
			)
		)
	)
	(_inst uut 1 22(_comp shiftRegister)
		(_port
			((d)(d_tb))
			((q)(q_tb))
		)
		(_use (_implicit)
			(_port
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig (_int d_tb -1 1 17(_arch(_uni((i 2))))))
		(_sig (_int q_tb -1 1 18(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_assignment (_trgt(0))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . testbench 1 -1)
)
I 000049 55 2004          1475706276443 strucure
(_unit VHDL (shiftregister 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475706276444 2016.10.05 18:24:36)
	(_source (\./../src/shift.vhd\))
	(_parameters tan)
	(_code 3c386939676b612a3b6d28676f3a393a3b3a353b3f)
	(_ent
		(_time 1475706276441)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 23(_ent (_in))))
				(_port (_int d -1 0 23(_ent (_in))))
				(_port (_int q -1 0 23(_ent (_out))))
				(_port (_int notQ -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 0 30(_comp dff)
		(_port
			((e)(a))
			((d)(a))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 0 31(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 0 32(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 0 33(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 0 34(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 0 35(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 0 36(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 0 37(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(q))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int a -1 0 12(_ent(_in))))
		(_port (_int clk -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 0 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 0 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 2006          1475706535627 strucure
(_unit VHDL (shiftregister 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475706535628 2016.10.05 18:28:55)
	(_source (\./../src/shift.vhd\))
	(_parameters tan)
	(_code a8aca8ffa8fff5beaff9bcf3fbaeadaeafaea1afab)
	(_ent
		(_time 1475706276440)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 23(_ent (_in))))
				(_port (_int d -1 0 23(_ent (_in))))
				(_port (_int q -1 0 23(_ent (_out))))
				(_port (_int notQ -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 0 30(_comp dff)
		(_port
			((e)(clk))
			((d)(a))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 0 31(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 0 32(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 0 33(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 0 34(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 0 35(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 0 36(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 0 37(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(q))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int a -1 0 12(_ent(_in))))
		(_port (_int clk -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 0 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 0 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 2006          1475707385360 strucure
(_unit VHDL (shiftregister 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475707385361 2016.10.05 18:43:05)
	(_source (\./../src/shift.vhd\))
	(_parameters tan)
	(_code d3d68181d8848ec5d7d5c78880d5d6d5d4d5dad4d0)
	(_ent
		(_time 1475707176539)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 23(_ent (_in))))
				(_port (_int d -1 0 23(_ent (_in))))
				(_port (_int q -1 0 23(_ent (_out))))
				(_port (_int notQ -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 0 30(_comp dff)
		(_port
			((e)(clk))
			((d)(a))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 0 31(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 0 32(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 0 33(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 0 34(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 0 35(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 0 36(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 0 37(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(f))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int a -1 0 12(_ent(_in))))
		(_port (_int clk -1 0 12(_ent(_in))))
		(_port (_int f -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 0 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 0 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 2181          1475707655523 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475707655524 2016.10.05 18:47:35)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code 15174012164247031347034f421311131313131311)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not1
			(_object
				(_port (_int a -1 1 34(_ent (_in))))
				(_port (_int y -1 1 35(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int a -1 1 24(_ent (_in))))
				(_port (_int b -1 1 24(_ent (_in))))
				(_port (_int y -1 1 25(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int a -1 1 29(_ent (_in))))
				(_port (_int b -1 1 29(_ent (_in))))
				(_port (_int y -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst n0 1 41(_comp not1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_ent . not1)
		)
	)
	(_inst a0 1 43(_comp and2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst a1 1 44(_comp and2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst o0 1 46(_comp or2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst o1 1 47(_comp or2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst n1 1 49(_comp not1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_ent . not1)
		)
	)
	(_inst n2 1 50(_comp not1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_ent . not1)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 1 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 1 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 1 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 1 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 2006          1475707713038 strucure
(_unit VHDL (shiftregister 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475707713039 2016.10.05 18:48:33)
	(_source (\./../src/shift.vhd\))
	(_parameters tan)
	(_code c3c69196c8949ed5c7c5d79890c5c6c5c4c5cac4c0)
	(_ent
		(_time 1475707176539)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 23(_ent (_in))))
				(_port (_int d -1 0 23(_ent (_in))))
				(_port (_int q -1 0 23(_ent (_out))))
				(_port (_int notQ -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 0 30(_comp dff)
		(_port
			((e)(a))
			((d)(clk))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 0 31(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 0 32(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 0 33(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 0 34(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 0 35(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 0 36(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 0 37(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(f))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int a -1 0 12(_ent(_in))))
		(_port (_int clk -1 0 12(_ent(_in))))
		(_port (_int f -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 0 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 0 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 597           1475708027178 Behavior
(_unit VHDL (not1 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475708027179 2016.10.05 18:53:47)
	(_source (\./../src/not1.vhd\))
	(_parameters tan)
	(_code de8e8e8cdd888ecddf8c9b84d9d9dadddfd88bd888)
	(_ent
		(_time 1475705642625)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((y)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 1 -1)
)
I 000049 55 600           1475708027209 behavior
(_unit VHDL (or2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475708027210 2016.10.05 18:53:47)
	(_source (\./../src/or2.vhd\))
	(_parameters tan)
	(_code fdadaeacabafabebabaeefa2aefbabfafffefffbab)
	(_ent
		(_time 1475705642672)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 602           1475708027240 behavior
(_unit VHDL (and2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475708027241 2016.10.05 18:53:47)
	(_source (\./../src/and2.vhd\))
	(_parameters tan)
	(_code 1d4d1a1a1c4a4d0e1f4f0c47191b191e1f1b1c1b48)
	(_ent
		(_time 1475705642516)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 2181          1475708027272 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475708027273 2016.10.05 18:53:47)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code 3c6c3e39696b6e2a3a6e2a666b3a383a3a3a3a3a38)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not1
			(_object
				(_port (_int a -1 1 34(_ent (_in))))
				(_port (_int y -1 1 35(_ent (_out))))
			)
		)
		(and2
			(_object
				(_port (_int a -1 1 24(_ent (_in))))
				(_port (_int b -1 1 24(_ent (_in))))
				(_port (_int y -1 1 25(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int a -1 1 29(_ent (_in))))
				(_port (_int b -1 1 29(_ent (_in))))
				(_port (_int y -1 1 30(_ent (_out))))
			)
		)
	)
	(_inst n0 1 41(_comp not1)
		(_port
			((a)(d))
			((y)(i(0)))
		)
		(_use (_ent . not1)
		)
	)
	(_inst a0 1 43(_comp and2)
		(_port
			((a)(i(0)))
			((b)(e))
			((y)(i(1)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst a1 1 44(_comp and2)
		(_port
			((a)(d))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst o0 1 46(_comp or2)
		(_port
			((a)(i(1)))
			((b)(i(6)))
			((y)(i(2)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst o1 1 47(_comp or2)
		(_port
			((a)(i(3)))
			((b)(i(5)))
			((y)(i(4)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst n1 1 49(_comp not1)
		(_port
			((a)(i(2)))
			((y)(i(5)))
		)
		(_use (_ent . not1)
		)
	)
	(_inst n2 1 50(_comp not1)
		(_port
			((a)(i(4)))
			((y)(i(6)))
		)
		(_use (_ent . not1)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~6}~13 1 19(_array -1 ((_to i 0 i 6)))))
		(_sig (_int i 0 1 19(_arch(_uni))))
		(_prcs
			(line__51(_arch 0 1 51(_assignment (_alias((q)(i(5))))(_simpleassign BUF)(_trgt(2))(_sens(4(5))))))
			(line__52(_arch 1 1 52(_assignment (_alias((notQ)(i(6))))(_simpleassign BUF)(_trgt(3))(_sens(4(6))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 2006          1475708027303 strucure
(_unit VHDL (shiftregister 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475708027304 2016.10.05 18:53:47)
	(_source (\./../src/shift.vhd\))
	(_parameters tan)
	(_code 5b0a5e58010c064d5f5d4f00085d5e5d5c5d525c58)
	(_ent
		(_time 1475707176539)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 23(_ent (_in))))
				(_port (_int d -1 0 23(_ent (_in))))
				(_port (_int q -1 0 23(_ent (_out))))
				(_port (_int notQ -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 0 30(_comp dff)
		(_port
			((e)(clk))
			((d)(a))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 0 31(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 0 32(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 0 33(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 0 34(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 0 35(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 0 36(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 0 37(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(f))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int a -1 0 12(_ent(_in))))
		(_port (_int clk -1 0 12(_ent(_in))))
		(_port (_int f -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 0 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 0 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 2093          1475708862212 strucure
(_unit VHDL (jkff 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475708862213 2016.10.05 19:07:42)
	(_source (\./../src/jkff.vhd\))
	(_parameters tan)
	(_code 633731633234317567362239606565656565326531)
	(_ent
		(_time 1475708840212)
	)
	(_comp
		(and2
			(_object
				(_port (_int a -1 0 24(_ent (_in))))
				(_port (_int b -1 0 24(_ent (_in))))
				(_port (_int y -1 0 25(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int a -1 0 29(_ent (_in))))
				(_port (_int b -1 0 29(_ent (_in))))
				(_port (_int y -1 0 30(_ent (_out))))
			)
		)
		(not1
			(_object
				(_port (_int a -1 0 34(_ent (_in))))
				(_port (_int y -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst a0 0 42(_comp and2)
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst a1 0 43(_comp and2)
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst o0 0 45(_comp or2)
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst o1 0 46(_comp or2)
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst n0 0 48(_comp not1)
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_ent . not1)
		)
	)
	(_inst n1 0 49(_comp not1)
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_ent . not1)
		)
	)
	(_object
		(_port (_int r -1 0 12(_ent(_in))))
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int s -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 19(_array -1 ((_to i 0 i 5)))))
		(_sig (_int i 0 0 19(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment (_alias((q)(i(2))))(_simpleassign BUF)(_trgt(3))(_sens(5(2))))))
			(line__51(_arch 1 0 51(_assignment (_alias((notQ)(i(5))))(_simpleassign BUF)(_trgt(4))(_sens(5(5))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 1325          1475709122158 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475709122159 2016.10.05 19:12:02)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code 5e090b5d0d090c485b0d480409585a58585858585a)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not1
			(_object
				(_port (_int a -1 1 28(_ent (_in))))
				(_port (_int y -1 1 29(_ent (_out))))
			)
		)
		(jkff
			(_object
				(_port (_int r -1 1 23(_ent (_in))))
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int s -1 1 23(_ent (_in))))
				(_port (_int q -1 1 24(_ent (_out))))
				(_port (_int notQ -1 1 24(_ent (_out))))
			)
		)
	)
	(_inst n0 1 36(_comp not1)
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_ent . not1)
		)
	)
	(_inst jkff1 1 37(_comp jkff)
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(qOut))
			((notQ)(notQout))
		)
		(_use (_ent . jkff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_sig (_int s1 -1 1 32(_arch(_uni))))
		(_sig (_int qOut -1 1 32(_arch(_uni))))
		(_sig (_int notQout -1 1 32(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 1575          1475709159940 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475709159941 2016.10.05 19:12:39)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code e6e3b6b5e6b1b4f0e0e1f0bcb1e0e2e0e0e0e0e0e2)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not1
			(_object
				(_port (_int a -1 1 28(_ent (_in))))
				(_port (_int y -1 1 29(_ent (_out))))
			)
		)
		(jkff
			(_object
				(_port (_int r -1 1 23(_ent (_in))))
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int s -1 1 23(_ent (_in))))
				(_port (_int q -1 1 24(_ent (_out))))
				(_port (_int notQ -1 1 24(_ent (_out))))
			)
		)
	)
	(_inst n0 1 36(_comp not1)
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_ent . not1)
		)
	)
	(_inst jkff1 1 37(_comp jkff)
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(qOut))
			((notQ)(notQout))
		)
		(_use (_ent . jkff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_sig (_int s1 -1 1 32(_arch(_uni))))
		(_sig (_int qOut -1 1 32(_arch(_uni))))
		(_sig (_int notQout -1 1 32(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 1 39(_assignment (_alias((q)(qOut)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__40(_arch 1 1 40(_assignment (_alias((notQ)(notQout)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 597           1475709180879 Behavior
(_unit VHDL (not1 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475709180880 2016.10.05 19:13:00)
	(_source (\./../src/not1.vhd\))
	(_parameters tan)
	(_code ada3aefaaffbfdbeacffe8f7aaaaa9aeacabf8abfb)
	(_ent
		(_time 1475705642625)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_alias((y)(a)))(_simpleassign "not")(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . Behavior 1 -1)
)
I 000049 55 600           1475709180910 behavior
(_unit VHDL (or2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475709180911 2016.10.05 19:13:00)
	(_source (\./../src/or2.vhd\))
	(_parameters tan)
	(_code ccc2cc989d9e9ada9a9fde939fca9acbcecfceca9a)
	(_ent
		(_time 1475705642672)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 602           1475709180939 behavior
(_unit VHDL (and2 0 10(behavior 0 17))
	(_version vc6)
	(_time 1475709180940 2016.10.05 19:13:00)
	(_source (\./../src/and2.vhd\))
	(_parameters tan)
	(_code ece2bbbfeabbbcffeebefdb6e8eae8efeeeaedeab9)
	(_ent
		(_time 1475705642516)
	)
	(_object
		(_port (_int a -1 0 11(_ent(_in))))
		(_port (_int b -1 0 11(_ent(_in))))
		(_port (_int y -1 0 12(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment (_trgt(2))(_sens(0)(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . behavior 1 -1)
)
I 000049 55 1575          1475709180957 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475709180958 2016.10.05 19:13:00)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code fbf5a9abafaca9edfdfceda1acfdfffdfdfdfdfdff)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not1
			(_object
				(_port (_int a -1 1 28(_ent (_in))))
				(_port (_int y -1 1 29(_ent (_out))))
			)
		)
		(jkff
			(_object
				(_port (_int r -1 1 23(_ent (_in))))
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int s -1 1 23(_ent (_in))))
				(_port (_int q -1 1 24(_ent (_out))))
				(_port (_int notQ -1 1 24(_ent (_out))))
			)
		)
	)
	(_inst n0 1 36(_comp not1)
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_ent . not1)
		)
	)
	(_inst jkff1 1 37(_comp jkff)
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(qOut))
			((notQ)(notQout))
		)
		(_use (_ent . jkff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_sig (_int s1 -1 1 32(_arch(_uni))))
		(_sig (_int qOut -1 1 32(_arch(_uni))))
		(_sig (_int notQout -1 1 32(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 1 39(_assignment (_alias((q)(qOut)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__40(_arch 1 1 40(_assignment (_alias((notQ)(notQout)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 2006          1475709180988 strucure
(_unit VHDL (shiftregister 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475709180989 2016.10.05 19:13:00)
	(_source (\./../src/shift.vhd\))
	(_parameters tan)
	(_code 1a14191d434d470c1e1c0e41491c1f1c1d1c131d19)
	(_ent
		(_time 1475707176539)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 23(_ent (_in))))
				(_port (_int d -1 0 23(_ent (_in))))
				(_port (_int q -1 0 23(_ent (_out))))
				(_port (_int notQ -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 0 30(_comp dff)
		(_port
			((e)(clk))
			((d)(a))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 0 31(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 0 32(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 0 33(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 0 34(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 0 35(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 0 36(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 0 37(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(f))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int a -1 0 12(_ent(_in))))
		(_port (_int clk -1 0 12(_ent(_in))))
		(_port (_int f -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 0 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 0 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 2093          1475709181004 strucure
(_unit VHDL (jkff 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475709181005 2016.10.05 19:13:01)
	(_source (\./../src/jkff.vhd\))
	(_parameters tan)
	(_code 2a257b2e297d783c2e7f6b70292c2c2c2c2c7b2c78)
	(_ent
		(_time 1475708840212)
	)
	(_comp
		(and2
			(_object
				(_port (_int a -1 0 24(_ent (_in))))
				(_port (_int b -1 0 24(_ent (_in))))
				(_port (_int y -1 0 25(_ent (_out))))
			)
		)
		(or2
			(_object
				(_port (_int a -1 0 29(_ent (_in))))
				(_port (_int b -1 0 29(_ent (_in))))
				(_port (_int y -1 0 30(_ent (_out))))
			)
		)
		(not1
			(_object
				(_port (_int a -1 0 34(_ent (_in))))
				(_port (_int y -1 0 35(_ent (_out))))
			)
		)
	)
	(_inst a0 0 42(_comp and2)
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst a1 0 43(_comp and2)
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_ent . and2)
		)
	)
	(_inst o0 0 45(_comp or2)
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst o1 0 46(_comp or2)
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_ent . or2)
		)
	)
	(_inst n0 0 48(_comp not1)
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_ent . not1)
		)
	)
	(_inst n1 0 49(_comp not1)
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_ent . not1)
		)
	)
	(_object
		(_port (_int r -1 0 12(_ent(_in))))
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int s -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~5}~13 0 19(_array -1 ((_to i 0 i 5)))))
		(_sig (_int i 0 0 19(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment (_alias((q)(i(2))))(_simpleassign BUF)(_trgt(3))(_sens(5(2))))))
			(line__51(_arch 1 0 51(_assignment (_alias((notQ)(i(5))))(_simpleassign BUF)(_trgt(4))(_sens(5(5))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 1575          1475709181051 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475709181052 2016.10.05 19:13:01)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code 59565d5a560e0b4f5f5e4f030e5f5d5f5f5f5f5f5d)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not1
			(_object
				(_port (_int a -1 1 28(_ent (_in))))
				(_port (_int y -1 1 29(_ent (_out))))
			)
		)
		(jkff
			(_object
				(_port (_int r -1 1 23(_ent (_in))))
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int s -1 1 23(_ent (_in))))
				(_port (_int q -1 1 24(_ent (_out))))
				(_port (_int notQ -1 1 24(_ent (_out))))
			)
		)
	)
	(_inst n0 1 36(_comp not1)
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_ent . not1)
		)
	)
	(_inst jkff1 1 37(_comp jkff)
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(qOut))
			((notQ)(notQout))
		)
		(_use (_ent . jkff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_sig (_int s1 -1 1 32(_arch(_uni))))
		(_sig (_int qOut -1 1 32(_arch(_uni))))
		(_sig (_int notQout -1 1 32(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 1 39(_assignment (_alias((q)(qOut)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__40(_arch 1 1 40(_assignment (_alias((notQ)(notQout)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 1575          1475709234533 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475709234534 2016.10.05 19:13:54)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code 3e3e3b3b6d696c283839286469383a38383838383a)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not1
			(_object
				(_port (_int a -1 1 28(_ent (_in))))
				(_port (_int y -1 1 29(_ent (_out))))
			)
		)
		(jkff
			(_object
				(_port (_int r -1 1 23(_ent (_in))))
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int s -1 1 23(_ent (_in))))
				(_port (_int q -1 1 24(_ent (_out))))
				(_port (_int notQ -1 1 24(_ent (_out))))
			)
		)
	)
	(_inst n0 1 36(_comp not1)
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_ent . not1)
		)
	)
	(_inst jkff1 1 37(_comp jkff)
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(qOut))
			((notQ)(notQout))
		)
		(_use (_ent . jkff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_sig (_int s1 -1 1 32(_arch(_uni))))
		(_sig (_int qOut -1 1 32(_arch(_uni))))
		(_sig (_int notQout -1 1 32(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 1 39(_assignment (_alias((q)(qOut)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__40(_arch 1 1 40(_assignment (_alias((notQ)(notQout)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . strucure 2 -1)
)
I 000049 55 2006          1475709657602 strucure
(_unit VHDL (shiftregister 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475709657603 2016.10.05 19:20:57)
	(_source (\./../src/shift.vhd\))
	(_parameters tan)
	(_code b2e1b4e6b8e5efa4b6b4a6e9e1b4b7b4b5b4bbb5b1)
	(_ent
		(_time 1475707176539)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 23(_ent (_in))))
				(_port (_int d -1 0 23(_ent (_in))))
				(_port (_int q -1 0 23(_ent (_out))))
				(_port (_int notQ -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 0 30(_comp dff)
		(_port
			((e)(clk))
			((d)(a))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 0 31(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(3)))
			((notQ)(i(2)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 0 32(_comp dff)
		(_port
			((e)(i(3)))
			((d)(i(2)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 0 33(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 0 34(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 0 35(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 0 36(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 0 37(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(f))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int a -1 0 12(_ent(_in))))
		(_port (_int clk -1 0 12(_ent(_in))))
		(_port (_int f -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 0 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 0 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 2006          1475709744603 strucure
(_unit VHDL (shiftregister 0 11(strucure 0 18))
	(_version vc6)
	(_time 1475709744604 2016.10.05 19:22:24)
	(_source (\./../src/shift.vhd\))
	(_parameters tan)
	(_code 8c898682d7dbd19a888a98d7df8a898a8b8a858b8f)
	(_ent
		(_time 1475707176539)
	)
	(_comp
		(dff
			(_object
				(_port (_int e -1 0 23(_ent (_in))))
				(_port (_int d -1 0 23(_ent (_in))))
				(_port (_int q -1 0 23(_ent (_out))))
				(_port (_int notQ -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst shift0 0 30(_comp dff)
		(_port
			((e)(clk))
			((d)(a))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift1 0 31(_comp dff)
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift2 0 32(_comp dff)
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift3 0 33(_comp dff)
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift4 0 34(_comp dff)
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift5 0 35(_comp dff)
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift6 0 36(_comp dff)
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_ent . dff)
		)
	)
	(_inst shift7 0 37(_comp dff)
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(f))
			((notQ)(_open))
		)
		(_use (_ent . dff)
		)
	)
	(_object
		(_port (_int a -1 0 12(_ent(_in))))
		(_port (_int clk -1 0 12(_ent(_in))))
		(_port (_int f -1 0 13(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{0~to~13}~13 0 25(_array -1 ((_to i 0 i 13)))))
		(_sig (_int i 0 0 25(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 1230          1475709777258 strucure
(_unit VHDL (dff 0 11(strucure 1 18))
	(_version vc6)
	(_time 1475709777259 2016.10.05 19:22:57)
	(_source (\./../src/jkff.vhd\(\./../src/dff.vhd\)))
	(_parameters tan)
	(_code 17401a10164045011244014d401113111111111113)
	(_ent
		(_time 1475704591400)
	)
	(_comp
		(not1
			(_object
				(_port (_int a -1 1 28(_ent (_in))))
				(_port (_int y -1 1 29(_ent (_out))))
			)
		)
		(jkff
			(_object
				(_port (_int r -1 1 23(_ent (_in))))
				(_port (_int e -1 1 23(_ent (_in))))
				(_port (_int s -1 1 23(_ent (_in))))
				(_port (_int q -1 1 24(_ent (_out))))
				(_port (_int notQ -1 1 24(_ent (_out))))
			)
		)
	)
	(_inst n0 1 36(_comp not1)
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_ent . not1)
		)
	)
	(_inst jkff1 1 37(_comp jkff)
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
			((notQ)(notQ))
		)
		(_use (_ent . jkff)
		)
	)
	(_object
		(_port (_int e -1 0 12(_ent(_in))))
		(_port (_int d -1 0 12(_ent(_in))))
		(_port (_int q -1 0 13(_ent(_out))))
		(_port (_int notQ -1 0 13(_ent(_out))))
		(_sig (_int s1 -1 1 32(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
)
I 000049 55 841           1475774976523 Behavior
(_unit VHDL (not1 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475774976524 2016.10.06 13:29:36)
	(_source (\./../src/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 828c818cd6d4d29183d0c7d8858586818384d784d4)
	(_entity
		(_time 1475774976521)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((y)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000049 55 886           1475774976993 behavior
(_unit VHDL (or2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475774976994 2016.10.06 13:29:36)
	(_source (\./../src/or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 656a3264623733733336773a366333626766676333)
	(_entity
		(_time 1475774976957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 888           1475774977134 behavior
(_unit VHDL (and2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475774977135 2016.10.06 13:29:37)
	(_source (\./../src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2fdf2a2a5a5a2e1f0a0e3a8f6f4f6f1f0f4f3f4a7)
	(_entity
		(_time 1475774977121)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3114          1475774977250 strucure
(_unit VHDL (jkff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475774977251 2016.10.06 13:29:37)
	(_source (\./../src/jkff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5f500c5c5b080d495b0a1e055c59595959590e590d)
	(_entity
		(_time 1475774977206)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a0 0 42 (_component and2 )
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation a1 0 43 (_component and2 )
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation o0 0 45 (_component or2 )
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation o1 0 46 (_component or2 )
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation n0 0 48 (_component not1 )
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation n1 0 49 (_component not1 )
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((q)(i(2))))(_simpleassign BUF)(_target(3))(_sensitivity(5(2))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((notQ)(i(5))))(_simpleassign BUF)(_target(4))(_sensitivity(5(5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 2 -1
	)
)
V 000049 55 1975          1475774977350 strucure
(_unit VHDL (dff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475774977351 2016.10.06 13:29:37)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ccc3ca99999b9edac99fda969bcac8cacacacacac8)
	(_entity
		(_time 1475774977346)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(jkff
			(_object
				(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation n0 0 36 (_component not1 )
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation jkff1 0 37 (_component jkff )
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
			((notQ)(notQ))
		)
		(_use (_entity . jkff)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 2758          1475774977371 strucure
(_unit VHDL (shiftregister 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475774977372 2016.10.06 13:29:37)
	(_source (\./../src/shift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dcd2dd8e878b81cad8dac8878fdad9dadbdad5dbdf)
	(_entity
		(_time 1475774977367)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dff
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift0 0 30 (_component dff )
		(_port
			((e)(clk))
			((d)(a))
			((q)(i(0)))
			((notQ)(i(1)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift1 0 31 (_component dff )
		(_port
			((e)(i(0)))
			((d)(i(1)))
			((q)(i(2)))
			((notQ)(i(3)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift2 0 32 (_component dff )
		(_port
			((e)(i(2)))
			((d)(i(3)))
			((q)(i(4)))
			((notQ)(i(5)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift3 0 33 (_component dff )
		(_port
			((e)(i(4)))
			((d)(i(5)))
			((q)(i(6)))
			((notQ)(i(7)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift4 0 34 (_component dff )
		(_port
			((e)(i(6)))
			((d)(i(7)))
			((q)(i(8)))
			((notQ)(i(9)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift5 0 35 (_component dff )
		(_port
			((e)(i(8)))
			((d)(i(9)))
			((q)(i(10)))
			((notQ)(i(11)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift6 0 36 (_component dff )
		(_port
			((e)(i(10)))
			((d)(i(11)))
			((q)(i(12)))
			((notQ)(i(13)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift7 0 37 (_component dff )
		(_port
			((e)(i(12)))
			((d)(i(13)))
			((q)(f))
			((notQ)(_open))
		)
		(_use (_entity . dff)
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~13}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 13))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~13}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 841           1475777035332 Behavior
(_unit VHDL (not1 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777035333 2016.10.06 14:03:55)
	(_source (\./../src/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f1f484d4f191f5c4e1d0a1548484b4c4e491a4919)
	(_entity
		(_time 1475774976520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((y)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000049 55 886           1475777035418 behavior
(_unit VHDL (or2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777035419 2016.10.06 14:03:55)
	(_source (\./../src/or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code adfda9fbfbfffbbbfbfebff2feabfbaaafaeafabfb)
	(_entity
		(_time 1475774976956)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 888           1475777035495 behavior
(_unit VHDL (and2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777035496 2016.10.06 14:03:55)
	(_source (\./../src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbaba8abfcacabe8f9a9eaa1fffdfff8f9fdfafdae)
	(_entity
		(_time 1475774977120)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3114          1475777035572 strucure
(_unit VHDL (jkff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475777035573 2016.10.06 14:03:55)
	(_source (\./../src/jkff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 39693b3c626e6b2f3d6c78633a3f3f3f3f3f683f6b)
	(_entity
		(_time 1475774977205)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a0 0 42 (_component and2 )
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation a1 0 43 (_component and2 )
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation o0 0 45 (_component or2 )
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation o1 0 46 (_component or2 )
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation n0 0 48 (_component not1 )
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation n1 0 49 (_component not1 )
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((q)(i(2))))(_simpleassign BUF)(_target(3))(_sensitivity(5(2))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((notQ)(i(5))))(_simpleassign BUF)(_target(4))(_sensitivity(5(5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 2 -1
	)
)
I 000049 55 1970          1475777035665 strucure
(_unit VHDL (dlatch 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475777035666 2016.10.06 14:03:55)
	(_source (\./../src/dlatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 97c7c098c3c0c28092c484cdce919391c491969093)
	(_entity
		(_time 1475777035661)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(jkff
			(_object
				(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation n0 0 36 (_component not1 )
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation jkff1 0 37 (_component jkff )
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
		)
		(_use (_entity . jkff)
			(_port
				((r)(r))
				((e)(e))
				((s)(s))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 1057          1475777035708 strucure
(_unit VHDL (shiftregister 0 11 (strucure 0 17 ))
	(_version vb4)
	(_time 1475777035709 2016.10.06 14:03:55)
	(_source (\./../src/shift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c5949590c89298d3c2c5d19e96c3c0c3c2c3ccc2c6)
	(_entity
		(_time 1475774977366)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 13))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~13}~13 0 24 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 841           1475777175576 Behavior
(_unit VHDL (not1 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777175577 2016.10.06 14:06:15)
	(_source (\./../src/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34333731666264273566716e333330373532613262)
	(_entity
		(_time 1475774976520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((y)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000049 55 886           1475777175665 behavior
(_unit VHDL (or2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777175666 2016.10.06 14:06:15)
	(_source (\./../src/or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9196919f92c3c787c7c283cec297c79693929397c7)
	(_entity
		(_time 1475774976956)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 888           1475777175738 behavior
(_unit VHDL (and2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777175739 2016.10.06 14:06:15)
	(_source (\./../src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d0d78782858780c3d282c18ad4d6d4d3d2d6d1d685)
	(_entity
		(_time 1475774977120)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3114          1475777175801 strucure
(_unit VHDL (jkff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475777175802 2016.10.06 14:06:15)
	(_source (\./../src/jkff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e0a5f0809595c180a5b4f540d08080808085f085c)
	(_entity
		(_time 1475774977205)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a0 0 42 (_component and2 )
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation a1 0 43 (_component and2 )
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation o0 0 45 (_component or2 )
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation o1 0 46 (_component or2 )
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation n0 0 48 (_component not1 )
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation n1 0 49 (_component not1 )
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((q)(i(2))))(_simpleassign BUF)(_target(3))(_sensitivity(5(2))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((notQ)(i(5))))(_simpleassign BUF)(_target(4))(_sensitivity(5(5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 2 -1
	)
)
I 000049 55 1970          1475777175870 strucure
(_unit VHDL (dlatch 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475777175871 2016.10.06 14:06:15)
	(_source (\./../src/dlatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c58585f5c0b094b590f4f06055a585a0f5a5d5b58)
	(_entity
		(_time 1475777035660)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(jkff
			(_object
				(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation n0 0 36 (_component not1 )
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation jkff1 0 37 (_component jkff )
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
		)
		(_use (_entity . jkff)
			(_port
				((r)(r))
				((e)(e))
				((s)(s))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2275          1475777175884 structure
(_unit VHDL (dff 0 11 (structure 0 13 ))
	(_version vb4)
	(_time 1475777175885 2016.10.06 14:06:15)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c68686c393b3e7a693e7a363b6a686a6a6a6a6a68)
	(_entity
		(_time 1475774977345)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation master 0 27 (_component dlatch )
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
		)
		(_use (_implicit)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_instantiation n 0 28 (_component not1 )
		(_port
			((a)(e))
			((y)(i(1)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation slave 0 30 (_component dlatch )
		(_port
			((e)(i(1)))
			((d)(i(0)))
			((q)(q))
		)
		(_use (_implicit)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 1057          1475777175914 strucure
(_unit VHDL (shiftregister 0 11 (strucure 0 17 ))
	(_version vb4)
	(_time 1475777175915 2016.10.06 14:06:15)
	(_source (\./../src/shift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8b8e8885d1dcd69d8c8b9fd0d88d8e8d8c8d828c88)
	(_entity
		(_time 1475774977366)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 13))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~13}~13 0 24 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 841           1475777217776 Behavior
(_unit VHDL (not1 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777217777 2016.10.06 14:06:57)
	(_source (\./../src/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a5f5b0c0d5c5a190b584f500d0d0e090b0c5f0c5c)
	(_entity
		(_time 1475774976520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((y)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000049 55 886           1475777217852 behavior
(_unit VHDL (or2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777217853 2016.10.06 14:06:57)
	(_source (\./../src/or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 580d0a5a520a0e4e0e0b4a070b5e0e5f5a5b5a5e0e)
	(_entity
		(_time 1475774976956)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 888           1475777217930 behavior
(_unit VHDL (and2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777217931 2016.10.06 14:06:57)
	(_source (\./../src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a6f3a3f1f5f1f6b5a4f4b7fca2a0a2a5a4a0a7a0f3)
	(_entity
		(_time 1475774977120)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3114          1475777217995 strucure
(_unit VHDL (jkff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475777217996 2016.10.06 14:06:57)
	(_source (\./../src/jkff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4b1b1b7b2b3b6f2e0b1a5bee7e2e2e2e2e2b5e2b6)
	(_entity
		(_time 1475774977205)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a0 0 42 (_component and2 )
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation a1 0 43 (_component and2 )
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation o0 0 45 (_component or2 )
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation o1 0 46 (_component or2 )
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation n0 0 48 (_component not1 )
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation n1 0 49 (_component not1 )
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((q)(i(2))))(_simpleassign BUF)(_target(3))(_sensitivity(5(2))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((notQ)(i(5))))(_simpleassign BUF)(_target(4))(_sensitivity(5(5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 2 -1
	)
)
I 000049 55 1970          1475777218065 strucure
(_unit VHDL (dlatch 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475777218066 2016.10.06 14:06:58)
	(_source (\./../src/dlatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3267333763656725376121686b3436346134333536)
	(_entity
		(_time 1475777035660)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(jkff
			(_object
				(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation n0 0 36 (_component not1 )
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation jkff1 0 37 (_component jkff )
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
		)
		(_use (_entity . jkff)
			(_port
				((r)(r))
				((e)(e))
				((s)(s))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2275          1475777218080 structure
(_unit VHDL (dff 0 11 (structure 0 13 ))
	(_version vb4)
	(_time 1475777218081 2016.10.06 14:06:58)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 421743404615105447105418154446444444444446)
	(_entity
		(_time 1475774977345)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation master 0 27 (_component dlatch )
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
		)
		(_use (_implicit)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_instantiation n 0 28 (_component not1 )
		(_port
			((a)(e))
			((y)(i(1)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation slave 0 30 (_component dlatch )
		(_port
			((e)(i(1)))
			((d)(i(0)))
			((q)(q))
		)
		(_use (_implicit)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 1057          1475777218103 strucure
(_unit VHDL (shiftregister 0 11 (strucure 0 17 ))
	(_version vb4)
	(_time 1475777218104 2016.10.06 14:06:58)
	(_source (\./../src/shift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5105575258060c475651450a025754575657585652)
	(_entity
		(_time 1475774977366)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 13))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~13}~13 0 24 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2187          1475777226586 structure
(_unit VHDL (dff 0 8 (structure 0 13 ))
	(_version vb4)
	(_time 1475777226587 2016.10.06 14:07:06)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 782b7a79762f2a6e7d2c6e222f7e7c7e7e7e7e7e7c)
	(_entity
		(_time 1475777226570)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation master 0 27 (_component dlatch )
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
		)
		(_use (_implicit)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_instantiation n 0 28 (_component not1 )
		(_port
			((a)(e))
			((y)(i(1)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation slave 0 30 (_component dlatch )
		(_port
			((e)(i(1)))
			((d)(i(0)))
			((q)(q))
		)
		(_use (_implicit)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 841           1475777231099 Behavior
(_unit VHDL (not1 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777231100 2016.10.06 14:07:11)
	(_source (\./../src/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14444913464244071546514e131310171512411242)
	(_entity
		(_time 1475774976520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((y)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000049 55 886           1475777231175 behavior
(_unit VHDL (or2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777231176 2016.10.06 14:07:11)
	(_source (\./../src/or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 62323c63623034743431703d316434656061606434)
	(_entity
		(_time 1475774976956)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 888           1475777231233 behavior
(_unit VHDL (and2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777231234 2016.10.06 14:07:11)
	(_source (\./../src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a1f1a8f6f5f6f1b2a3f3b0fba5a7a5a2a3a7a0a7f4)
	(_entity
		(_time 1475774977120)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3114          1475777231298 strucure
(_unit VHDL (jkff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475777231299 2016.10.06 14:07:11)
	(_source (\./../src/jkff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code df8f868ddb888dc9db8a9e85dcd9d9d9d9d98ed98d)
	(_entity
		(_time 1475774977205)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a0 0 42 (_component and2 )
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation a1 0 43 (_component and2 )
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation o0 0 45 (_component or2 )
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation o1 0 46 (_component or2 )
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation n0 0 48 (_component not1 )
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation n1 0 49 (_component not1 )
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((q)(i(2))))(_simpleassign BUF)(_target(3))(_sensitivity(5(2))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((notQ)(i(5))))(_simpleassign BUF)(_target(4))(_sensitivity(5(5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 2 -1
	)
)
I 000049 55 1970          1475777231359 strucure
(_unit VHDL (dlatch 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475777231360 2016.10.06 14:07:11)
	(_source (\./../src/dlatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d4d101a1a4a480a184e0e47441b191b4e1b1c1a19)
	(_entity
		(_time 1475777035660)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(jkff
			(_object
				(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation n0 0 36 (_component not1 )
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation jkff1 0 37 (_component jkff )
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
		)
		(_use (_entity . jkff)
			(_port
				((r)(r))
				((e)(e))
				((s)(s))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2187          1475777231371 structure
(_unit VHDL (dff 0 8 (structure 0 13 ))
	(_version vb4)
	(_time 1475777231372 2016.10.06 14:07:11)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d7d20297f7a7f3b28793b777a2b292b2b2b2b2b29)
	(_entity
		(_time 1475777226569)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation master 0 27 (_component dlatch )
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
		)
		(_use (_implicit)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_instantiation n 0 28 (_component not1 )
		(_port
			((a)(e))
			((y)(i(1)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation slave 0 30 (_component dlatch )
		(_port
			((e)(i(1)))
			((d)(i(0)))
			((q)(q))
		)
		(_use (_implicit)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 1057          1475777231393 strucure
(_unit VHDL (shiftregister 0 11 (strucure 0 17 ))
	(_version vb4)
	(_time 1475777231394 2016.10.06 14:07:11)
	(_source (\./../src/shift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d6c3738616a602b3a3d29666e3b383b3a3b343a3e)
	(_entity
		(_time 1475774977366)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 13))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~13}~13 0 24 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 841           1475777235876 Behavior
(_unit VHDL (not1 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777235877 2016.10.06 14:07:15)
	(_source (\./../src/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c9cfcd9c969f99dac89b8c93cececdcac8cf9ccf9f)
	(_entity
		(_time 1475774976520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((y)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000049 55 886           1475777235951 behavior
(_unit VHDL (or2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777235952 2016.10.06 14:07:15)
	(_source (\./../src/or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 080e0c0f025a5e1e5e5b1a575b0e5e0f0a0b0a0e5e)
	(_entity
		(_time 1475774976956)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 888           1475777236012 behavior
(_unit VHDL (and2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777236013 2016.10.06 14:07:16)
	(_source (\./../src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 46401544151116554414571c424042454440474013)
	(_entity
		(_time 1475774977120)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3114          1475777236077 strucure
(_unit VHDL (jkff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475777236078 2016.10.06 14:07:16)
	(_source (\./../src/jkff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8583868bd2d2d79381d0c4df868383838383d483d7)
	(_entity
		(_time 1475774977205)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a0 0 42 (_component and2 )
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation a1 0 43 (_component and2 )
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation o0 0 45 (_component or2 )
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation o1 0 46 (_component or2 )
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation n0 0 48 (_component not1 )
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation n1 0 49 (_component not1 )
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((q)(i(2))))(_simpleassign BUF)(_target(3))(_sensitivity(5(2))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((notQ)(i(5))))(_simpleassign BUF)(_target(4))(_sensitivity(5(5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 2 -1
	)
)
I 000049 55 1970          1475777236158 strucure
(_unit VHDL (dlatch 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475777236159 2016.10.06 14:07:16)
	(_source (\./../src/dlatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2e4b4b1b3b5b7f5e7b1f1b8bbe4e6e4b1e4e3e5e6)
	(_entity
		(_time 1475777035660)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(jkff
			(_object
				(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation n0 0 36 (_component not1 )
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation jkff1 0 37 (_component jkff )
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
		)
		(_use (_entity . jkff)
			(_port
				((r)(r))
				((e)(e))
				((s)(s))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2187          1475777236171 structure
(_unit VHDL (dff 0 8 (structure 0 13 ))
	(_version vb4)
	(_time 1475777236172 2016.10.06 14:07:16)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2e4b4b1e6b5b0f4e7b6f4b8b5e4e6e4e4e4e4e4e6)
	(_entity
		(_time 1475777226569)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation master 0 27 (_component dlatch )
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
		)
		(_use (_implicit)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_instantiation n 0 28 (_component not1 )
		(_port
			((a)(e))
			((y)(i(1)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation slave 0 30 (_component dlatch )
		(_port
			((e)(i(1)))
			((d)(i(0)))
			((q)(q))
		)
		(_use (_implicit)
			(_port
				((e)(e))
				((d)(d))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 1057          1475777236193 strucure
(_unit VHDL (shiftregister 0 11 (strucure 0 17 ))
	(_version vb4)
	(_time 1475777236194 2016.10.06 14:07:16)
	(_source (\./../src/shift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0205520408555f14050216595104070405040b0501)
	(_entity
		(_time 1475774977366)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 13))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~13}~13 0 24 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1956          1475777586319 structure
(_unit VHDL (dff 0 8 (structure 0 13 ))
	(_version vb4)
	(_time 1475777586320 2016.10.06 14:13:06)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2c2c597c69590d4c796d49895c4c6c4c4c4c4c4c6)
	(_entity
		(_time 1475777226569)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation master 0 27 (_component dlatch )
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
		)
		(_use (_entity . dlatch)
		)
	)
	(_instantiation n 0 28 (_component not1 )
		(_port
			((a)(e))
			((y)(i(1)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation slave 0 30 (_component dlatch )
		(_port
			((e)(i(1)))
			((d)(i(0)))
			((q)(q))
		)
		(_use (_entity . dlatch)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1956          1475777615613 structure
(_unit VHDL (dff 0 8 (structure 0 13 ))
	(_version vb4)
	(_time 1475777615614 2016.10.06 14:13:35)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 336131363664612536672569643537353535353537)
	(_entity
		(_time 1475777226569)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation master 0 27 (_component dlatch )
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
		)
		(_use (_entity . dlatch)
		)
	)
	(_instantiation n 0 28 (_component not1 )
		(_port
			((a)(e))
			((y)(i(1)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation slave 0 30 (_component dlatch )
		(_port
			((e)(i(1)))
			((d)(i(0)))
			((q)(q))
		)
		(_use (_entity . dlatch)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 841           1475777619707 Behavior
(_unit VHDL (not1 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777619708 2016.10.06 14:13:39)
	(_source (\./../src/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2a79792e2d7c7a392b786f702d2d2e292b2c7f2c7c)
	(_entity
		(_time 1475774976520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((y)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000049 55 886           1475777619803 behavior
(_unit VHDL (or2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777619804 2016.10.06 14:13:39)
	(_source (\./../src/or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 88dbd88782dade9ededb9ad7db8ede8f8a8b8a8ede)
	(_entity
		(_time 1475774976956)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 888           1475777619868 behavior
(_unit VHDL (and2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475777619869 2016.10.06 14:13:39)
	(_source (\./../src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d685d184858186c5d484c78cd2d0d2d5d4d0d7d083)
	(_entity
		(_time 1475774977120)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3114          1475777619933 strucure
(_unit VHDL (jkff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475777619934 2016.10.06 14:13:39)
	(_source (\./../src/jkff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14474213424346021041554e171212121212451246)
	(_entity
		(_time 1475774977205)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a0 0 42 (_component and2 )
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation a1 0 43 (_component and2 )
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation o0 0 45 (_component or2 )
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation o1 0 46 (_component or2 )
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation n0 0 48 (_component not1 )
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation n1 0 49 (_component not1 )
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((q)(i(2))))(_simpleassign BUF)(_target(3))(_sensitivity(5(2))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((notQ)(i(5))))(_simpleassign BUF)(_target(4))(_sensitivity(5(5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 2 -1
	)
)
I 000049 55 1970          1475777620002 strucure
(_unit VHDL (dlatch 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475777620003 2016.10.06 14:13:40)
	(_source (\./../src/dlatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5201515103050745570141080b5456540154535556)
	(_entity
		(_time 1475777035660)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(jkff
			(_object
				(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation n0 0 36 (_component not1 )
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation jkff1 0 37 (_component jkff )
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
		)
		(_use (_entity . jkff)
			(_port
				((r)(r))
				((e)(e))
				((s)(s))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1956          1475777620013 structure
(_unit VHDL (dff 0 8 (structure 0 13 ))
	(_version vb4)
	(_time 1475777620014 2016.10.06 14:13:40)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 623161626635307467367438356466646464646466)
	(_entity
		(_time 1475777226569)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation master 0 27 (_component dlatch )
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
		)
		(_use (_entity . dlatch)
		)
	)
	(_instantiation n 0 28 (_component not1 )
		(_port
			((a)(e))
			((y)(i(1)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation slave 0 30 (_component dlatch )
		(_port
			((e)(i(1)))
			((d)(i(0)))
			((q)(q))
		)
		(_use (_entity . dlatch)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 1057          1475777620025 strucure
(_unit VHDL (shiftregister 0 11 (strucure 0 17 ))
	(_version vb4)
	(_time 1475777620026 2016.10.06 14:13:40)
	(_source (\./../src/shift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7220767378252f64757266292174777475747b7571)
	(_entity
		(_time 1475774977366)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~13}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 13))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~13}~13 0 24 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 841           1475778227065 Behavior
(_unit VHDL (not1 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475778227066 2016.10.06 14:23:47)
	(_source (\./../src/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7d3d385868187c4d685928dd0d0d3d4d6d182d181)
	(_entity
		(_time 1475774976520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((y)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000049 55 886           1475778227165 behavior
(_unit VHDL (or2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475778227166 2016.10.06 14:23:47)
	(_source (\./../src/or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 35313131326763236366276a663363323736373363)
	(_entity
		(_time 1475774976956)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 888           1475778227229 behavior
(_unit VHDL (and2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475778227230 2016.10.06 14:23:47)
	(_source (\./../src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 737720722524236071216229777577707175727526)
	(_entity
		(_time 1475774977120)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3114          1475778227291 strucure
(_unit VHDL (jkff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475778227292 2016.10.06 14:23:47)
	(_source (\./../src/jkff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2b6b1e6e2e5e0a4b6e7f3e8b1b4b4b4b4b4e3b4e0)
	(_entity
		(_time 1475774977205)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a0 0 42 (_component and2 )
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation a1 0 43 (_component and2 )
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation o0 0 45 (_component or2 )
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation o1 0 46 (_component or2 )
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation n0 0 48 (_component not1 )
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation n1 0 49 (_component not1 )
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((q)(i(2))))(_simpleassign BUF)(_target(3))(_sensitivity(5(2))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((notQ)(i(5))))(_simpleassign BUF)(_target(4))(_sensitivity(5(5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 2 -1
	)
)
I 000049 55 1970          1475778227369 strucure
(_unit VHDL (dlatch 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475778227370 2016.10.06 14:23:47)
	(_source (\./../src/dlatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 00045706535755170553135a590604065306010704)
	(_entity
		(_time 1475777035660)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(jkff
			(_object
				(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation n0 0 36 (_component not1 )
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation jkff1 0 37 (_component jkff )
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
		)
		(_use (_entity . jkff)
			(_port
				((r)(r))
				((e)(e))
				((s)(s))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1956          1475778227381 structure
(_unit VHDL (dff 0 8 (structure 0 13 ))
	(_version vb4)
	(_time 1475778227382 2016.10.06 14:23:47)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0f0b58095f585d190a5b195558090b09090909090b)
	(_entity
		(_time 1475777226569)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation master 0 27 (_component dlatch )
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
		)
		(_use (_entity . dlatch)
		)
	)
	(_instantiation n 0 28 (_component not1 )
		(_port
			((a)(e))
			((y)(i(1)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation slave 0 30 (_component dlatch )
		(_port
			((e)(i(1)))
			((d)(i(0)))
			((q)(q))
		)
		(_use (_entity . dlatch)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 2198          1475778705864 strucure
(_unit VHDL (shiftregister 0 10 (strucure 0 17 ))
	(_version vb4)
	(_time 1475778705865 2016.10.06 14:31:45)
	(_source (\./../src/shift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 35353f30386268233133216e6633303332333c3236)
	(_entity
		(_time 1475778406103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dff
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift0 0 31 (_component dff )
		(_port
			((e)(e))
			((d)(a))
			((q)(i(0)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift3 0 34 (_component dff )
		(_port
			((e)(e))
			((d)(i(2)))
			((q)(i(3)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift4 0 35 (_component dff )
		(_port
			((e)(e))
			((d)(i(3)))
			((q)(i(4)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift5 0 36 (_component dff )
		(_port
			((e)(e))
			((d)(i(4)))
			((q)(i(5)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift6 0 37 (_component dff )
		(_port
			((e)(e))
			((d)(i(5)))
			((q)(i(6)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift7 0 38 (_component dff )
		(_port
			((e)(e))
			((d)(i(6)))
			((q)(f))
		)
		(_use (_entity . dff)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~6}~13 0 26 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 841           1475778787854 Behavior
(_unit VHDL (not1 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475778787855 2016.10.06 14:33:07)
	(_source (\./../src/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7f2b237e7f292f6c7e2d3a2578787b7c7e792a7929)
	(_entity
		(_time 1475774976520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((y)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000049 55 886           1475778787941 behavior
(_unit VHDL (or2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475778787942 2016.10.06 14:33:07)
	(_source (\./../src/or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dd89828e8b8f8bcb8b8ecf828edb8bdadfdedfdb8b)
	(_entity
		(_time 1475774976956)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 888           1475778787999 behavior
(_unit VHDL (and2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475778788000 2016.10.06 14:33:07)
	(_source (\./../src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b4f4b1c1c4c4b0819490a411f1d1f18191d1a1d4e)
	(_entity
		(_time 1475774977120)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3114          1475778788064 strucure
(_unit VHDL (jkff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475778788065 2016.10.06 14:33:08)
	(_source (\./../src/jkff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a0e5a59590d084c5e0f1b00595c5c5c5c5c0b5c08)
	(_entity
		(_time 1475774977205)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a0 0 42 (_component and2 )
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation a1 0 43 (_component and2 )
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation o0 0 45 (_component or2 )
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation o1 0 46 (_component or2 )
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation n0 0 48 (_component not1 )
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation n1 0 49 (_component not1 )
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((q)(i(2))))(_simpleassign BUF)(_target(3))(_sensitivity(5(2))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((notQ)(i(5))))(_simpleassign BUF)(_target(4))(_sensitivity(5(5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 2 -1
	)
)
I 000049 55 1970          1475778788144 strucure
(_unit VHDL (dlatch 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475778788145 2016.10.06 14:33:08)
	(_source (\./../src/dlatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8fcfdfff3fffdbfadfbbbf2f1aeacaefbaea9afac)
	(_entity
		(_time 1475777035660)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(jkff
			(_object
				(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation n0 0 36 (_component not1 )
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation jkff1 0 37 (_component jkff )
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
		)
		(_use (_entity . jkff)
			(_port
				((r)(r))
				((e)(e))
				((s)(s))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1956          1475778788156 structure
(_unit VHDL (dff 0 8 (structure 0 13 ))
	(_version vb4)
	(_time 1475778788157 2016.10.06 14:33:08)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e3e2e3b6e0e5a1b2e3a1ede0b1b3b1b1b1b1b1b3)
	(_entity
		(_time 1475777226569)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation master 0 27 (_component dlatch )
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
		)
		(_use (_entity . dlatch)
		)
	)
	(_instantiation n 0 28 (_component not1 )
		(_port
			((a)(e))
			((y)(i(1)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation slave 0 30 (_component dlatch )
		(_port
			((e)(i(1)))
			((d)(i(0)))
			((q)(q))
		)
		(_use (_entity . dlatch)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 2482          1475778788168 strucure
(_unit VHDL (shiftregister 0 10 (strucure 0 17 ))
	(_version vb4)
	(_time 1475778788169 2016.10.06 14:33:08)
	(_source (\./../src/shift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e2e5e3b8e0eaa1b3b1a3ece4b1b2b1b0b1beb0b4)
	(_entity
		(_time 1475778406103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dff
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift0 0 31 (_component dff )
		(_port
			((e)(e))
			((d)(a))
			((q)(i(0)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift1 0 32 (_component dff )
		(_port
			((e)(e))
			((d)(i(0)))
			((q)(i(1)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift2 0 33 (_component dff )
		(_port
			((e)(e))
			((d)(i(1)))
			((q)(i(2)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift3 0 34 (_component dff )
		(_port
			((e)(e))
			((d)(i(2)))
			((q)(i(3)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift4 0 35 (_component dff )
		(_port
			((e)(e))
			((d)(i(3)))
			((q)(i(4)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift5 0 36 (_component dff )
		(_port
			((e)(e))
			((d)(i(4)))
			((q)(i(5)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift6 0 37 (_component dff )
		(_port
			((e)(e))
			((d)(i(5)))
			((q)(i(6)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift7 0 38 (_component dff )
		(_port
			((e)(e))
			((d)(i(6)))
			((q)(f))
		)
		(_use (_entity . dff)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~6}~13 0 26 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 841           1475779119570 Behavior
(_unit VHDL (not1 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475779119571 2016.10.06 14:38:39)
	(_source (\./../src/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 386d643d666e682b396a7d623f3f3c3b393e6d3e6e)
	(_entity
		(_time 1475774976520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((y)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000049 55 886           1475779119657 behavior
(_unit VHDL (or2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475779119658 2016.10.06 14:38:39)
	(_source (\./../src/or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 96c3c99892c4c080c0c584c9c590c09194959490c0)
	(_entity
		(_time 1475774976956)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 888           1475779119739 behavior
(_unit VHDL (and2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475779119740 2016.10.06 14:38:39)
	(_source (\./../src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4b1ecb7b5b3b4f7e6b6f5bee0e2e0e7e6e2e5e2b1)
	(_entity
		(_time 1475774977120)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3114          1475779119805 strucure
(_unit VHDL (jkff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475779119806 2016.10.06 14:38:39)
	(_source (\./../src/jkff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 227722267275703426776378212424242424732470)
	(_entity
		(_time 1475774977205)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a0 0 42 (_component and2 )
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation a1 0 43 (_component and2 )
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation o0 0 45 (_component or2 )
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation o1 0 46 (_component or2 )
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation n0 0 48 (_component not1 )
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation n1 0 49 (_component not1 )
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((q)(i(2))))(_simpleassign BUF)(_target(3))(_sensitivity(5(2))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((notQ)(i(5))))(_simpleassign BUF)(_target(4))(_sensitivity(5(5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 2 -1
	)
)
I 000049 55 1970          1475779119887 strucure
(_unit VHDL (dlatch 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475779119888 2016.10.06 14:38:39)
	(_source (\./../src/dlatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 80d5d58ed3d7d59785d393dad9868486d386818784)
	(_entity
		(_time 1475777035660)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(jkff
			(_object
				(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation n0 0 36 (_component not1 )
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation jkff1 0 37 (_component jkff )
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
		)
		(_use (_entity . jkff)
			(_port
				((r)(r))
				((e)(e))
				((s)(s))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1956          1475779119899 structure
(_unit VHDL (dff 0 8 (structure 0 13 ))
	(_version vb4)
	(_time 1475779119900 2016.10.06 14:38:39)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 90c5c59f96c7c28695c486cac79694969696969694)
	(_entity
		(_time 1475777226569)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation master 0 27 (_component dlatch )
		(_port
			((e)(e))
			((d)(d))
			((q)(i(0)))
		)
		(_use (_entity . dlatch)
		)
	)
	(_instantiation n 0 28 (_component not1 )
		(_port
			((a)(e))
			((y)(i(1)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation slave 0 30 (_component dlatch )
		(_port
			((e)(i(1)))
			((d)(i(0)))
			((q)(q))
		)
		(_use (_entity . dlatch)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 2664          1475779119912 strucure
(_unit VHDL (shiftregister 0 10 (strucure 0 17 ))
	(_version vb4)
	(_time 1475779119913 2016.10.06 14:38:39)
	(_source (\./../src/shift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 90c4c29f98c7cd86949484cbc39695969796999793)
	(_entity
		(_time 1475778406103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dff
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift0 0 31 (_component dff )
		(_port
			((e)(e))
			((d)(a))
			((q)(i(0)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift1 0 32 (_component dff )
		(_port
			((e)(e))
			((d)(i(0)))
			((q)(i(1)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift2 0 33 (_component dff )
		(_port
			((e)(e))
			((d)(i(1)))
			((q)(i(2)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift3 0 34 (_component dff )
		(_port
			((e)(e))
			((d)(i(2)))
			((q)(i(3)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift4 0 35 (_component dff )
		(_port
			((e)(e))
			((d)(i(3)))
			((q)(i(4)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift5 0 36 (_component dff )
		(_port
			((e)(e))
			((d)(i(4)))
			((q)(i(5)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift6 0 37 (_component dff )
		(_port
			((e)(e))
			((d)(i(5)))
			((q)(i(6)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift7 0 38 (_component dff )
		(_port
			((e)(e))
			((d)(i(6)))
			((q)(i(7)))
		)
		(_use (_entity . dff)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~7}~13 0 26 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_alias((f)(i(7))))(_simpleassign BUF)(_target(2))(_sensitivity(3(7))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 1 -1
	)
)
I 000049 55 841           1475779568973 Behavior
(_unit VHDL (not1 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475779568974 2016.10.06 14:46:08)
	(_source (\./../src/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a8fff9fff6fef8bba9faedf2afafacaba9aefdaefe)
	(_entity
		(_time 1475774976520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((y)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000049 55 886           1475779569061 behavior
(_unit VHDL (or2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475779569062 2016.10.06 14:46:09)
	(_source (\./../src/or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 065155010254501050551459550050010405040050)
	(_entity
		(_time 1475774976956)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 888           1475779569127 behavior
(_unit VHDL (and2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475779569128 2016.10.06 14:46:09)
	(_source (\./../src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44134046151314574616551e404240474642454211)
	(_entity
		(_time 1475774977120)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3114          1475779569194 strucure
(_unit VHDL (jkff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475779569195 2016.10.06 14:46:09)
	(_source (\./../src/jkff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 83d4d78dd2d4d19587d6c2d9808585858585d285d1)
	(_entity
		(_time 1475774977205)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a0 0 42 (_component and2 )
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation a1 0 43 (_component and2 )
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation o0 0 45 (_component or2 )
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation o1 0 46 (_component or2 )
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation n0 0 48 (_component not1 )
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation n1 0 49 (_component not1 )
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((q)(i(2))))(_simpleassign BUF)(_target(3))(_sensitivity(5(2))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((notQ)(i(5))))(_simpleassign BUF)(_target(4))(_sensitivity(5(5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 2 -1
	)
)
I 000049 55 1970          1475779569268 strucure
(_unit VHDL (dlatch 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475779569269 2016.10.06 14:46:09)
	(_source (\./../src/dlatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d186d083838684c6d482c28b88d7d5d782d7d0d6d5)
	(_entity
		(_time 1475777035660)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(jkff
			(_object
				(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation n0 0 36 (_component not1 )
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation jkff1 0 37 (_component jkff )
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
		)
		(_use (_entity . jkff)
			(_port
				((r)(r))
				((e)(e))
				((s)(s))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 2083          1475779569281 structure
(_unit VHDL (dff 0 8 (structure 0 13 ))
	(_version vb4)
	(_time 1475779569282 2016.10.06 14:46:09)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0b7e1b3e6b7b2f6e5b2f6bab7e6e4e6e6e6e6e6e4)
	(_entity
		(_time 1475777226569)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation n1 0 27 (_component not1 )
		(_port
			((a)(e))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation master 0 29 (_component dlatch )
		(_port
			((e)(i(2)))
			((d)(d))
			((q)(i(0)))
		)
		(_use (_entity . dlatch)
		)
	)
	(_instantiation n 0 30 (_component not1 )
		(_port
			((a)(e))
			((y)(i(1)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation slave 0 32 (_component dlatch )
		(_port
			((e)(i(1)))
			((d)(i(0)))
			((q)(q))
		)
		(_use (_entity . dlatch)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~2}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 2))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~2}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 2664          1475779569293 strucure
(_unit VHDL (shiftregister 0 10 (strucure 0 17 ))
	(_version vb4)
	(_time 1475779569294 2016.10.06 14:46:09)
	(_source (\./../src/shift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0b6e6b3e8b7bdf6e4e4f4bbb3e6e5e6e7e6e9e7e3)
	(_entity
		(_time 1475778406103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dff
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift0 0 31 (_component dff )
		(_port
			((e)(e))
			((d)(a))
			((q)(i(0)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift1 0 32 (_component dff )
		(_port
			((e)(e))
			((d)(i(0)))
			((q)(i(1)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift2 0 33 (_component dff )
		(_port
			((e)(e))
			((d)(i(1)))
			((q)(i(2)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift3 0 34 (_component dff )
		(_port
			((e)(e))
			((d)(i(2)))
			((q)(i(3)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift4 0 35 (_component dff )
		(_port
			((e)(e))
			((d)(i(3)))
			((q)(i(4)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift5 0 36 (_component dff )
		(_port
			((e)(e))
			((d)(i(4)))
			((q)(i(5)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift6 0 37 (_component dff )
		(_port
			((e)(e))
			((d)(i(5)))
			((q)(i(6)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift7 0 38 (_component dff )
		(_port
			((e)(e))
			((d)(i(6)))
			((q)(i(7)))
		)
		(_use (_entity . dff)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~7}~13 0 26 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_alias((f)(i(7))))(_simpleassign BUF)(_target(2))(_sensitivity(3(7))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 1 -1
	)
)
I 000049 55 841           1475779888973 Behavior
(_unit VHDL (not1 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475779888974 2016.10.06 14:51:28)
	(_source (\./../src/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ada3fefaaffbfdbeacffe8f7aaaaa9aeacabf8abfb)
	(_entity
		(_time 1475774976520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((y)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000049 55 886           1475779889060 behavior
(_unit VHDL (or2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475779889061 2016.10.06 14:51:29)
	(_source (\./../src/or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fbf5abaaaba9adedada8e9a4a8fdadfcf9f8f9fdad)
	(_entity
		(_time 1475774976956)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 888           1475779889121 behavior
(_unit VHDL (and2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475779889122 2016.10.06 14:51:29)
	(_source (\./../src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a343c3f3e6d6a2938682b603e3c3e39383c3b3c6f)
	(_entity
		(_time 1475774977120)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3114          1475779889188 strucure
(_unit VHDL (jkff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475779889189 2016.10.06 14:51:29)
	(_source (\./../src/jkff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8886de86d2dfda9e8cddc9d28b8e8e8e8e8ed98eda)
	(_entity
		(_time 1475774977205)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a0 0 42 (_component and2 )
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation a1 0 43 (_component and2 )
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation o0 0 45 (_component or2 )
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation o1 0 46 (_component or2 )
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation n0 0 48 (_component not1 )
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation n1 0 49 (_component not1 )
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((q)(i(2))))(_simpleassign BUF)(_target(3))(_sensitivity(5(2))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((notQ)(i(5))))(_simpleassign BUF)(_target(4))(_sensitivity(5(5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 2 -1
	)
)
I 000049 55 1970          1475779889255 strucure
(_unit VHDL (dlatch 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475779889256 2016.10.06 14:51:29)
	(_source (\./../src/dlatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6c8c593939193d1c395d59c9fc0c2c095c0c7c1c2)
	(_entity
		(_time 1475777035660)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(jkff
			(_object
				(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation n0 0 36 (_component not1 )
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation jkff1 0 37 (_component jkff )
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
		)
		(_use (_entity . jkff)
			(_port
				((r)(r))
				((e)(e))
				((s)(s))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1956          1475779889267 structure
(_unit VHDL (dff 0 8 (structure 0 13 ))
	(_version vb4)
	(_time 1475779889268 2016.10.06 14:51:29)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d6d8d584d68184c0d382c08c81d0d2d0d0d0d0d0d2)
	(_entity
		(_time 1475777226569)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation n 0 28 (_component not1 )
		(_port
			((a)(e))
			((y)(i(0)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation master 0 29 (_component dlatch )
		(_port
			((e)(i(0)))
			((d)(d))
			((q)(i(1)))
		)
		(_use (_entity . dlatch)
		)
	)
	(_instantiation slave 0 30 (_component dlatch )
		(_port
			((e)(e))
			((d)(i(1)))
			((q)(q))
		)
		(_use (_entity . dlatch)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 2664          1475779889280 strucure
(_unit VHDL (shiftregister 0 10 (strucure 0 17 ))
	(_version vb4)
	(_time 1475779889281 2016.10.06 14:51:29)
	(_source (\./../src/shift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d6d9d284d8818bc0d2d2c28d85d0d3d0d1d0dfd1d5)
	(_entity
		(_time 1475778406103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dff
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift0 0 31 (_component dff )
		(_port
			((e)(e))
			((d)(a))
			((q)(i(0)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift1 0 32 (_component dff )
		(_port
			((e)(e))
			((d)(i(0)))
			((q)(i(1)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift2 0 33 (_component dff )
		(_port
			((e)(e))
			((d)(i(1)))
			((q)(i(2)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift3 0 34 (_component dff )
		(_port
			((e)(e))
			((d)(i(2)))
			((q)(i(3)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift4 0 35 (_component dff )
		(_port
			((e)(e))
			((d)(i(3)))
			((q)(i(4)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift5 0 36 (_component dff )
		(_port
			((e)(e))
			((d)(i(4)))
			((q)(i(5)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift6 0 37 (_component dff )
		(_port
			((e)(e))
			((d)(i(5)))
			((q)(i(6)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift7 0 38 (_component dff )
		(_port
			((e)(e))
			((d)(i(6)))
			((q)(i(7)))
		)
		(_use (_entity . dff)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~7}~13 0 26 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_assignment (_simple)(_alias((f)(i(7))))(_simpleassign BUF)(_target(2))(_sensitivity(3(7))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 1 -1
	)
)
I 000049 55 841           1475779940229 Behavior
(_unit VHDL (not1 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475779940230 2016.10.06 14:52:20)
	(_source (\./../src/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebe9ebb8efbdbbf8eab9aeb1ececefe8eaedbeedbd)
	(_entity
		(_time 1475774976520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((y)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000049 55 886           1475779940308 behavior
(_unit VHDL (or2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475779940309 2016.10.06 14:52:20)
	(_source (\./../src/or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 393b393d326b6f2f6f6a2b666a3f6f3e3b3a3b3f6f)
	(_entity
		(_time 1475774976956)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 888           1475779940371 behavior
(_unit VHDL (and2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475779940372 2016.10.06 14:52:20)
	(_source (\./../src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 787a2f79252f286b7a2a69227c7e7c7b7a7e797e2d)
	(_entity
		(_time 1475774977120)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3114          1475779940437 strucure
(_unit VHDL (jkff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475779940438 2016.10.06 14:52:20)
	(_source (\./../src/jkff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b4b1e2e2e1e4a0b2e3f7ecb5b0b0b0b0b0e7b0e4)
	(_entity
		(_time 1475774977205)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a0 0 42 (_component and2 )
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation a1 0 43 (_component and2 )
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation o0 0 45 (_component or2 )
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation o1 0 46 (_component or2 )
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation n0 0 48 (_component not1 )
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation n1 0 49 (_component not1 )
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((q)(i(2))))(_simpleassign BUF)(_target(3))(_sensitivity(5(2))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((notQ)(i(5))))(_simpleassign BUF)(_target(4))(_sensitivity(5(5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 2 -1
	)
)
I 000049 55 1970          1475779940503 strucure
(_unit VHDL (dlatch 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475779940504 2016.10.06 14:52:20)
	(_source (\./../src/dlatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4f6a6a4a3a3a1e3f1a7e7aeadf2f0f2a7f2f5f3f0)
	(_entity
		(_time 1475777035660)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(jkff
			(_object
				(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation n0 0 36 (_component not1 )
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation jkff1 0 37 (_component jkff )
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
		)
		(_use (_entity . jkff)
			(_port
				((r)(r))
				((e)(e))
				((s)(s))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1956          1475779940515 structure
(_unit VHDL (dff 0 8 (structure 0 13 ))
	(_version vb4)
	(_time 1475779940516 2016.10.06 14:52:20)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04070002065356120150125e530200020202020200)
	(_entity
		(_time 1475777226569)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation n 0 28 (_component not1 )
		(_port
			((a)(e))
			((y)(i(0)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation master 0 29 (_component dlatch )
		(_port
			((e)(i(0)))
			((d)(d))
			((q)(i(1)))
		)
		(_use (_entity . dlatch)
		)
	)
	(_instantiation slave 0 30 (_component dlatch )
		(_port
			((e)(e))
			((d)(i(1)))
			((q)(q))
		)
		(_use (_entity . dlatch)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 2482          1475779940528 strucure
(_unit VHDL (shiftregister 0 10 (strucure 0 17 ))
	(_version vb4)
	(_time 1475779940529 2016.10.06 14:52:20)
	(_source (\./../src/shift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14161713184349021012004f4712111213121d1317)
	(_entity
		(_time 1475778406103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dff
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift0 0 31 (_component dff )
		(_port
			((e)(e))
			((d)(a))
			((q)(i(0)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift1 0 32 (_component dff )
		(_port
			((e)(e))
			((d)(i(0)))
			((q)(i(1)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift2 0 33 (_component dff )
		(_port
			((e)(e))
			((d)(i(1)))
			((q)(i(2)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift3 0 34 (_component dff )
		(_port
			((e)(e))
			((d)(i(2)))
			((q)(i(3)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift4 0 35 (_component dff )
		(_port
			((e)(e))
			((d)(i(3)))
			((q)(i(4)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift5 0 36 (_component dff )
		(_port
			((e)(e))
			((d)(i(4)))
			((q)(i(5)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift6 0 37 (_component dff )
		(_port
			((e)(e))
			((d)(i(5)))
			((q)(i(6)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift7 0 38 (_component dff )
		(_port
			((e)(e))
			((d)(i(6)))
			((q)(f))
		)
		(_use (_entity . dff)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~6}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 6))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~6}~13 0 26 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000049 55 841           1475780695148 Behavior
(_unit VHDL (not1 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475780695149 2016.10.06 15:04:55)
	(_source (\./../src/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2a0a4a2a6a4a2e1f3a0b7a8f5f5f6f1f3f4a7f4a4)
	(_entity
		(_time 1475774976520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((y)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
I 000049 55 886           1475780695235 behavior
(_unit VHDL (or2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475780695236 2016.10.06 15:04:55)
	(_source (\./../src/or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50020252520206460603420f035606575253525606)
	(_entity
		(_time 1475774976956)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 888           1475780695297 behavior
(_unit VHDL (and2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475780695298 2016.10.06 15:04:55)
	(_source (\./../src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8edc8b808ed9de9d8cdc9fd48a888a8d8c888f88db)
	(_entity
		(_time 1475774977120)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 3114          1475780695362 strucure
(_unit VHDL (jkff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475780695363 2016.10.06 15:04:55)
	(_source (\./../src/jkff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cd9f9898cb9a9fdbc9988c97cecbcbcbcbcb9ccb9f)
	(_entity
		(_time 1475774977205)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a0 0 42 (_component and2 )
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation a1 0 43 (_component and2 )
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation o0 0 45 (_component or2 )
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation o1 0 46 (_component or2 )
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation n0 0 48 (_component not1 )
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation n1 0 49 (_component not1 )
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((q)(i(2))))(_simpleassign BUF)(_target(3))(_sensitivity(5(2))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((notQ)(i(5))))(_simpleassign BUF)(_target(4))(_sensitivity(5(5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 2 -1
	)
)
I 000049 55 1970          1475780695427 strucure
(_unit VHDL (dlatch 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475780695428 2016.10.06 15:04:55)
	(_source (\./../src/dlatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b590a0d0a5c5e1c0e581851520d0f0d580d0a0c0f)
	(_entity
		(_time 1475777035660)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(jkff
			(_object
				(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation n0 0 36 (_component not1 )
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation jkff1 0 37 (_component jkff )
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
		)
		(_use (_entity . jkff)
			(_port
				((r)(r))
				((e)(e))
				((s)(s))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000050 55 1956          1475780695440 structure
(_unit VHDL (dff 0 8 (structure 0 13 ))
	(_version vb4)
	(_time 1475780695441 2016.10.06 15:04:55)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1b491a1c4f4c490d1e4f0d414c1d1f1d1d1d1d1d1f)
	(_entity
		(_time 1475777226569)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation n 0 28 (_component not1 )
		(_port
			((a)(e))
			((y)(i(0)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation master 0 29 (_component dlatch )
		(_port
			((e)(i(0)))
			((d)(d))
			((q)(i(1)))
		)
		(_use (_entity . dlatch)
		)
	)
	(_instantiation slave 0 30 (_component dlatch )
		(_port
			((e)(e))
			((d)(i(1)))
			((q)(q))
		)
		(_use (_entity . dlatch)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000049 55 841           1475780848568 Behavior
(_unit VHDL (not1 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475780848569 2016.10.06 15:07:28)
	(_source (\./../src/not1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 45414247161315564417001f424241464443104313)
	(_entity
		(_time 1475774976520)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((y)(a)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . Behavior 1 -1
	)
)
V 000049 55 886           1475780848655 behavior
(_unit VHDL (or2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475780848656 2016.10.06 15:07:28)
	(_source (\./../src/or2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3a7a7f5a2f1f5b5f5f0b1fcf0a5f5a4a1a0a1a5f5)
	(_entity
		(_time 1475774976956)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
V 000049 55 888           1475780848718 behavior
(_unit VHDL (and2 0 10 (behavior 0 17 ))
	(_version vb4)
	(_time 1475780848719 2016.10.06 15:07:28)
	(_source (\./../src/and2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1e5b2b2b5b6b1f2e3b3f0bbe5e7e5e2e3e7e0e7b4)
	(_entity
		(_time 1475774977120)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_process
			(line__19(_architecture 0 0 19 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behavior 1 -1
	)
)
V 000049 55 3114          1475780848807 strucure
(_unit VHDL (jkff 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475780848808 2016.10.06 15:07:28)
	(_source (\./../src/jkff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3f3b3d3a3b686d293b6a7e653c39393939396e396d)
	(_entity
		(_time 1475774977205)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(and2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
		(or2
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
			)
		)
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation a0 0 42 (_component and2 )
		(_port
			((a)(r))
			((b)(e))
			((y)(i(0)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation a1 0 43 (_component and2 )
		(_port
			((a)(s))
			((b)(e))
			((y)(i(3)))
		)
		(_use (_entity . and2)
		)
	)
	(_instantiation o0 0 45 (_component or2 )
		(_port
			((a)(i(0)))
			((b)(i(5)))
			((y)(i(1)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation o1 0 46 (_component or2 )
		(_port
			((a)(i(3)))
			((b)(i(2)))
			((y)(i(4)))
		)
		(_use (_entity . or2)
		)
	)
	(_instantiation n0 0 48 (_component not1 )
		(_port
			((a)(i(1)))
			((y)(i(2)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation n1 0 49 (_component not1 )
		(_port
			((a)(i(4)))
			((y)(i(5)))
		)
		(_use (_entity . not1)
		)
	)
	(_object
		(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 5))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~5}~13 0 19 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((q)(i(2))))(_simpleassign BUF)(_target(3))(_sensitivity(5(2))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((notQ)(i(5))))(_simpleassign BUF)(_target(4))(_sensitivity(5(5))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . strucure 2 -1
	)
)
V 000049 55 1970          1475780848873 strucure
(_unit VHDL (dlatch 0 11 (strucure 0 18 ))
	(_version vb4)
	(_time 1475780848874 2016.10.06 15:07:28)
	(_source (\./../src/dlatch.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d792a7c7a2a286a782e6e27247b797b2e7b7c7a79)
	(_entity
		(_time 1475777035660)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(jkff
			(_object
				(_port (_internal r ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal notQ ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation n0 0 36 (_component not1 )
		(_port
			((a)(d))
			((y)(s1))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation jkff1 0 37 (_component jkff )
		(_port
			((r)(s1))
			((e)(e))
			((s)(d))
			((q)(q))
		)
		(_use (_entity . jkff)
			(_port
				((r)(r))
				((e)(e))
				((s)(s))
				((q)(q))
				((notQ)(notQ))
			)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_signal (_internal s1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000050 55 1956          1475780848885 structure
(_unit VHDL (dff 0 8 (structure 0 13 ))
	(_version vb4)
	(_time 1475780848886 2016.10.06 15:07:28)
	(_source (\./../src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d89da83dfdadf9b88d99bd7da8b898b8b8b8b8b89)
	(_entity
		(_time 1475777226569)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(not1
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
			)
		)
		(dlatch
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
			)
		)
	)
	(_instantiation n 0 28 (_component not1 )
		(_port
			((a)(e))
			((y)(i(0)))
		)
		(_use (_entity . not1)
		)
	)
	(_instantiation master 0 29 (_component dlatch )
		(_port
			((e)(i(0)))
			((d)(d))
			((q)(i(1)))
		)
		(_use (_entity . dlatch)
		)
	)
	(_instantiation slave 0 30 (_component dlatch )
		(_port
			((e)(e))
			((d)(i(1)))
			((q)(q))
		)
		(_use (_entity . dlatch)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 1))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~1}~13 0 25 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000049 55 2784          1475781067977 strucure
(_unit VHDL (shiftregister 0 10 (strucure 0 17 ))
	(_version vb4)
	(_time 1475781067978 2016.10.06 15:11:07)
	(_source (\./../src/shift.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d525a5e010a004b590b49060e5b585b5a5b545a5e)
	(_entity
		(_time 1475778406103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(dff
			(_object
				(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
			)
		)
	)
	(_instantiation shift0 0 31 (_component dff )
		(_port
			((e)(e))
			((d)(a))
			((q)(i(0)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift1 0 32 (_component dff )
		(_port
			((e)(e))
			((d)(i(0)))
			((q)(i(1)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift2 0 33 (_component dff )
		(_port
			((e)(e))
			((d)(i(1)))
			((q)(i(2)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift3 0 34 (_component dff )
		(_port
			((e)(e))
			((d)(i(2)))
			((q)(i(3)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift4 0 35 (_component dff )
		(_port
			((e)(e))
			((d)(i(3)))
			((q)(i(4)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift5 0 36 (_component dff )
		(_port
			((e)(e))
			((d)(i(4)))
			((q)(i(5)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift6 0 37 (_component dff )
		(_port
			((e)(e))
			((d)(i(5)))
			((q)(i(6)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation shift7 0 38 (_component dff )
		(_port
			((e)(e))
			((d)(i(6)))
			((q)(i(7)))
		)
		(_use (_entity . dff)
		)
	)
	(_object
		(_port (_internal e ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal f ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~7}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 7))))))
		(_signal (_internal i ~STD_LOGIC_VECTOR{0~to~7}~13 0 26 (_architecture (_uni ))))
		(_process
			(line__40(_architecture 0 0 40 (_process (_simple)(_sensitivity(3(7)))(_monitor))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_alias((f)(i(7))))(_simpleassign BUF)(_target(2))(_sensitivity(3(7))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(1162760004 )
	)
	(_model . strucure 2 -1
	)
)
