Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Basak, A., Bhunia, S., Tkacik, T., Ray, S.","Security Assurance for System-on-Chip Designs with Untrusted IPs",2017,"IEEE Transactions on Information Forensics and Security","12","7", 7833075,"1515","1528",,,10.1109/TIFS.2017.2658544,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85018975651&doi=10.1109%2fTIFS.2017.2658544&partnerID=40&md5=cede071a32cddf1d4ef1fd91a8a04452",Article,Scopus,2-s2.0-85018975651
"Amir, S., Shakya, B., Forte, D., Tehranipoor, M., Bhunia, S.","Comparative analysis of hardware obfuscation for IP protection",2017,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","Part F127756",,,"363","368",,,10.1145/3060403.3060495,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021241601&doi=10.1145%2f3060403.3060495&partnerID=40&md5=9bf195d50effda963fb5e3fcc2190cc2",Conference Paper,Scopus,2-s2.0-85021241601
"Karam, R., Paul, S., Puri, R., Bhunia, S.","Memory-centric reconfigurable accelerator for classification and machine learning applications",2017,"ACM Journal on Emerging Technologies in Computing Systems","13","3", 34,"","",,,10.1145/2997649,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019845195&doi=10.1145%2f2997649&partnerID=40&md5=f9927865b236e5e8e1e9267e4748fad2",Article,Scopus,2-s2.0-85019845195
"Chen, C., Zhang, F., Bhunia, S., Mandal, S.","Broadband quantitative NQR for authentication of vitamins and dietary supplements",2017,"Journal of Magnetic Resonance","278",,,"67","79",,,10.1016/j.jmr.2017.03.011,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85016512750&doi=10.1016%2fj.jmr.2017.03.011&partnerID=40&md5=d66e1cb8952b22deb57611ecfdb70dd1",Article,Scopus,2-s2.0-85016512750
"Contreras, G.K., Nahiyan, A., Bhunia, S., Forte, D., Tehranipoor, M.","Security vulnerability analysis of design-for-test exploits for asset protection in SoCs",2017,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 7858392,"617","622",,1,10.1109/ASPDAC.2017.7858392,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015295250&doi=10.1109%2fASPDAC.2017.7858392&partnerID=40&md5=4df591a017c1f8f893e1d391e108ac6a",Conference Paper,Scopus,2-s2.0-85015295250
"Karam, R., Hoque, T., Ray, S., Tehranipoor, M., Bhunia, S.","MUTARCH: Architectural diversity for FPGA device and IP security",2017,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 7858391,"611","616",,,10.1109/ASPDAC.2017.7858391,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015289806&doi=10.1109%2fASPDAC.2017.7858391&partnerID=40&md5=7ec185f79d42bf05fae08e84586864c6",Conference Paper,Scopus,2-s2.0-85015289806
"Hoque, T., Narasimhan, S., Wang, X., Mal-Sarkar, S., Bhunia, S.","Golden-Free Hardware Trojan Detection with High Sensitivity Under Process Noise",2017,"Journal of Electronic Testing: Theory and Applications (JETTA)","33","1",,"107","124",,,10.1007/s10836-016-5632-y,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85007418303&doi=10.1007%2fs10836-016-5632-y&partnerID=40&md5=ff90b6cbfd087714620ef66424976bb5",Article,Scopus,2-s2.0-85007418303
"Qian, W., Chen, P.-Y., Karam, R., Gao, L., Bhunia, S., Yu, S.","Energy-efficient adaptive computing with multifunctional memory",2017,"IEEE Transactions on Circuits and Systems II: Express Briefs","64","2", 7453154,"191","195",,,10.1109/TCSII.2016.2554958,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85011672488&doi=10.1109%2fTCSII.2016.2554958&partnerID=40&md5=7f7232dc6ae4f7a4b4fc2946d4d9a55d",Article,Scopus,2-s2.0-85011672488
"Karam, R., Majerus, S., Bourbeau, D., Damaser, M.S., Bhunia, S.","Ultralow-power data compression for implantable bladder pressure monitor: Algorithm and hardware implementation",2017,"Proceedings - 2016 IEEE Biomedical Circuits and Systems Conference, BioCAS 2016",,, 7833841,"500","503",,,10.1109/BioCAS.2016.7833841,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85014227708&doi=10.1109%2fBioCAS.2016.7833841&partnerID=40&md5=4f34355ed3588d96fb35ca0ab2b9ed15",Conference Paper,Scopus,2-s2.0-85014227708
"Chakraborty, R.S., Bhunia, S.","State space obfuscation and its application in hardware intellectual property protection",2017,"Hardware Protection through Obfuscation",,,,"189","220",,,10.1007/978-3-319-49019-9_8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015091637&doi=10.1007%2f978-3-319-49019-9_8&partnerID=40&md5=55cfd464ffad02fb294931c4ec4e42b1",Book Chapter,Scopus,2-s2.0-85015091637
"Bhunia, S., Ray, S., Sur-Kolay, S.","Fundamentals of IP and SoC security: Design, verification, and debug",2017,"Fundamentals of IP and SoC Security: Design, Verification, and Debug",,,,"1","316",,,10.1007/978-3-319-50057-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015002357&doi=10.1007%2f978-3-319-50057-7&partnerID=40&md5=21180f7219d221014054a7c8c845de99",Book,Scopus,2-s2.0-85015002357
"Guin, U., Bhunia, S., Forte, D., Tehranipoor, M.M.","SMA: A system-level mutual authentication for protecting electronic hardware and firmware",2017,"IEEE Transactions on Dependable and Secure Computing","14","3", 7585119,"265","278",,,10.1109/TDSC.2016.2615609,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021768835&doi=10.1109%2fTDSC.2016.2615609&partnerID=40&md5=0ddfbeae836c22dedd8a99afc66b44cf",Article,Scopus,2-s2.0-85021768835
"Ray, S., Sur-Kolay, S., Bhunia, S.","The landscape of SoC and IP security",2017,"Fundamentals of IP and SoC Security: Design, Verification, and Debug",,,,"1","8",,,10.1007/978-3-319-50057-7_1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015005569&doi=10.1007%2f978-3-319-50057-7_1&partnerID=40&md5=d790fcb0269dace19205e55b115f1a4f",Book Chapter,Scopus,2-s2.0-85015005569
"Qian, W., Babecki, C., Karam, R., Paul, S., Bhunia, S.","ENFIRE: A Spatio-Temporal Fine-Grained Reconfigurable Hardware",2017,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","25","1", 7499840,"177","188",,,10.1109/TVLSI.2016.2578933,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976320513&doi=10.1109%2fTVLSI.2016.2578933&partnerID=40&md5=ab3b1f1fa0f3a0baf1f14f78272a5b14",Article,Scopus,2-s2.0-84976320513
"Shomaji, S., Basak, A., Mandai, S., Karam, R., Bhunia, S.","A wearable carotid ultrasound assembly for early detection of cardiovascular diseases",2016,"2016 IEEE Healthcare Innovation Point-of-Care Technologies Conference, HI-POCT 2016",,, 7797686,"17","20",,,10.1109/HIC.2016.7797686,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010702210&doi=10.1109%2fHIC.2016.7797686&partnerID=40&md5=ba97dc0478c4f7e073b180daed44cc6a",Conference Paper,Scopus,2-s2.0-85010702210
"Karam, R., Puri, R., Bhunia, S.","Energy-Efficient Adaptive Hardware Accelerator for Text Mining Application Kernels",2016,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","24","12", 7468565,"3526","3537",,2,10.1109/TVLSI.2016.2555984,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84968747432&doi=10.1109%2fTVLSI.2016.2555984&partnerID=40&md5=1a0f2421cf01c2ed5416f6d66ed881b0",Article,Scopus,2-s2.0-84968747432
"Ray, S., Hoque, T., Basak, A., Bhunia, S.","The power play: Security-energy trade-offs in the IoT regime",2016,"Proceedings of the 34th IEEE International Conference on Computer Design, ICCD 2016",,, 7753360,"690","693",,,10.1109/ICCD.2016.7753360,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006699901&doi=10.1109%2fICCD.2016.7753360&partnerID=40&md5=777b1d7d12bd0fd14b656db802d4e355",Conference Paper,Scopus,2-s2.0-85006699901
"Ismari, D., Plusquellic, J., Lamech, C., Bhunia, S., Saqib, F.","On detecting delay anomalies introduced by hardware Trojans",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2967061,"","",,,10.1145/2966986.2967061,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85000948427&doi=10.1145%2f2966986.2967061&partnerID=40&md5=2e8219571b1e56b034587ff899dfcbdf",Conference Paper,Scopus,2-s2.0-85000948427
"Karam, R., Bhunia, S., Majerus, S., Brose, S.W., Damaser, M.S., Bourbeau, D.","Real-time, autonomous bladder event classification and closed-loop control from single-channel pressure data",2016,"Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS","2016-October",, 7592043,"5789","5792",,,10.1109/EMBC.2016.7592043,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85009105916&doi=10.1109%2fEMBC.2016.7592043&partnerID=40&md5=791da2526a1be4e90683eb10d99416cc",Conference Paper,Scopus,2-s2.0-85009105916
"Babecki, C., Qian, W., Paul, S., Karam, R., Bhunia, S.","An embedded memory-centric reconfigurable hardware accelerator for security applications",2016,"IEEE Transactions on Computers","65","10", 7366553,"3196","3202",,,10.1109/TC.2015.2512858,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987629318&doi=10.1109%2fTC.2015.2512858&partnerID=40&md5=b7aa526458b842dfd103ee8bc03d8b31",Article,Scopus,2-s2.0-84987629318
"Basak, A., Bhunia, S.","P-Val: Antifuse-Based Package-Level Defense Against Counterfeit ICs",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","7", 7329938,"1067","1078",,,10.1109/TCAD.2015.2501311,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976502179&doi=10.1109%2fTCAD.2015.2501311&partnerID=40&md5=d671c2b5d7e41d93c1b20012a9987bff",Article,Scopus,2-s2.0-84976502179
"Paley, S., Hoque, T., Bhunia, S.","Active protection against PCB physical tampering",2016,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2016-May",, 7479227,"356","361",,,10.1109/ISQED.2016.7479227,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973864089&doi=10.1109%2fISQED.2016.7479227&partnerID=40&md5=1698d3fb7202d9148d0439328ac39425",Conference Paper,Scopus,2-s2.0-84973864089
"Chen, C., Zhang, F., Barras, J., Althoefer, K., Bhunia, S., Mandal, S.","Authentication of Medicines Using Nuclear Quadrupole Resonance Spectroscopy",2016,"IEEE/ACM Transactions on Computational Biology and Bioinformatics","13","3", 7364213,"417","430",,4,10.1109/TCBB.2015.2511763,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976560659&doi=10.1109%2fTCBB.2015.2511763&partnerID=40&md5=c59e8d4e0944826f6f3a961dbdc9b985",Article,Scopus,2-s2.0-84976560659
"Karam, R., Bourbeau, D., Majerus, S., Makovey, I., Goldman, H.B., Damaser, M.S., Bhunia, S.","Real-time classification of bladder events for effective diagnosis and treatment of urinary incontinence",2016,"IEEE Transactions on Biomedical Engineering","63","4", 7208819,"721","729",,4,10.1109/TBME.2015.2469604,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963611479&doi=10.1109%2fTBME.2015.2469604&partnerID=40&md5=00b05598e879fd1bc294a5dc5b85b752",Article,Scopus,2-s2.0-84963611479
"Hennessy, A., Zheng, Y., Bhunia, S.","JTAG-based robust PCB authentication for protection against counterfeiting attacks",2016,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","25-28-January-2016",, 7427989,"56","61",,,10.1109/ASPDAC.2016.7427989,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84996967167&doi=10.1109%2fASPDAC.2016.7427989&partnerID=40&md5=4da80fa985e64d4cfdff83a31de07202",Conference Paper,Scopus,2-s2.0-84996967167
"Basak, A., Bhunia, S., Ray, S.","A flexible architecture for systematic implementation of SoC security policies",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372616,"536","543",,8,10.1109/ICCAD.2015.7372616,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964425579&doi=10.1109%2fICCAD.2015.7372616&partnerID=40&md5=6af3dc5184b252b1d516e5d5a31718ba",Conference Paper,Scopus,2-s2.0-84964425579
"Zheng, Y., Yang, S., Bhunia, S.","SeMIA: Self-Similarity-Based IC Integrity Analysis",2016,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","35","1", 7131524,"37","48",,4,10.1109/TCAD.2015.2449231,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961753626&doi=10.1109%2fTCAD.2015.2449231&partnerID=40&md5=683af0780534e0902298216eeab3f254",Article,Scopus,2-s2.0-84961753626
"Karam, R., Hoque, T., Ray, S., Tehranipoor, M., Bhunia, S.","Robust bitstream protection in FPGA-based systems through low-overhead obfuscation",2016,"2016 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2016",,, 7857187,"","",,,10.1109/ReConFig.2016.7857187,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015052220&doi=10.1109%2fReConFig.2016.7857187&partnerID=40&md5=bc3733c223333f224cc71a8a66a15653",Conference Paper,Scopus,2-s2.0-85015052220
"Basak, A., Zhang, F., Bhunia, S.","PiRA: IC authentication utilizing intrinsic variations in pin resistance",2015,"Proceedings - International Test Conference","2015-November",, 7342388,"","",,,10.1109/TEST.2015.7342388,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958614912&doi=10.1109%2fTEST.2015.7342388&partnerID=40&md5=8825f89c185966a771ea41895ba63dea",Conference Paper,Scopus,2-s2.0-84958614912
"Karam, R., Yang, K., Bhunia, S.","Energy-efficient reconfigurable computing using Spintronic memory",2015,"Midwest Symposium on Circuits and Systems","2015-September",, 7282213,"","",,1,10.1109/MWSCAS.2015.7282213,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962128801&doi=10.1109%2fMWSCAS.2015.7282213&partnerID=40&md5=4028711ada385e381fecfb61f8986fd6",Conference Paper,Scopus,2-s2.0-84962128801
"Chakraborty, R.S., Zheng, Y., Bhunia, S.","Obfuscation-based secure soc design for protection against piracy and trojan attacks",2015,"Secure System Design and Trustable Computing",,,,"269","299",,,10.1007/978-3-319-14971-4_8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955389716&doi=10.1007%2f978-3-319-14971-4_8&partnerID=40&md5=dcab915135265b4cba6e57451cd1586c",Book Chapter,Scopus,2-s2.0-84955389716
"Karam, R., Puri, R., Ghosh, S., Bhunia, S.","Emerging Trends in Design and Applications of Memory-Based Computing and Content-Addressable Memories",2015,"Proceedings of the IEEE","103","8", 7159147,"1311","1330",,8,10.1109/JPROC.2015.2434888,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937239578&doi=10.1109%2fJPROC.2015.2434888&partnerID=40&md5=ca2d653d1ce3c042759bf42859a32998",Review,Scopus,2-s2.0-84937239578
"Wang, X., Zheng, Y., Basak, A., Bhunia, S.","IIPS: Infrastructure IP for secure SoC design",2015,"IEEE Transactions on Computers","64","8", 6915693,"2226","2238",,8,10.1109/TC.2014.2360535,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84960917204&doi=10.1109%2fTC.2014.2360535&partnerID=40&md5=3761d9510f22b5d5d0b149bf490dcc42",Article,Scopus,2-s2.0-84960917204
"Chen, W., Lu, W., Long, B., Li, Y., Gilmer, D., Bersuker, G., Bhunia, S., Jha, R.","Switching characteristics of W/Zr/HfO&lt;inf&gt;2&lt;/inf&gt;/TiN ReRAM devices for multi-level cell non-volatile memory applications",2015,"Semiconductor Science and Technology","30","7", 075002,"","",,2,10.1088/0268-1242/30/7/075002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937200229&doi=10.1088%2f0268-1242%2f30%2f7%2f075002&partnerID=40&md5=6394f430f04f9a509a9b32138d1faca8",Article,Scopus,2-s2.0-84937200229
"Yueh, W., Chatterjee, S., Zia, M., Bhunia, S., Mukhopadhyay, S.","A memory-based logic block with optimized-for-read SRAM for energy-efficient reconfigurable computing fabric",2015,"IEEE Transactions on Circuits and Systems II: Express Briefs","62","6", 7051284,"593","597",,1,10.1109/TCSII.2015.2407792,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84930934569&doi=10.1109%2fTCSII.2015.2407792&partnerID=40&md5=a93a442fd875f9669ef7b5a3ea5ae403",Article,Scopus,2-s2.0-84930934569
"Paul, S., Krishna, A., Qian, W., Karam, R., Bhunia, S.","MAHA: An energy-efficient malleable hardware accelerator for data-intensive applications",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","6", 6891374,"1005","1016",,7,10.1109/TVLSI.2014.2332538,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84930506059&doi=10.1109%2fTVLSI.2014.2332538&partnerID=40&md5=2eae18f4019120a3562719617b4c0e99",Article,Scopus,2-s2.0-84930506059
"Zheng, Y., Wang, X., Bhunia, S.","SACCI: Scan-based characterization through clock phase sweep for counterfeit chip detection",2015,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","23","5", 6837518,"831","841",,3,10.1109/TVLSI.2014.2326556,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928719792&doi=10.1109%2fTVLSI.2014.2326556&partnerID=40&md5=0456351056363a203f3b50d985915622",Article,Scopus,2-s2.0-84928719792
"Roy, K., Fan, D., Fong, X., Kim, Y., Sharad, M., Paul, S., Chatterjee, S., Bhunia, S., Mukhopadhyay, S.","Exploring Spin Transfer Torque Devices for Unconventional Computing",2015,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems",,,,"","",,4,10.1109/JETCAS.2015.2405171,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84924567257&doi=10.1109%2fJETCAS.2015.2405171&partnerID=40&md5=07591cf332085ce82d23ef14b8956e21",Article in Press,Scopus,2-s2.0-84924567257
"Mukhopadhyay, S., Bhunia, S., Hunter, H.C., Roy, K.","Guest editorial computing in emerging technologies (second issue)",2015,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","5","1", 7047905,"1","4",,,10.1109/JETCAS.2015.2403551,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84925037271&doi=10.1109%2fJETCAS.2015.2403551&partnerID=40&md5=1a8e41b55465f162e1dbfa9fb55e092d",Editorial,Scopus,2-s2.0-84925037271
"Roy, K., Fan, D., Fong, X., Kim, Y., Paul, S., Chatterjee, S., Bhunia, S., Mukhopadhyay, S.","Exploring spin transfer torque devices for unconventional computing",2015,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","5","1", 7055378,"5","16",,4,10.1109/JETCAS.2015.2405171,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84925040658&doi=10.1109%2fJETCAS.2015.2405171&partnerID=40&md5=b68678b1d4f1ed1074569372a37254d4",Article,Scopus,2-s2.0-84925040658
"Bhunia, S., Majerus, S.J.A., Sawan, M.","Preface",2015,"Implantable Biomedical Microsystems: Design Principles and Applications",,,,"xiii","",,,10.1016/B978-0-323-26208-8.09997-0,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943532432&doi=10.1016%2fB978-0-323-26208-8.09997-0&partnerID=40&md5=bd2f896d6c633f0385af3d4d27c520f5",Editorial,Scopus,2-s2.0-84943532432
"Bhunia, S., Majerus, S.J.A., Sawan, M.","Introduction",2015,"Implantable Biomedical Microsystems: Design Principles and Applications",,,,"3","12",,,10.1016/B978-0-323-26208-8.00001-7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943541372&doi=10.1016%2fB978-0-323-26208-8.00001-7&partnerID=40&md5=23dbc2eb3ef9ca6478565ea509380ac8",Editorial,Scopus,2-s2.0-84943541372
"Bhunia, S., Majerus, S.J.A., Sawan, M.","Implantable Biomedical Microsystems: Design Principles and Applications",2015,"Implantable Biomedical Microsystems: Design Principles and Applications",,,,"1","322",,,10.1016/C2013-0-12618-9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943560173&doi=10.1016%2fC2013-0-12618-9&partnerID=40&md5=94fc8b0c2f911f99143bfc5832268f7c",Book,Scopus,2-s2.0-84943560173
"Che, W., Plusquellic, J., Bhunia, S.","A non-volatile memory based physically unclonable function without helper data",2015,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2015-January","January", 7001345,"148","153",,11,10.1109/ICCAD.2014.7001345,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936856849&doi=10.1109%2fICCAD.2014.7001345&partnerID=40&md5=3075df14a7c7200215b676dfe029ce17",Conference Paper,Scopus,2-s2.0-84936856849
"Jang, J.-W., Park, J., Ghosh, S., Bhunia, S.","Self-correcting STTRAM under magnetic field attacks",2015,"Proceedings - Design Automation Conference","2015-July",, 7167261,"","",,9,10.1145/2744769.2744909,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944088467&doi=10.1145%2f2744769.2744909&partnerID=40&md5=6b0bf4e85e765237bbc5cc232dd57222",Conference Paper,Scopus,2-s2.0-84944088467
"Robinson, W.H., Potkonjak, M., Bhunia, S.","Welcome message",2015,"Proceedings of the 2015 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2015",,, 7140226,"ii","",,,10.1109/HST.2015.7140226,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942673361&doi=10.1109%2fHST.2015.7140226&partnerID=40&md5=88deabdbba83b74ff700042bdc3fe789",Editorial,Scopus,2-s2.0-84942673361
"Ray, S., Yang, J., Basak, A., Bhunia, S.","Correctness and security at odds: Post-silicon validation of modern SoC designs",2015,"Proceedings - Design Automation Conference","2015-July",, 7167332,"","",,15,10.1145/2744769.2754896,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944080757&doi=10.1145%2f2744769.2754896&partnerID=40&md5=236f6dde4ae5bdd945252f352e41cfc9",Conference Paper,Scopus,2-s2.0-84944080757
"He, T., Zhang, F., Bhunia, S., Feng, P.X.-L.","Silicon Carbide (SiC) nanoelectromechanical antifuse for Ultralow-Power One-Time-Programmable (OTP) FPGA interconnects",2015,"IEEE Journal of the Electron Devices Society","3","4", 7083695,"323","335",,2,10.1109/JEDS.2015.2421301,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933508738&doi=10.1109%2fJEDS.2015.2421301&partnerID=40&md5=bde402d636bbbb34c5be3ff1c1e2c255",Article,Scopus,2-s2.0-84933508738
"Zhang, F., Hennessy, A., Bhunia, S.","Robust counterfeit PCB detection exploiting intrinsic trace impedance variations",2015,"Proceedings of the IEEE VLSI Test Symposium","2015-January",, 7116294,"","",,10,10.1109/VTS.2015.7116294,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84940416711&doi=10.1109%2fVTS.2015.7116294&partnerID=40&md5=1770eed6ee650e751d50c26cde9a71e7",Conference Paper,Scopus,2-s2.0-84940416711
"Basak, A., Ranganathan, V., Bhunia, S.","Implantable ultrasonic imaging assembly for automated monitoring of internal organs",2014,"IEEE Transactions on Biomedical Circuits and Systems","8","6", 6809222,"881","890",,,10.1109/TBCAS.2014.2304636,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84921535817&doi=10.1109%2fTBCAS.2014.2304636&partnerID=40&md5=acb50616786e7e764ecbff633702f54a",Article,Scopus,2-s2.0-84921535817
"Mukhopadhyay, S., Bhunia, S., Hunter, H.C., Roy, K.","Guest editorial computing in emerging technologies (First issue)",2014,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","4","4", 6948289,"377","379",,,10.1109/JETCAS.2014.2361417,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919483259&doi=10.1109%2fJETCAS.2014.2361417&partnerID=40&md5=d98edfc3ba6467d1e64c5b0209ea01c0",Editorial,Scopus,2-s2.0-84919483259
"Paul, S., Krishna, A., Qian, W., Karam, R., Bhunia, S.","MAHA: An Energy-Efficient Malleable Hardware Accelerator for Data-Intensive Applications",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,,10.1109/TVLSI.2014.2332538,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907704375&doi=10.1109%2fTVLSI.2014.2332538&partnerID=40&md5=577bdf5749cc4f381ef44c101906ff18",Article in Press,Scopus,2-s2.0-84907704375
"Zheng, Y., Wang, X., Bhunia, S.","SACCI: Scan-Based Characterization Through Clock Phase Sweep for Counterfeit Chip Detection",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems",,,,"","",,2,10.1109/TVLSI.2014.2326556,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902741214&doi=10.1109%2fTVLSI.2014.2326556&partnerID=40&md5=e12b216906b67fc73857418cdd43c959",Article in Press,Scopus,2-s2.0-84902741214
"Bhunia, S., Basak, A., Narasimhan, S., Hashemian, M.S.","Ultralow Power and Robust On-Chip Digital Signal Processing for Closed-Loop Neuro-Prosthesis",2014,"Implantable Bioelectronics",,,,"155","193",,,10.1002/9783527673148.ch9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84926257815&doi=10.1002%2f9783527673148.ch9&partnerID=40&md5=79aedc0cb5fb605e5c57da79e7856529",Book Chapter,Scopus,2-s2.0-84926257815
"Basak, A., Ranganathan, V., Bhunia, S.","Implantable Ultrasonic Imaging Assembly for Automated Monitoring of Internal Organs",2014,"IEEE Transactions on Biomedical Circuits and Systems",,,,"","",,3,10.1109/TBCAS.2014.2304636,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899590530&doi=10.1109%2fTBCAS.2014.2304636&partnerID=40&md5=b828bac124e15a88ad18b82f0853208e",Article in Press,Scopus,2-s2.0-84899590530
"Mal-Sarkar, S., Krishna, A., Ghosh, A., Bhunia, S.","Hardware trojan attacks in FPGA devices: Threat analysis and effective counter measures",2014,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"287","292",,7,10.1145/2591513.2591520,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902590676&doi=10.1145%2f2591513.2591520&partnerID=40&md5=64f999e3a816f46415f3dce32d81a05a",Conference Paper,Scopus,2-s2.0-84902590676
"Ghosh, A., Paul, S., Park, J., Bhunia, S.","Improving energy efficiency in FPGA through judicious mapping of computation to embedded memory blocks",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","6", 6573396,"1314","1327",,5,10.1109/TVLSI.2013.2271696,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901609244&doi=10.1109%2fTVLSI.2013.2271696&partnerID=40&md5=20792e9f8809cfba0080e4d982a8ffeb",Article,Scopus,2-s2.0-84901609244
"Bhunia, S., Hsiao, M.S., Banga, M., Narasimhan, S.","Hardware trojan attacks: Threat analysis and countermeasures",2014,"Proceedings of the IEEE","102","8", 6856140,"1229","1247",,71,10.1109/JPROC.2014.2334493,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905099969&doi=10.1109%2fJPROC.2014.2334493&partnerID=40&md5=22148c040454fbe118fe20c85020bf2a",Article,Scopus,2-s2.0-84905099969
"Paul, S., Mukhopadhyay, S., Bhunia, S.","Robust low-power reconfigurable computing with a variation-aware preferential design approach",2014,"ICICDT 2014 - IEEE International Conference on Integrated Circuit Design and Technology",,, 6838621,"","",,1,10.1109/ICICDT.2014.6838621,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84904189522&doi=10.1109%2fICICDT.2014.6838621&partnerID=40&md5=4e6d6a33fcfb0724cd1efe64491756a9",Conference Paper,Scopus,2-s2.0-84904189522
"Zheng, Y., Basak, A., Bhunia, S.","CACI: Dynamic current analysis towards robust recycled chip identification",2014,"Proceedings - Design Automation Conference",,, 2593102,"","",,7,10.1145/2593069.2593102,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903161017&doi=10.1145%2f2593069.2593102&partnerID=40&md5=8e3006211b936b48dc018e572300d362",Conference Paper,Scopus,2-s2.0-84903161017
"Paul, S., Mukhopadhyay, S., Bhunia, S.","A variation-aware preferential design approach for memory-based reconfigurable computing",2014,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","22","12", 6718137,"2449","2461",,2,10.1109/TVLSI.2013.2295538,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84913530353&doi=10.1109%2fTVLSI.2013.2295538&partnerID=40&md5=585a5f35177dce2ee7021998af782e11",Article,Scopus,2-s2.0-84913530353
"Qian, W., Karam, R., Bhunia, S.","Trade-off between energy and quality of service through dynamic operand truncation and fusion",2014,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"79","80",,1,10.1145/2591513.2591561,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902578512&doi=10.1145%2f2591513.2591561&partnerID=40&md5=f5655d80905ecf9d89f7fd7793236bda",Conference Paper,Scopus,2-s2.0-84902578512
"Park, J., Park, J., Bhunia, S.","VL-ECC: Variable data-length error correction code for embedded memory in DSP applications",2014,"IEEE Transactions on Circuits and Systems II: Express Briefs","61","2", 6677546,"120","124",,7,10.1109/TCSII.2013.2291091,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84895922225&doi=10.1109%2fTCSII.2013.2291091&partnerID=40&md5=8831d5744ad7a352c75c6193a33d96b1",Article,Scopus,2-s2.0-84895922225
"Ranganathan, V., Rajgopal, S., Mehregany, M., Bhunia, S.","Analysis of practical scaling limits in nanoelectromechanical switches",2014,"9th IEEE International Conference on Nano/Micro Engineered and Molecular Systems, IEEE-NEMS 2014",,, 6908852,"471","476",,3,10.1109/NEMS.2014.6908852,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908608867&doi=10.1109%2fNEMS.2014.6908852&partnerID=40&md5=8461992d12eb7552aec5d4e0bb6249c0",Conference Paper,Scopus,2-s2.0-84908608867
"Basak, A., Mal-Sarkar, S., Bhunia, S.","Secure and trusted SoC: Challenges and emerging solutions",2014,"Proceedings - International Workshop on Microprocessor Test and Verification",,, 6926097,"29","34",,1,10.1109/MTV.2013.24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908419455&doi=10.1109%2fMTV.2013.24&partnerID=40&md5=173fd35f2b085cb7799fafcdfc2ea66f",Conference Paper,Scopus,2-s2.0-84908419455
"Paul, S., Karam, R., Bhunia, S., Puri, R.","Energy-efficient hardware acceleration through computing in the memory",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800480,"","",,7,10.7873/DATE2014.279,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903828313&doi=10.7873%2fDATE2014.279&partnerID=40&md5=15944aeb9e621afba42abc2deeb9c170",Conference Paper,Scopus,2-s2.0-84903828313
"Basak, A., Zheng, Y., Bhunia, S.","Active defense against counterfeiting attacks through robust antifuse-based on-chip locks",2014,"Proceedings of the IEEE VLSI Test Symposium",,, 6818793,"","",,2,10.1109/VTS.2014.6818793,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901920106&doi=10.1109%2fVTS.2014.6818793&partnerID=40&md5=ae7d25f0e3a010df1719869764146f0a",Conference Paper,Scopus,2-s2.0-84901920106
"Bhunia, S., Ranganathan, V., He, T., Rajgopal, S., Yang, R., Mehregany, M., Feng, P.X.-L.","Toward ultralow-power computing at exteme with silicon carbide (SiC) nanoelectromechanical logic",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800447,"","",,,10.7873/DATE2014.246,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903839567&doi=10.7873%2fDATE2014.246&partnerID=40&md5=8f9a07e01d51cbd250fdf69265e6cbdf",Conference Paper,Scopus,2-s2.0-84903839567
"Basak, A., Paul, S., Park, J., Park, J., Bhunia, S.","Reconfigurable ECC for adaptive protection of memory",2013,"Midwest Symposium on Circuits and Systems",,, 6674841,"1085","1088",,2,10.1109/MWSCAS.2013.6674841,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893183238&doi=10.1109%2fMWSCAS.2013.6674841&partnerID=40&md5=779c62a945e3610d52be89fb937a193a",Conference Paper,Scopus,2-s2.0-84893183238
"He, T., Ranganathan, V., Yang, R., Rajgopal, S., Bhunia, S., Mehregany, M., Feng, P.X.-L.","Time-domain AC characterization of silicon carbide (SiC) nanoelectromechanical switches toward high-speed operations",2013,"2013 Transducers and Eurosensors XXVII: The 17th International Conference on Solid-State Sensors, Actuators and Microsystems, TRANSDUCERS and EUROSENSORS 2013",,, 6626855,"669","672",,7,10.1109/Transducers.2013.6626855,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891692062&doi=10.1109%2fTransducers.2013.6626855&partnerID=40&md5=52e3760136d26f54cbb6e40e4c8719ff",Conference Paper,Scopus,2-s2.0-84891692062
"He, T., Yang, R., Ranganathan, V., Rajgopal, S., Tupta, M.A., Bhunia, S., Mehregany, M., Feng, P.X.-L.","Silicon carbide (SiC) nanoelectromechanical switches and logic gates with long cycles and robust performance in ambient air and at high temperature",2013,"Technical Digest - International Electron Devices Meeting, IEDM",,, 6724562,"4.6.1","4.6.4",,8,10.1109/IEDM.2013.6724562,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894371189&doi=10.1109%2fIEDM.2013.6724562&partnerID=40&md5=95f4cf2d389a2a9194d359b21fe88897",Conference Paper,Scopus,2-s2.0-84894371189
"Hajimiri, H., Mishra, P., Bhunia, S., Long, B., Li, Y., Jha, R.","Content-aware encoding for improving energy efficiency in multi-level cell resistive random access memory",2013,"Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013",,, 6623048,"76","81",,6,10.1109/NanoArch.2013.6623048,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886768509&doi=10.1109%2fNanoArch.2013.6623048&partnerID=40&md5=c4a3efa00a7953dba132ce7cc71de426",Conference Paper,Scopus,2-s2.0-84886768509
"Ranganathan, V., He, T., Rajgopal, S., Mehregany, M., Feng, P.X.-L., Bhunia, S.","Nanomechanical non-volatile memory for computing at extreme",2013,"Proceedings of the 2013 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2013",,, 6623042,"44","45",,3,10.1109/NanoArch.2013.6623042,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886770259&doi=10.1109%2fNanoArch.2013.6623042&partnerID=40&md5=e36d7326c0a4d3a28be4f343a504773f",Conference Paper,Scopus,2-s2.0-84886770259
"Narasimhan, S., Du, D., Chakraborty, R.S., Paul, S., Wolff, F.G., Papachristou, C.A., Roy, K., Bhunia, S.","Hardware trojan detection by multiple-parameter side-channel analysis",2013,"IEEE Transactions on Computers","62","11", 6275439,"2183","2195",,42,10.1109/TC.2012.200,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84884899930&doi=10.1109%2fTC.2012.200&partnerID=40&md5=c4b277da28e16f45949d5dfb8976f715",Article,Scopus,2-s2.0-84884899930
"He, T., Yang, R., Rajgopal, S., Bhunia, S., Mehregany, M., Feng, P.X.-L.","Dual-gate silicon carbide (SiC) lateral nanoelectromechanical switches",2013,"8th Annual IEEE International Conference on Nano/Micro Engineered and Molecular Systems, IEEE NEMS 2013",,, 6559791,"554","557",,9,10.1109/NEMS.2013.6559791,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883090310&doi=10.1109%2fNEMS.2013.6559791&partnerID=40&md5=b82c085184fbb895cc9555467f1cccb6",Conference Paper,Scopus,2-s2.0-84883090310
"Zheng, Y., Hashemian, M.S., Bhunia, S.","RESP: A robust physical unclonable function retrofitted into embedded SRAM array",2013,"Proceedings - Design Automation Conference",,, 60,"","",,13,10.1145/2463209.2488807,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879874643&doi=10.1145%2f2463209.2488807&partnerID=40&md5=7f98873f4a6267c9ec7443c9d7b6bf86",Conference Paper,Scopus,2-s2.0-84879874643
"Wang, X., Yueh, W., Roy, D.B., Narasimhan, S., Zheng, Y., Mukhopadhyay, S., Mukhopadhyay, D., Bhunia, S.","Role of power grid in side channel attack and power-grid-aware secure design",2013,"Proceedings - Design Automation Conference",,, 78,"","",,11,10.1145/2463209.2488830,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879877482&doi=10.1145%2f2463209.2488830&partnerID=40&md5=407b9505c4eca9bacaa5b0c642e52d9e",Conference Paper,Scopus,2-s2.0-84879877482
"Zheng, Y., Krishna, A.R., Bhunia, S.","ScanPUF: Robust ultralow-overhead PUF using scan chain",2013,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 6509668,"626","631",,21,10.1109/ASPDAC.2013.6509668,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84877760570&doi=10.1109%2fASPDAC.2013.6509668&partnerID=40&md5=3da4b817c15e4f4a37dca5c1ad059ca9",Conference Paper,Scopus,2-s2.0-84877760570
"Hashemian, M.S., Bhunia, S.","Ultralow-power and robust embedded memory for bioimplantable microsystems",2013,"Proceedings of the IEEE International Conference on VLSI Design",,, 6472615,"66","71",,2,10.1109/VLSID.2013.164,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875621500&doi=10.1109%2fVLSID.2013.164&partnerID=40&md5=2d15ea7ba52cac227861e197bd180644",Conference Paper,Scopus,2-s2.0-84875621500
"Hajimiri, H., Mishra, P., Bhunia, S.","Dynamic cache tuning for efficient memory based computing in multicore architectures",2013,"Proceedings of the IEEE International Conference on VLSI Design",,, 6472612,"49","54",,6,10.1109/VLSID.2013.161,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875626668&doi=10.1109%2fVLSID.2013.161&partnerID=40&md5=412baa862cd3d63cc8c6679343db3de8",Conference Paper,Scopus,2-s2.0-84875626668
"He, T., Yang, R., Rajgopal, S., Tupta, M.A., Bhunia, S., Mehregany, M., Feng, P.X.-L.","Robust silicon carbide (SiC) nanoelectromechanical switches with long cycles in ambient and high temperature conditions",2013,"Proceedings of the IEEE International Conference on Micro Electro Mechanical Systems (MEMS)",,, 6474292,"516","519",,14,10.1109/MEMSYS.2013.6474292,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875465927&doi=10.1109%2fMEMSYS.2013.6474292&partnerID=40&md5=e35422e37e0e0804e1402fb40e6dc526",Conference Paper,Scopus,2-s2.0-84875465927
"Paul, S., Bhunia, S.","Computing with memory for energy-efficient robust systems",2013,"Computing with Memory for Energy-Efficient Robust Systems",,,,"1","210",,2,10.1007/978-1-4614-7798-3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929736549&doi=10.1007%2f978-1-4614-7798-3&partnerID=40&md5=42f01292d9e0ef040297cc10f8b7b7d1",Book,Scopus,2-s2.0-84929736549
"Basak, A., Ranganathan, V., Bhunia, S.","A wearable ultrasonic assembly for point-of-care autonomous diagnostics of malignant growth",2013,"IEEE EMBS Special Topic Conference on Point-of-Care (POC) Healthcare Technologies: Synergy Towards Better Global Healthcare, PHT 2013",,, 6461301,"128","131",,4,10.1109/PHT.2013.6461301,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874562068&doi=10.1109%2fPHT.2013.6461301&partnerID=40&md5=adf9b0cbf480cc0997c07dd59dfc481f",Conference Paper,Scopus,2-s2.0-84874562068
"Bhunia, S., Agrawal, D., Nazhandali, L.","Guest editors' introduction: Trusted system-on-chip with untrusted components",2013,"IEEE Design and Test","30","2", 6523962,"5","7",,,10.1109/MDAT.2013.2258093,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84900016107&doi=10.1109%2fMDAT.2013.2258093&partnerID=40&md5=31f4f571955c3493297d371592506bf1",Editorial,Scopus,2-s2.0-84900016107
"Bhunia, S., Abramovici, M., Agrawal, D., Hsiao, M.S., Plusquellic, J., Tehranipoor, M., Bradley, P.","Protection against hardware trojan attacks: Towards a comprehensive solution",2013,"IEEE Design and Test","30","3", 2196252,"6","17",,41,10.1109/MDT.2012.2196252,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898929519&doi=10.1109%2fMDT.2012.2196252&partnerID=40&md5=96b7da4b840702ae38b45166931a4aa2",Article,Scopus,2-s2.0-84898929519
"Basak, A., Ranganathan, V., Narasimhan, S., Bhunia, S.","Implantable ultrasonic dual functional assembly for detection and treatment of anomalous growth",2012,"Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS",,, 6345898,"170","173",,,10.1109/EMBC.2012.6345898,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870773654&doi=10.1109%2fEMBC.2012.6345898&partnerID=40&md5=750e99a6bddee71742446657f718b9dd",Conference Paper,Scopus,2-s2.0-84870773654
"Basak, A., Ranganathan, V., Narasimhan, S., Bhunia, S.","Implantable ultrasonic dual functional assembly for detection and treatment of anomalous growth.",2012,"Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Conference","2012",,,"170","173",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881047015&partnerID=40&md5=f4ea41937c0cd9acf417c4e4f58ebd31",Article,Scopus,2-s2.0-84881047015
"Wang, X., Mal-Sarkar, T., Krishna, A., Narasimhan, S., Bhunia, S.","Software exploitable hardware Trojans in embedded processor",2012,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,, 6378199,"55","58",,7,10.1109/DFT.2012.6378199,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872298522&doi=10.1109%2fDFT.2012.6378199&partnerID=40&md5=7f893fac6b093e69e365c883fe81df90",Conference Paper,Scopus,2-s2.0-84872298522
"Narasimhan, S., Yueh, W., Wang, X., Mukhopadhyay, S., Bhunia, S.","Improving IC security against trojan attacks through integration of security monitors",2012,"IEEE Design and Test of Computers","29","5", 6248276,"37","46",,22,10.1109/MDT.2012.2210183,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84873052856&doi=10.1109%2fMDT.2012.2210183&partnerID=40&md5=dc0668a51fd3b11e014d343f400d94a7",Article,Scopus,2-s2.0-84873052856
"Narasimhan, S., Bhunia, S.","Hardware trojan detection",2012,"Introduction to Hardware Security and Trust","9781441980809",,,"339","364",,8,10.1007/978-1-4419-8080-9_15,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84949175257&doi=10.1007%2f978-1-4419-8080-9_15&partnerID=40&md5=08aa4452f098c9f2eee7955804d2cc1a",Book Chapter,Scopus,2-s2.0-84949175257
"Lee, J., Bhagavatula, S., Bhunia, S., Roy, K., Jung, B.","Self-healing design in deep scaled CMOS technologies",2012,"Journal of Circuits, Systems and Computers","21","6", 1240011,"","",,1,10.1142/S0218126612400117,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871308177&doi=10.1142%2fS0218126612400117&partnerID=40&md5=d5940a6a86470c22a0f28f6cdc56fa01",Conference Paper,Scopus,2-s2.0-84871308177
"Narasimhan, S., Kunaparaju, K., Bhunia, S.","Healing of DSP circuits under power bound using post-silicon operand bitwidth truncation",2012,"IEEE Transactions on Circuits and Systems I: Regular Papers","59","9", 6151873,"1932","1941",,2,10.1109/TCSI.2011.2180447,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84865696835&doi=10.1109%2fTCSI.2011.2180447&partnerID=40&md5=4816b82f5942252bb31280d735e7548c",Article,Scopus,2-s2.0-84865696835
"Bhunia, S., Young, D.J.","Introduction to special issue on implantable electronics",2012,"ACM Journal on Emerging Technologies in Computing Systems","8","2", 7,"","",,1,10.1145/2180878.2180879,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863978848&doi=10.1145%2f2180878.2180879&partnerID=40&md5=006e47f1a21f395966be9ff81dd28186",Editorial,Scopus,2-s2.0-84863978848
"Rahmani, K., Mishra, P., Bhunia, S.","Memory-based computing for performance and energy improvement in multicore architectures",2012,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"287","290",,1,10.1145/2206781.2206851,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861120515&doi=10.1145%2f2206781.2206851&partnerID=40&md5=b6886937b98170705fc9f4791f8bbfd4",Conference Paper,Scopus,2-s2.0-84861120515
"Paul, S., Bhunia, S.","A scalable memory-based reconfigurable computing framework for nanoscale crossbar",2012,"IEEE Transactions on Nanotechnology","11","3", 5409545,"451","462",,20,10.1109/TNANO.2010.2041556,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860863038&doi=10.1109%2fTNANO.2010.2041556&partnerID=40&md5=10b404d161497e63bd79d662d9417a16",Article,Scopus,2-s2.0-84860863038
"Ghosh, A., Paul, S., Bhunia, S.","Energy-efficient application mapping in FPGA through computation in embedded memory blocks",2012,"Proceedings of the IEEE International Conference on VLSI Design",,, 6167789,"424","429",,4,10.1109/VLSID.2012.108,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859912625&doi=10.1109%2fVLSID.2012.108&partnerID=40&md5=f2a8e54f7254cb8d9d96ab3ba275bbeb",Conference Paper,Scopus,2-s2.0-84859912625
"Wang, L., Paul, S., Bhunia, S.","Width-aware fine-grained dynamic supply gating: A design methodology for low-power datapath and memory",2012,"Proceedings of the IEEE International Conference on VLSI Design",,, 6167775,"340","345",,1,10.1109/VLSID.2012.94,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859882779&doi=10.1109%2fVLSID.2012.94&partnerID=40&md5=333da89905ddcf74a513b4a9a4e66095",Conference Paper,Scopus,2-s2.0-84859882779
"Wang, X., Narasimhan, S., Krishna, A., Bhunia, S.","SCARE: Side-channel analysis based reverse engineering for post-silicon validation",2012,"Proceedings of the IEEE International Conference on VLSI Design",,, 6167769,"304","309",,2,10.1109/VLSID.2012.88,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859897374&doi=10.1109%2fVLSID.2012.88&partnerID=40&md5=4214d5530eb10c4c7c99c850bc934a40",Conference Paper,Scopus,2-s2.0-84859897374
"Basak, A., Narasimhan, S., Bhunia, S.","Low-power implantable ultrasound imager for online monitoring of tumor growth",2011,"Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS",,, 6090789,"2858","2861",,,10.1109/IEMBS.2011.6090789,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84055212624&doi=10.1109%2fIEMBS.2011.6090789&partnerID=40&md5=d8e2bc1df31f14983b3b628741f4c8af",Conference Paper,Scopus,2-s2.0-84055212624
"Wang, X., Narasimhan, S., Krishna, A., Mal-Sarkar, T., Bhunia, S.","Sequential hardware Trojan: Side-channel aware design and placement",2011,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6081413,"297","300",,13,10.1109/ICCD.2011.6081413,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83455219934&doi=10.1109%2fICCD.2011.6081413&partnerID=40&md5=c41a948eb5ed75d270c29b851426b1b7",Conference Paper,Scopus,2-s2.0-83455219934
"Chakraborty, R.S., Bhunia, S.","Security against hardware Trojan attacks using key-based design obfuscation",2011,"Journal of Electronic Testing: Theory and Applications (JETTA)","27","6",,"767","785",,17,10.1007/s10836-011-5255-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855421403&doi=10.1007%2fs10836-011-5255-2&partnerID=40&md5=cccbc2ad3b5448da7afe8a43e0d496aa",Article,Scopus,2-s2.0-84855421403
"Bhunia, S., Mukhopadhyay, S.","Preface",2011,"Low-Power Variation-Tolerant Design in Nanometer Silicon",,,,"v","x",,,10.1007/978-1-4419-7418-1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889959774&doi=10.1007%2f978-1-4419-7418-1&partnerID=40&md5=6de8307e7ddf4d0914b5cb9817a103ab",Editorial,Scopus,2-s2.0-84889959774
"Bhunia, S., Mukhopadhyay, S.","Low-power variation-tolerant design in nanometer silicon",2011,"Low-Power Variation-Tolerant Design in Nanometer Silicon",,,,"1","440",,2,10.1007/978-1-4419-7418-1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890006409&doi=10.1007%2f978-1-4419-7418-1&partnerID=40&md5=1011c1f3f48e94fe11079eb7d3493fce",Book,Scopus,2-s2.0-84890006409
"Basak, A., Narasimhan, S., Bhunia, S.","Low-power implantable ultrasound imager for online monitoring of tumor growth.",2011,"Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Conference","2011",,,"2858","2861",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862590801&partnerID=40&md5=bbbf9c041bde189c8c861359baece719",Article,Scopus,2-s2.0-84862590801
"Chakraborty, R.S., Narasimhan, S., Bhunia, S.","Embedded software security through key-based control flow obfuscation",2011,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","7011 LNCS",,,"30","44",,3,10.1007/978-3-642-24586-2_5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80054817608&doi=10.1007%2f978-3-642-24586-2_5&partnerID=40&md5=091acf76fa92109a86c43a4b1c3c6439",Conference Paper,Scopus,2-s2.0-80054817608
"Basak, A., Narasimhan, S., Bhunia, S.","KiMS: Kids' health monitoring system at day-care centers using wearable sensors and vocabulary-based acoustic signal processing",2011,"2011 IEEE 13th International Conference on e-Health Networking, Applications and Services, HEALTHCOM 2011",,, 6026744,"1","8",,8,10.1109/HEALTH.2011.6026744,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053933849&doi=10.1109%2fHEALTH.2011.6026744&partnerID=40&md5=7815283673b75ecc8c295cb6c6c5d976",Conference Paper,Scopus,2-s2.0-80053933849
"Hajimiri, H., Paul, S., Ghosh, A., Bhunia, S., Mishra, P.","Reliability improvement in multicore architectures through computing in embedded memory",2011,"Midwest Symposium on Circuits and Systems",,, 6026672,"","",,1,10.1109/MWSCAS.2011.6026672,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053646889&doi=10.1109%2fMWSCAS.2011.6026672&partnerID=40&md5=d0bb77029706a1922418b072dcc046b7",Conference Paper,Scopus,2-s2.0-80053646889
"Krishna, A.R., Narasimhan, S., Wang, X., Bhunia, S.","MECCA: A robust low-overhead PUF using embedded memory array",2011,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","6917 LNCS",,,"407","420",,29,10.1007/978-3-642-23951-9_27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053482200&doi=10.1007%2f978-3-642-23951-9_27&partnerID=40&md5=a8b39e01847722b72bd765ad4f322a01",Conference Paper,Scopus,2-s2.0-80053482200
"Paul, S., Chatterjee, S., Mukhopadhyay, S., Bhunia, S.","Energy-efficient reconfigurable computing using a circuit-architecture- software co-design approach",2011,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","1","3", 6025217,"369","380",,13,10.1109/JETCAS.2011.2165232,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81255149500&doi=10.1109%2fJETCAS.2011.2165232&partnerID=40&md5=56b0a2c1777e50634231119e569419d6",Article,Scopus,2-s2.0-81255149500
"Narasimhan, S., Wang, X., Du, D., Chakraborty, R.S., Bhunia, S.","TeSR: A robust temporal self-referencing approach for Hardware Trojan detection",2011,"2011 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2011",,, 5954999,"71","74",,41,10.1109/HST.2011.5954999,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80051985183&doi=10.1109%2fHST.2011.5954999&partnerID=40&md5=765a333a217e7bf27cf25494921fd744",Conference Paper,Scopus,2-s2.0-80051985183
"Wang, X., Narasimhan, S., Paul, S., Bhunia, S.","NEMTronics: Symbiotic integration of nanoelectronic and nanomechanical devices for energy-efficient adaptive computing",2011,"Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2011",,, 5941506,"210","217",,3,10.1109/NANOARCH.2011.5941506,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79961182695&doi=10.1109%2fNANOARCH.2011.5941506&partnerID=40&md5=c10574fcd81f8be45cb9429b8e489f54",Conference Paper,Scopus,2-s2.0-79961182695
"Paul, S., Bhunia, S.","Dynamic transfer of computation to processor cache for yield and reliability improvement",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","8", 5483140,"1368","1379",,4,10.1109/TVLSI.2010.2049389,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79961001078&doi=10.1109%2fTVLSI.2010.2049389&partnerID=40&md5=32626fb4846faf3e68566b1b7a7eb9b0",Article,Scopus,2-s2.0-79961001078
"Ali, S.S., Chakraborty, R.S., Mukhopadhyay, D., Bhunia, S.","Multi-level attacks: An emerging security concern for cryptographic hardware",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763307,"1176","1179",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957557466&partnerID=40&md5=d8080a85288a75687056a426c17c6ee5",Conference Paper,Scopus,2-s2.0-79957557466
"Wang, X., Narasimhan, S., Krishna, A., Wolff, F.G., Rajgopal, S., Lee, T.-H., Mehregany, M., Bhunia, S.","High-temperature (&gt;500°C) reconfigurable computing using silicon carbide NEMS switches",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763175,"1065","1070",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957558427&partnerID=40&md5=bcd7029360aec1f7356ac9d24d40aca7",Conference Paper,Scopus,2-s2.0-79957558427
"Paul, S., Mukhopadhyay, S., Bhunia, S.","A circuit and architecture codesign approach for a hybrid CMOSSTTRAM nonvolatile FPGA",2011,"IEEE Transactions on Nanotechnology","10","3", 5409553,"385","394",,23,10.1109/TNANO.2010.2041555,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955917574&doi=10.1109%2fTNANO.2010.2041555&partnerID=40&md5=fac766630940fcf57c86a52087b39a63",Article,Scopus,2-s2.0-79955917574
"Narasimhan, S., Chiel, H.J., Bhunia, S.","Ultra-low-power and robust digital-signal-processing hardware for implantable neural interface microsystems",2011,"IEEE Transactions on Biomedical Circuits and Systems","5","2", 5620931,"169","178",,19,10.1109/TBCAS.2010.2076281,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955876501&doi=10.1109%2fTBCAS.2010.2076281&partnerID=40&md5=c7357a241721c1c0ae4cc35dcf0b7168",Conference Paper,Scopus,2-s2.0-79955876501
"Kunaparaju, K., Narasimhan, S., Bhunia, S.","VaROT: Methodology for variation-tolerant DSP hardware design using post-silicon truncation of operand width",2011,"Proceedings of the IEEE International Conference on VLSI Design",,, 5718820,"310","315",,3,10.1109/VLSID.2011.58,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952834627&doi=10.1109%2fVLSID.2011.58&partnerID=40&md5=e7b143572b8c418089002ac90b45cb38",Conference Paper,Scopus,2-s2.0-79952834627
"Paul, S., Cai, F., Zhang, X., Bhunia, S.","Reliability-driven ECC allocation for multiple bit error resilience in processor cache",2011,"IEEE Transactions on Computers","60","1", 5601695,"20","34",,23,10.1109/TC.2010.203,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649956455&doi=10.1109%2fTC.2010.203&partnerID=40&md5=df41ee50c9b7f4300070b9f1295f1ed3",Article,Scopus,2-s2.0-78649956455
"Roy, K., Bhunia, S.","Low-Power design techniques and test implications",2010,"Power-Aware Testing and Test Strategies for Low Power Devices",,,,"213","242",,,10.1007/978-1-4419-0928-2_7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892219694&doi=10.1007%2f978-1-4419-0928-2_7&partnerID=40&md5=c46da4cce09bf2c189a0a44c1e17f1b3",Book Chapter,Scopus,2-s2.0-84892219694
"Narasimhan, S., Wang, X., Bhunia, S.","Implantable electronics: Emerging design issues and an ultra light-weight security solution",2010,"2010 Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBC'10",,, 5627327,"6425","6428",,7,10.1109/IEMBS.2010.5627327,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650826374&doi=10.1109%2fIEMBS.2010.5627327&partnerID=40&md5=751d44ad13b2714befaeade42594ee19",Conference Paper,Scopus,2-s2.0-78650826374
"Narasimhan, S., Wang, X., Bhunia, S.","Implantable electronics: emerging design issues and an ultra light-weight security solution.",2010,"Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Conference",,,,"6425","6428",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903867955&partnerID=40&md5=0aa63e7846b0b4db1daa647bbe9851bf",Article,Scopus,2-s2.0-84903867955
"Papachristou, C., Bhunia, S., Wolff, F.","Network calibrarion of embedded sensors",2010,"Proceedings of the IEEE 2010 National Aerospace and Electronics Conference, NAECON 2010",,, 5712959,"269","274",,,10.1109/NAECON.2010.5712959,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952661850&doi=10.1109%2fNAECON.2010.5712959&partnerID=40&md5=907c6366a27129d7c590260b1312d6f0",Conference Paper,Scopus,2-s2.0-79952661850
"Narasimhan, S., McIntyre, D., Wolff, F., Zhou, Y., Weyer, D., Bhunia, S.","A supply-demand model based scalable energy management system for improved energy utilization efficiency",2010,"2010 International Conference on Green Computing, Green Comp 2010",,, 5598260,"97","105",,11,10.1109/GREENCOMP.2010.5598260,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78449313864&doi=10.1109%2fGREENCOMP.2010.5598260&partnerID=40&md5=ea6f3ba577c373088e3b0f6734b7ef63",Conference Paper,Scopus,2-s2.0-78449313864
"Du, D., Narasimhan, S., Chakraborty, R.S., Bhunia, S.","Self-referencing: A scalable side-channel approach for hardware trojan detection",2010,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","6225 LNCS",,,"173","187",,25,10.1007/978-3-642-15031-9_12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78049331855&doi=10.1007%2f978-3-642-15031-9_12&partnerID=40&md5=89fdb7b4dc1f22a5b5301655141d1338",Conference Paper,Scopus,2-s2.0-78049331855
"Bhunia, S., Rao, R.","Guest editors' Introduction: Managing uncertainty through postfabrication calibration and repair",2010,"IEEE Design and Test of Computers","27","6", 5648490,"4","5",,2,10.1109/MDT.2010.134,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650070447&doi=10.1109%2fMDT.2010.134&partnerID=40&md5=d1437267f624fbbf9e0598c032b5a3d8",Editorial,Scopus,2-s2.0-78650070447
"McIntyre, D., Wolff, F., Papachristou, C., Bhunia, S.","Trustworthy computing in a multi-core system using distributed scheduling",2010,"Proceedings of the 2010 IEEE 16th International On-Line Testing Symposium, IOLTS 2010",,, 5560200,"211","213",,5,10.1109/IOLTS.2010.5560200,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77958021466&doi=10.1109%2fIOLTS.2010.5560200&partnerID=40&md5=2bd082aa8bd566c0f735ed3d35025d7c",Conference Paper,Scopus,2-s2.0-77958021466
"Paul, S., Bhunia, S.","VAIL: Variation-aware issue logic and performance binning for processor yield and profit improvement",2010,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"37","42",,,10.1145/1840845.1840854,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957955707&doi=10.1145%2f1840845.1840854&partnerID=40&md5=1930a7417dc821440520faf5da19788f",Conference Paper,Scopus,2-s2.0-77957955707
"Bhunia, S.","A special issue on 23rd IEEE international conference on VLSI design, Bangalore, India, 3-7 January 2010",2010,"Journal of Low Power Electronics","6","3",,"375","",,,10.1166/jolpe.2010.1087,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955410460&doi=10.1166%2fjolpe.2010.1087&partnerID=40&md5=db6910ba99172f0e5eb0d5976ce783ca",Editorial,Scopus,2-s2.0-79955410460
"Narasimhan, S., Paul, S., Chakraborty, R.S., Wolff, F., Papachristou, C., Weyer, D.J., Bhunia, S.","System level self-healing for parametric yield and reliability improvement under power bound",2010,"2010 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2010",,, 5546231,"52","58",,2,10.1109/AHS.2010.5546231,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956960576&doi=10.1109%2fAHS.2010.5546231&partnerID=40&md5=e8d41c08096f49dda4c5fc9d9051ad53",Conference Paper,Scopus,2-s2.0-77956960576
"Narasimhan, S., Park, J., Bhunia, S.","Digital signal processing in bio-implantable systems: Design challenges and emerging solutions",2010,"Proceedings of the 2nd Asia Symposium on Quality Electronic Design, ASQED 2010",,, 5548247,"223","229",,,10.1109/ASQED.2010.5548247,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956501574&doi=10.1109%2fASQED.2010.5548247&partnerID=40&md5=0b82465cf64085391553a5385e875746",Conference Paper,Scopus,2-s2.0-77956501574
"Lee, T.-H., Bhunia, S., Mehregany, M.","Electromechanical computing at 500°C with silicon carbide",2010,"Science","329","5997",,"1316","1318",,99,10.1126/science.1192511,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956551854&doi=10.1126%2fscience.1192511&partnerID=40&md5=8af70c0fee94255bce065391d1eb7a98",Article,Scopus,2-s2.0-77956551854
"Narasimhan, S., Du, D., Subhra Chakraborty, R., Paul, S., Wolff, F., Papachristou, C., Roy, K., Bhunia, S.","Multiple-parameter side-channel analysis: A non-invasive hardware Trojan detection approach",2010,"Proceedings of the 2010 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2010",,, 5513122,"13","18",,73,10.1109/HST.2010.5513122,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955753636&doi=10.1109%2fHST.2010.5513122&partnerID=40&md5=4927183cd6445fa060da2ef9d66901d0",Conference Paper,Scopus,2-s2.0-77955753636
"Chakraborty, R.S., Bhunia, S.","RTL hardware IP protection using key-based control and data flow obfuscation",2010,"Proceedings of the IEEE International Conference on VLSI Design",,, 5401214,"405","410",,35,10.1109/VLSI.Design.2010.54,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950007695&doi=10.1109%2fVLSI.Design.2010.54&partnerID=40&md5=edef83b0675b2a0d35484e92602e5140",Conference Paper,Scopus,2-s2.0-77950007695
"Paul, S., Mahmoodi, H., Bhunia, S.","Low-overhead F<inf>max</inf> calibration at multiple operating points using delay-sensitivity-based path selection",2010,"ACM Transactions on Design Automation of Electronic Systems","15","2", 19,"","",,3,10.1145/1698759.1698769,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77749264817&doi=10.1145%2f1698759.1698769&partnerID=40&md5=6c878962e1280e5cebdf9be456807af2",Article,Scopus,2-s2.0-77749264817
"Ndai, P., Rafique, N., Thottethodi, M., Ghosh, S., Bhunia, S., Roy, K.","Trifecta: A nonspeculative scheme to exploit common, data-dependent subcritical paths",2010,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","18","1", 4895686,"53","65",,17,10.1109/TVLSI.2008.2007491,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-73249132776&doi=10.1109%2fTVLSI.2008.2007491&partnerID=40&md5=9873569e0356c35d7a217d75ba64f8a8",Article,Scopus,2-s2.0-73249132776
"Lee, T.-H., Speer, K.M., Fu, X.A., Bhunia, S., Mehregany, M.","Polycrystalline silicon carbide NEMS for high-temperature logic",2009,"TRANSDUCERS 2009 - 15th International Conference on Solid-State Sensors, Actuators and Microsystems",,, 5285907,"900","903",,3,10.1109/SENSOR.2009.5285907,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-71449119758&doi=10.1109%2fSENSOR.2009.5285907&partnerID=40&md5=e985045c0f7066a8d4014f2dac9d3564",Conference Paper,Scopus,2-s2.0-71449119758
"Chakraborty, R.S., Bhunia, S.","Security against hardware Trojan through a novel application of design obfuscation",2009,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5361306,"113","116",,78,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76349087817&partnerID=40&md5=b2d530fed7273eacf9d5d25ba452c1b7",Conference Paper,Scopus,2-s2.0-76349087817
"Paul, S., Chatterjee, S., Mukhopadhyay, S., Bhunia, S.","Nanoscale reconfigurable computing using non-volatile 2-D STTRAM array",2009,"2009 9th IEEE Conference on Nanotechnology, IEEE NANO 2009",,, 5394653,"880","883",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951010543&partnerID=40&md5=50536408c2de181453a3afb27eadec3f",Conference Paper,Scopus,2-s2.0-77951010543
"Narasimhan, S., Chiel, H.J., Bhunia, S.","A preferential design approach for energy-efficient and robust implantable neural signal processing hardware",2009,"Proceedings of the 31st Annual International Conference of the IEEE Engineering in Medicine and Biology Society: Engineering the Future of Biomedicine, EMBC 2009",,, 5333729,"6383","6386",,3,10.1109/IEMBS.2009.5333729,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950968129&doi=10.1109%2fIEMBS.2009.5333729&partnerID=40&md5=7e1678ac4dfd00d0a5aa46ee6ca0b3b6",Conference Paper,Scopus,2-s2.0-77950968129
"Paul, S., Chatterjee, S., Mukhopadhyay, S., Bhunia, S.","A circuit-software co-design approach for improving EDP in reconfigurable frameworks",2009,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5361305,"109","112",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76349092671&partnerID=40&md5=63e3ad71d6b8b78ed0d10b9ac0ab451f",Conference Paper,Scopus,2-s2.0-76349092671
"Paul, S., Mukhopadhyay, S., Bhunia, S.","A variation-aware preferential design approach for memory based reconfigurable computing",2009,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5361296,"180","183",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76349122430&partnerID=40&md5=6ff5da8c14ea509b15eead8dbc916d37",Conference Paper,Scopus,2-s2.0-76349122430
"Narasimhan, S., Chiel, H.J., Bhunia, S.","A preferential design approach for energy-efficient and robust implantable neural signal processing hardware.",2009,"Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Conference",,,,"6383","6386",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903863870&partnerID=40&md5=a774b995a3b7448aaa6e467c43ba63af",Article,Scopus,2-s2.0-84903863870
"Chakraborty, R.S., Narasimhan, S., Bhunia, S.","Hardware trojan: Threats and emerging solutions",2009,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 5340158,"166","171",,117,10.1109/HLDVT.2009.5340158,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76649097322&doi=10.1109%2fHLDVT.2009.5340158&partnerID=40&md5=5b9f47c8cc40482715626bf87ebe1f2f",Conference Paper,Scopus,2-s2.0-76649097322
"Chakraborty, R.S., Bhunia, S.","Security through obscurity: An approach for protecting register transfer level hardware IP",2009,"2009 IEEE International Workshop on Hardware-Oriented Security and Trust, HOST 2009",,, 5224963,"96","99",,9,10.1109/HST.2009.5224963,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449130651&doi=10.1109%2fHST.2009.5224963&partnerID=40&md5=2cf477f627f5b45a10e28a33826eea01",Conference Paper,Scopus,2-s2.0-70449130651
"Mcintyre, D., Wolff, F., Papachristou, C., Bhunia, S., Weyer, D.","Dynamic evaluation of hardware trust",2009,"2009 IEEE International Workshop on Hardware-Oriented Security and Trust, HOST 2009",,, 5224990,"108","111",,25,10.1109/HST.2009.5224990,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449127253&doi=10.1109%2fHST.2009.5224990&partnerID=40&md5=58eb6ce1ab075832568263efcae73308",Conference Paper,Scopus,2-s2.0-70449127253
"Paul, S., Bhunia, S.","Computing with nanoscale memory: Model and architecture",2009,"2009 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2009",,, 5226362,"1","6",,12,10.1109/NANOARCH.2009.5226362,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350776661&doi=10.1109%2fNANOARCH.2009.5226362&partnerID=40&md5=6f529a3fb6aca1640b7a09777786712f",Conference Paper,Scopus,2-s2.0-70350776661
"Chakraborty, R.S., Paul, S., Zhou, Y., Bhunia, S.","Low-power hybrid complementary metal-oxide-semiconductor-nano-electro- mechanical systems field programmable gate array: Circuit level analysis and defect-aware mapping",2009,"IET Computers and Digital Techniques","3","6",,"609","624",,2,10.1049/iet-cdt.2008.0135,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350714617&doi=10.1049%2fiet-cdt.2008.0135&partnerID=40&md5=173495ace6ebd965ee56b11cd09975a9",Article,Scopus,2-s2.0-70350714617
"Chakraborty, R.S., Wolff, F., Paul, S., Papachristou, C., Bhunia, S.","MERO: A statistical approach for hardware Trojan detection",2009,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5747 LNCS",,,"396","410",,54,10.1007/978-3-642-04138-9_28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350583030&doi=10.1007%2f978-3-642-04138-9_28&partnerID=40&md5=06b4487f4fe5863ac2e2a83d59ddd2d0",Conference Paper,Scopus,2-s2.0-70350583030
"Chakraborty, R.S., Bhunia, S.","HARPOON: An obfuscation-based SoC design methodology for hardware protection",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","10", 5247148,"1493","1502",,59,10.1109/TCAD.2009.2028166,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70349729671&doi=10.1109%2fTCAD.2009.2028166&partnerID=40&md5=e8600f4e9be5d43a96fd77859521ed29",Article,Scopus,2-s2.0-70349729671
"Chakraborty, R.S., Bhunia, S.","A study of asynchronous design methodology for robust CMOS-nano hybrid system design",2009,"ACM Journal on Emerging Technologies in Computing Systems","5","3", 12,"","",,1,10.1145/1568485.1568486,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76849093576&doi=10.1145%2f1568485.1568486&partnerID=40&md5=8875094ffbb58186cc22c372bb8d1b07",Article,Scopus,2-s2.0-76849093576
"Chakraborty, R.S., Bhunia, S.","HARPOON: An obfuscation-based SoC design methodology for hardware protection",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"1493","1502",,75,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955216190&partnerID=40&md5=c9355f26bb28f2ff358b64da8d4994f2",Article,Scopus,2-s2.0-77955216190
"Chakraborty, R.S., Bhunia, S.","Hardware protection and authentication through netlist level obfuscation",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681649,"674","677",,50,10.1109/ICCAD.2008.4681649,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849152428&doi=10.1109%2fICCAD.2008.4681649&partnerID=40&md5=3c98e2b94dd10b6f3f59a215e201149d",Conference Paper,Scopus,2-s2.0-57849152428
"Paul, S., Mukhopadhyay, S., Bhunia, S.","Hybrid CMOS-STTRAM non-volatile FPGA: Design challenges and optimization approaches",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681636,"589","592",,13,10.1109/ICCAD.2008.4681636,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849141185&doi=10.1109%2fICCAD.2008.4681636&partnerID=40&md5=a330dd1f2f406c6764e1272451284ded",Conference Paper,Scopus,2-s2.0-57849141185
"Narasimhan, S., Cullins, M., Chiel, H.J., Bhunia, S.","Wavelet-based neural pattern analyzer for behaviorally significant burst pattern recognition",2008,"Proceedings of the 30th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, EMBS'08 - ""Personalized Healthcare through Technology""",,, 4649085,"38","41",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-61849144261&partnerID=40&md5=aca86306d403d2a36d4b13b2b1d586b6",Conference Paper,Scopus,2-s2.0-61849144261
"Bhunia, S., Mahmoodi, H., Raychowdhury, A., Roy, K.","Arbitrary two-pattern delay testing using a low-overhead supply gating technique",2008,"Journal of Electronic Testing: Theory and Applications (JETTA)","24","6",,"577","590",,5,10.1007/s10836-008-5072-4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57249084034&doi=10.1007%2fs10836-008-5072-4&partnerID=40&md5=79bcd36986bc48433226ca1d23f611c6",Article,Scopus,2-s2.0-57249084034
"Ndai, P., Bhunia, S., Agarwal, A., Roy, K.","Within-die variation-aware scheduling in superscalar processors for improved throughput",2008,"IEEE Transactions on Computers","57","7",,"940","951",,15,10.1109/TC.2008.40,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-65449174852&doi=10.1109%2fTC.2008.40&partnerID=40&md5=7f915cfb8fb545c2ef2dc7e17a06e07e",Article,Scopus,2-s2.0-65449174852
"Narasimhan, S., Cullins, M., Chiel, H.J., Bhunia, S.","Wavelet-based neural pattern analyzer for behaviorally significant burst pattern recognition.",2008,"Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Conference",,,,"38","41",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903866170&partnerID=40&md5=1bea3699b90f549ff6ecdf518b8fca33",Article,Scopus,2-s2.0-84903866170
"Holtz, M.A., Narasimhan, S., Bhunia, S.","On-die CMOS voltage droop detection and dynamic compensation",2008,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"35","40",,8,10.1145/1366110.1366122,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749130062&doi=10.1145%2f1366110.1366122&partnerID=40&md5=ecb8d74518eba593bad385837359469e",Conference Paper,Scopus,2-s2.0-56749130062
"Chakraborty, R.S., Paul, S., Bhunia, S.","On-demand transparency for improving hardware Trojan detectability",2008,"2008 IEEE International Workshop on Hardware-Oriented Security and Trust, HOST",,, 4559048,"48","50",,44,10.1109/HST.2008.4559048,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51849089785&doi=10.1109%2fHST.2008.4559048&partnerID=40&md5=cc4c208fc2f21d1f65dd7769ff8532a7",Conference Paper,Scopus,2-s2.0-51849089785
"Bhunia, S., Paul, S.","Reconfigurable computing using Content Addressable Memory for improved performance and resource usage",2008,"Proceedings - Design Automation Conference",,, 4555926,"786","791",,11,10.1109/DAC.2008.4555926,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549100265&doi=10.1109%2fDAC.2008.4555926&partnerID=40&md5=6568e50e3f7175a1c033efb53b75d7b2",Conference Paper,Scopus,2-s2.0-51549100265
"Narasimhan, S., Paul, S., Bhunia, S.","Collective computing based on swarm intelligence",2008,"Proceedings - Design Automation Conference",,, 4555840,"349","350",,2,10.1109/DAC.2008.4555840,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51549111665&doi=10.1109%2fDAC.2008.4555840&partnerID=40&md5=1135c1a3ea7c1a0f782d10d71781d12d",Conference Paper,Scopus,2-s2.0-51549111665
"Leinweber, L., Bhunia, S.","Fine-grained supply gating through hypergraph partitioning and Shannon decomposition for active power reduction",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484709,"373","378",,7,10.1109/DATE.2008.4484709,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749087929&doi=10.1109%2fDATE.2008.4484709&partnerID=40&md5=de50ce9fb5f03842d8d4a3dae03db1fe",Conference Paper,Scopus,2-s2.0-49749087929
"Chakraborty, R.S., Bhunia, S.","Micropipeline-based asynchronous design methodology for robust system design using nanoscale crossbar",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479822,"697","701",,1,10.1109/ISQED.2008.4479822,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749112064&doi=10.1109%2fISQED.2008.4479822&partnerID=40&md5=c9d622dda46e8f6926175542440617fe",Conference Paper,Scopus,2-s2.0-49749112064
"Zhou, Y., Paul, S., Bhunia, S.","Harvesting wasted heat in a microprocessor using thermoelectric generators: Modeling, analysis and measurement",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484669,"98","103",,23,10.1109/DATE.2008.4484669,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749113586&doi=10.1109%2fDATE.2008.4484669&partnerID=40&md5=e9f846587155b12b0990a0e65dede89f",Conference Paper,Scopus,2-s2.0-49749113586
"Zhou, Y., Paul, S., Bhunia, S.","Towards uniform temperature distribution in SOI circuits using carbon nanotube based thermal interconnect",2008,"Proceedings of the 9th International Symposium on Quality Electronic Design, ISQED 2008",,, 4479851,"861","866",,2,10.1109/ISQED.2008.4479851,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749138983&doi=10.1109%2fISQED.2008.4479851&partnerID=40&md5=0b64287f8b11f077fbc8df16eb001547",Conference Paper,Scopus,2-s2.0-49749138983
"Wolff, F., Papachristou, C., Bhunia, S., Chakraborty, R.S.","Towards trojan-free trusted ICs: Problem analysis and detection scheme",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484928,"1362","1365",,140,10.1109/DATE.2008.4484928,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749105556&doi=10.1109%2fDATE.2008.4484928&partnerID=40&md5=7e2a08401d111175db4077dab189a926",Conference Paper,Scopus,2-s2.0-49749105556
"Paul, S., Bhunia, S.","MBARC: A scalable memory based reconfigurable computing framework for nanoscale devices",2008,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4484057,"77","82",,9,10.1109/ASPDAC.2008.4484057,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549100850&doi=10.1109%2fASPDAC.2008.4484057&partnerID=40&md5=2d31b13309b813bfba807d3af08dc040",Conference Paper,Scopus,2-s2.0-49549100850
"Chakraborty, R.S., Paul, S., Bhunia, S.","Analysis and robust design of diode-resistor based nanoscale crossbar PLA circuits",2008,"Proceedings of the IEEE International Frequency Control Symposium and Exposition",,, 4450540,"441","446",,2,10.1109/VLSI.2008.44,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47649125788&doi=10.1109%2fVLSI.2008.44&partnerID=40&md5=88cf77c4104a9e16ca5b8e8296b56071",Conference Paper,Scopus,2-s2.0-47649125788
"Datta, A., Bhunia, S., Choi, J.H., Mukhopadhyay, S., Roy, K.","Profit aware circuit design under process variations considering speed binning",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","7", 4553748,"806","815",,13,10.1109/TVLSI.2008.2000364,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48149091083&doi=10.1109%2fTVLSI.2008.2000364&partnerID=40&md5=de393908ffe97fde1c62b31bfc440d86",Article,Scopus,2-s2.0-48149091083
"Bhunia, S., Roy, K.","Power dissipation, variations and nanoscale CMOS design: Test challenges and self-calibration/self-repair solutions",2008,"Proceedings - International Test Conference",,, 4437659,"","",,,10.1109/TEST.2007.4437659,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39749087595&doi=10.1109%2fTEST.2007.4437659&partnerID=40&md5=acf9277cad4fd09116ef6f970e39889e",Conference Paper,Scopus,2-s2.0-39749087595
"Zhou, Y., Thekkel, S., Bhunia, S.","Low power FPGA design using hybrid CMOS-NEMS approach",2007,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"14","19",,26,10.1145/1283780.1283785,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-36948999568&doi=10.1145%2f1283780.1283785&partnerID=40&md5=afb0051daf764de90c84029143575585",Conference Paper,Scopus,2-s2.0-36948999568
"Paul, S., Bhunia, S.","Memory based computation using embedded cache for processor yield and reliability improvement",2007,"2007 IEEE International Conference on Computer Design, ICCD 2007",,, 4601922,"341","346",,1,10.1109/ICCD.2007.4601922,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52949135532&doi=10.1109%2fICCD.2007.4601922&partnerID=40&md5=e492670b919b1cb8fc32732580d672cd",Conference Paper,Scopus,2-s2.0-52949135532
"Narasimhan, S., Zhou, Y., Chiel, H.J., Bhunia, S.","Low-power VLSI architecture for neural data compression using vocabulary-based approach",2007,"Conference Proceedings - IEEE Biomedical Circuits and Systems Conference Healthcare Technology, BiOCAS2007",,, 4463327,"134","137",,5,10.1109/BIOCAS.2007.4463327,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956388538&doi=10.1109%2fBIOCAS.2007.4463327&partnerID=40&md5=88076d7aa5673611c154f616d88fb3ae",Conference Paper,Scopus,2-s2.0-77956388538
"Paul, S., Chakraborty, R.S., Bhunia, S.","VIm-scan: A low overhead scan design approach for protection of secret key in scan-based secure chips",2007,"Proceedings of the IEEE VLSI Test Symposium",,, 4209953,"455","460",,45,10.1109/VTS.2007.89,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37549006416&doi=10.1109%2fVTS.2007.89&partnerID=40&md5=a45870dec1649c6d47583c8154925a37",Conference Paper,Scopus,2-s2.0-37549006416
"Ghosh, S., NDai, P., Bhunia, S., Roy, K.","Tolerance to small delay defects by adaptive clock stretching",2007,"Proceedings - IOLTS 2007 13th IEEE International On-Line Testing Symposium",,, 4274858,"244","249",,5,10.1109/IOLTS.2007.67,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46749135215&doi=10.1109%2fIOLTS.2007.67&partnerID=40&md5=0d7d623a9d046e66b5b2bb99ac6fb34b",Conference Paper,Scopus,2-s2.0-46749135215
"Chakraborty, R.S., Narasimhan, S., Bhunia, S.","Hybridization of CMOS with CNT-based nano-electromechanical switch for low leakage and robust circuit design",2007,"IEEE Transactions on Circuits and Systems I: Regular Papers","54","11 SPEC. ISS.",,"2480","2488",,19,10.1109/TCSI.2007.907828,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-53349152519&doi=10.1109%2fTCSI.2007.907828&partnerID=40&md5=4b97f2375abd3d2f0fdd97abc0ba1532",Article,Scopus,2-s2.0-53349152519
"Paul, S., Krishnamurthy, S., Mahmoodf, H., Bhunia, S.","Low-overhead design technique for calibration of maximum frequency at multiple operating points",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397298,"401","404",,11,10.1109/ICCAD.2007.4397298,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249092181&doi=10.1109%2fICCAD.2007.4397298&partnerID=40&md5=4b7f83e59ac62d5fb0b7002d41bc4149",Conference Paper,Scopus,2-s2.0-50249092181
"Paul, S., Chakraborty, R.S., Bhunia, S.","Defect-aware configurable computing in nanoscale crossbar for improved yield",2007,"Proceedings - IOLTS 2007 13th IEEE International On-Line Testing Symposium",,, 4274817,"29","34",,6,10.1109/IOLTS.2007.25,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46749119039&doi=10.1109%2fIOLTS.2007.25&partnerID=40&md5=d14dd088aae9e23d268f5aa649acfc85",Conference Paper,Scopus,2-s2.0-46749119039
"Bhunia, S., Tabib-Azar, M., Saab, D.","Ultralow-power reconfigurable computing with complementary nano-electromechanical carbon nanotube switches",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4196001,"86","91",,13,10.1109/ASPDAC.2007.357797,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46649085455&doi=10.1109%2fASPDAC.2007.357797&partnerID=40&md5=6962b440f2493400c82411d4697b54be",Conference Paper,Scopus,2-s2.0-46649085455
"Bhunia, S., Mukhopadhyay, S., Roy, K.","Process variations and process-tolerant design",2007,"Proceedings of the IEEE International Conference on VLSI Design",,, 4092123,"699","704",,45,10.1109/VLSID.2007.131,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48349095147&doi=10.1109%2fVLSID.2007.131&partnerID=40&md5=3beec98f7c249b2fa001599c03d20b6d",Conference Paper,Scopus,2-s2.0-48349095147
"Ghosh, S., Bhunia, S., Roy, K.","CRISTA: A new paradigm for low-power, variation-tolerant, and adaptive circuit synthesis using critical path isolation",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","11", 4352005,"1947","1956",,64,10.1109/TCAD.2007.896305,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249104938&doi=10.1109%2fTCAD.2007.896305&partnerID=40&md5=9e1c11ba2a24c527b4f5e0dcb723a6a0",Article,Scopus,2-s2.0-54249104938
"Narasimhan, S., Tabib-Azar, M., Chiei, H.J., Bhunia, S.","Neural data compression with wavelet transform: A vocabulary based approach",2007,"Proceedings of the 3rd International IEEE EMBS Conference on Neural Engineering",,, 4227365,"666","669",,5,10.1109/CNE.2007.369760,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548793457&doi=10.1109%2fCNE.2007.369760&partnerID=40&md5=c89f39614bba5af8b3a4f2023facef0d",Conference Paper,Scopus,2-s2.0-34548793457
"Ghosh, S., Bhunia, S., Roy, K.","Low-overhead circuit synthesis for temperature adaptation using dynamic voltage scheduling",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4212028,"1532","1537",,,10.1109/DATE.2007.364518,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548361450&doi=10.1109%2fDATE.2007.364518&partnerID=40&md5=229cec7b48b28851842c8b965c3168f3",Conference Paper,Scopus,2-s2.0-34548361450
"Ghosh, S., Bhunia, S., Roy, K.","Low-Power and testable circuit synthesis using Shannon decomposition",2007,"ACM Transactions on Design Automation of Electronic Systems","12","4", 47,"","",,,10.1145/1278349.1278360,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35148870240&doi=10.1145%2f1278349.1278360&partnerID=40&md5=a5850395b598b818b1c3707a7a66fe0c",Article,Scopus,2-s2.0-35148870240
"Krishnamurthy, S., Paul, S., Bhunia, S.","Adaptation to temperature-induced delay variations in logic circuits using low-overhead online delay calibration",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149125,"755","760",,6,10.1109/ISQED.2007.29,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548120810&doi=10.1109%2fISQED.2007.29&partnerID=40&md5=8b8fac3988b44d190a1e1e038a187062",Conference Paper,Scopus,2-s2.0-34548120810
"Chakraborty, R.S., Narasimhan, S., Bhunia, S.","Hybridization of CMOS with CNT-based complementary nano electro-mechanical switch for low-leakage and robust embedded memory design",2007,"2007 NSTI Nanotechnology Conference and Trade Show - NSTI Nanotech 2007, Technical Proceedings","1",,,"134","137",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548008156&partnerID=40&md5=399e9bdbcd90787ae0a959408c3fc9a1",Conference Paper,Scopus,2-s2.0-34548008156
"Agarwal, A., Kang, K., Bhunia, S., Gallagher, J.D., Roy, K.","Device-aware yield-centric dual-V<inf>t</inf> design under parameter variations in nanoscale technologies",2007,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","15","6",,"660","671",,12,10.1109/TVLSI.2007.898683,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34250201108&doi=10.1109%2fTVLSI.2007.898683&partnerID=40&md5=563057655c376912de751302e9d6a965",Article,Scopus,2-s2.0-34250201108
"Banerjee, N., Roy, K., Mahmoodi, H., Bhunia, S.","Low power synthesis of dynamic logic circuits using fine-grained clock gating",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1657010,"","",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047182643&partnerID=40&md5=553602948a81a59ed89dac38083fd3c8",Conference Paper,Scopus,2-s2.0-34047182643
"Ghosh, S., Bhunia, S., Raychowdhury, A., Roy, K.","Delay fault localization in test-per-scan BIST using built-in delay sensor",2006,"Proceedings - IOLTS 2006: 12th IEEE International On-Line Testing Symposium","2006",, 1655512,"31","36",,1,10.1109/IOLTS.2006.19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247273622&doi=10.1109%2fIOLTS.2006.19&partnerID=40&md5=7549c0997ac0b43e5e0cb165f6c6a024",Conference Paper,Scopus,2-s2.0-34247273622
"Bhunia, S., Tabib-Azar, M., Saab, D.","Complimentary nano-electromechanical carbon nanotube switches",2006,"ECS Transactions","3","10",,"375","388",,2,10.1149/1.2357277,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847034168&doi=10.1149%2f1.2357277&partnerID=40&md5=4d1f7cc1a174366d8337884da0afffe8",Conference Paper,Scopus,2-s2.0-33847034168
"Ghosh, S., Bhunia, S., Roy, K.","A new paradigm for low-power, variation-tolerant circuit synthesis using critical path isolation",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110241,"619","624",,16,10.1109/ICCAD.2006.320025,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149093023&doi=10.1109%2fICCAD.2006.320025&partnerID=40&md5=655b1f8d38363d29c8d00e565d777578",Conference Paper,Scopus,2-s2.0-46149093023
"Ghosh, S., Bhunia, S., Raychowdhury, A., Roy, K.","A novel delay fault testing methodology using low-overhead built-in delay sensor",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","12",,"2934","2943",,24,10.1109/TCAD.2006.882523,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845653669&doi=10.1109%2fTCAD.2006.882523&partnerID=40&md5=7b984c9e4bd4fb15201642d0e657c862",Article,Scopus,2-s2.0-33845653669
"Datta, A., Bhunia, S., Mukhopadhyay, S., Roy, K.","Delay modeling and statistical design of pipelined circuit under process variation",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","11", 1715427,"2427","2436",,9,10.1109/TCAD.2006.873886,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750600665&doi=10.1109%2fTCAD.2006.873886&partnerID=40&md5=579200bac1f33abfa514b90e4612b2fb",Article,Scopus,2-s2.0-33750600665
"Goel, A., Bhunia, S., Mahmoodi, H., Roy, K.","Low-overhead design of soft-error-tolerant scan flip-flops with enhanced-scan capability",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594762,"665","670",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748587814&partnerID=40&md5=15de17ff206c961fa036c9744f8a6244",Conference Paper,Scopus,2-s2.0-33748587814
"Datta, A., Bhunia, S., Choi, J.H., Mukhopadhyay, S., Roy, K.","Speed binning aware design methodology to improve profit under parameter variations",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594770,"712","717",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748605292&partnerID=40&md5=56bb53cd9a3139972a5b3bf8cd8add2a",Conference Paper,Scopus,2-s2.0-33748605292
"Banerjee, N., Raychowdhury, A., Roy, K., Bhunia, S., Mahmoodi, H.","Novel low-overhead operand isolation techniques for low-power datapath synthesis",2006,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","14","9", 1715335,"1034","1039",,9,10.1109/TVLSI.2006.884054,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750577534&doi=10.1109%2fTVLSI.2006.884054&partnerID=40&md5=a56468f3e3d07961fae3af9ad8d9d651",Article,Scopus,2-s2.0-33750577534
"Mukhopadhyay, S., Bhunia, S., Roy, K.","Modeling and analysis of loading effect on leakage of nanoscaled bulk-CMOS logic circuits",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","8", 1637738,"1486","1495",,15,10.1109/TCAD.2005.855934,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746585791&doi=10.1109%2fTCAD.2005.855934&partnerID=40&md5=99dcb55178358e9403179a5748c77664",Article,Scopus,2-s2.0-33746585791
"Agarwal, A., Kang, K., Bhunia, S.K., Gallagher, J.D., Roy, K.","Effectiveness of low power dual-V<inf>t</inf> designs in nano-scale technologies under process parameter variations",2005,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"14","19",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444456071&partnerID=40&md5=b2804752975ae922db376204bd85330d",Conference Paper,Scopus,2-s2.0-28444456071
"Ghosh, S., Bhunia, S., Roy, K.","Shannon expansion based supply-gated logic for improved power and testability",2005,"Proceedings of the Asian Test Symposium","2005",, 1575463,"404","409",,5,10.1109/ATS.2005.98,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846937647&doi=10.1109%2fATS.2005.98&partnerID=40&md5=d4ecca99ae70b359487d871055af3db1",Conference Paper,Scopus,2-s2.0-33846937647
"Mukhopadhyay, S., Bhunia, S., Roy, K.","Modeling and analysis of loading effect in leakage of nano-scaled bulk-CMOS logic circuits",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","I",, 1395560,"224","229",,14,10.1109/DATE.2005.210,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646904250&doi=10.1109%2fDATE.2005.210&partnerID=40&md5=c42a9550134ab080b238e4648e7ee618",Conference Paper,Scopus,2-s2.0-33646904250
"Bhunia, S., Mahmoodi, H., Raychowdhury, A., Roy, K.","A novel low-overhead delay testing technique for arbitrary two-pattern test application",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","II",, 1395747,"1136","1141",,23,10.1109/DATE.2005.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646926130&doi=10.1109%2fDATE.2005.27&partnerID=40&md5=56175538684b1f7a76f8800a669ef9ed",Conference Paper,Scopus,2-s2.0-33646926130
"Datta, A., Mukhopadhyay, S., Bhunia, S., Roy, K.","Yield prediction of high performance pipelined circuit with respect to delay failures in sub-100nm technology",2005,"Proceedings - 11th IEEE International On-Line Testing Symposium, IOLTS 2005","2005",, 1498173,"275","280",,1,10.1109/IOLTS.2005.71,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745514034&doi=10.1109%2fIOLTS.2005.71&partnerID=40&md5=ac3d0f0dccac7440a6101cb141e35356",Conference Paper,Scopus,2-s2.0-33745514034
"Bhunia, S., Mahmoodi, H., Ghosh, D., Roy, K.","Power reduction in test-per-scan BIST with supply gating and efficient scan partitioning",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410624,"453","458",,9,10.1109/ISQED.2005.96,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886691306&doi=10.1109%2fISQED.2005.96&partnerID=40&md5=d56ac44ca785713d3b03bc5e9c8b3a69",Conference Paper,Scopus,2-s2.0-84886691306
"Datta, A., Bhunia, S., Mukhopadhyay, S., Roy, K.","A statistical approach to area-constrained yield enhancement for pipelined circuits under parameter variations",2005,"Proceedings of the Asian Test Symposium","2005",, 1575425,"170","175",,4,10.1109/ATS.2005.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33645803195&doi=10.1109%2fATS.2005.16&partnerID=40&md5=918fe1f71129ed27dee62c66226bae53",Conference Paper,Scopus,2-s2.0-33645803195
"Chen, Q., Mahmoodi, H., Bhunia, S., Roy, K.","Modeling and testing of SRAM for new failure mechanisms due to process variations in nanoscale CMOS",2005,"Proceedings of the IEEE VLSI Test Symposium",,, 1443438,"292","297",,31,10.1109/VTS.2005.58,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886474055&doi=10.1109%2fVTS.2005.58&partnerID=40&md5=b3d483ac2672addb1fe640d21510c68c",Conference Paper,Scopus,2-s2.0-84886474055
"Datta, A., Bhunia, S., Banerjee, N., Roy, K.","A power-aware GALS architecture for real-time algorithm-specific tasks",2005,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 1410609,"358","363",,3,10.1109/ISQED.2005.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-53849090235&doi=10.1109%2fISQED.2005.12&partnerID=40&md5=b7d739a41392e3da5e0c7dd4e4db854c",Conference Paper,Scopus,2-s2.0-53849090235
"Banerjee, N., Raychowdhury, A., Bhunia, S., Mahmoodi, H., Roy, K.","Novel low-overhead operand isolation techniques for low-power datapath synthesis",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524154,"206","211",,3,10.1109/ICCD.2005.80,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748550997&doi=10.1109%2fICCD.2005.80&partnerID=40&md5=8953d7ea9f9b0bcef009757318504f97",Conference Paper,Scopus,2-s2.0-33748550997
"Bhunia, S., Banerjee, N., Chen, Q., Mahmoodi, H., Roy, K.","A novel synthesis approach for active leakage power reduction using dynamic supply gating",2005,"Proceedings - Design Automation Conference",,, 29.3,"479","484",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944470410&partnerID=40&md5=7e6860b3b8d3298064ab4b70c353b7dd",Conference Paper,Scopus,2-s2.0-27944470410
"Raychowdhury, A., Ghosh, S., Bhunia, S., Ghosh, D., Roy, K.","A novel delay fault testing methodology using on-chip low-overhead delay measurement hardware at strategic probe points",2005,"Proceedings of the 10th IEEE European Test Symposium, ETS 2005","2005",, 1430017,"108","113",,5,10.1109/ETS.2005.2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33744501546&doi=10.1109%2fETS.2005.2&partnerID=40&md5=09575b4f4e1b83c875d47ed6f3ce21b6",Conference Paper,Scopus,2-s2.0-33744501546
"Datta, A., Bhunia, S., Mukhopadhyay, S., Banerjee, N., Roy, K.","Statistical modeling of pipeline delay and design of pipeline under process variation to enhance yield in sub-100nm technologies",2005,"Proceedings -Design, Automation and Test in Europe, DATE '05","II",, 1395704,"926","931",,19,10.1109/DATE.2005.278,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646909654&doi=10.1109%2fDATE.2005.278&partnerID=40&md5=05e193e8c408e46a63b7b1c1d59c541d",Conference Paper,Scopus,2-s2.0-33646909654
"Raychowdhury, A., Paul, B.C., Bhunia, S., Roy, K.","Computing with subthreshold leakage: Device/circuit/architecture co-design for ultralow-power subthreshold operation",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","11",,"1213","1223",,39,10.1109/TVLSI.2005.859590,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947136855&doi=10.1109%2fTVLSI.2005.859590&partnerID=40&md5=8899ed2edda7058bbfd8872efbc653f0",Article,Scopus,2-s2.0-33947136855
"Chen, Q., Mahmoodi, H., Bhunia, S., Roy, K.","Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variations",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","11",,"1286","1295",,14,10.1109/TVLSI.2005.859565,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947143498&doi=10.1109%2fTVLSI.2005.859565&partnerID=40&md5=6b1e3ac431404e7de8fe7f6a4d4e6eb2",Article,Scopus,2-s2.0-33947143498
"Bhunia, S., Datta, A., Banerjee, N., Roy, K.","GAARP: A power-aware GALS architecture for real-time algorithm-specific tasks",2005,"IEEE Transactions on Computers","54","6",,"752","766",,10,10.1109/TC.2005.99,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21044443475&doi=10.1109%2fTC.2005.99&partnerID=40&md5=2fd5c41db22025992d26e12c37e7ce9f",Article,Scopus,2-s2.0-21044443475
"Bhunia, S., Raychowdhury, A., Roy, K.","Frequency specification testing of analog filters using wavelet transform of dynamic supply current",2005,"Journal of Electronic Testing: Theory and Applications (JETTA)","21","3",,"243","255",,2,10.1007/s10836-005-6354-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17444365830&doi=10.1007%2fs10836-005-6354-8&partnerID=40&md5=074cb5e6d35de501dd2944a3db187a15",Article,Scopus,2-s2.0-17444365830
"Bhunia, S., Roy, K.","A novel wavelet transform-based transient current analysis for fault detection and localization",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","4",,"503","507",,26,10.1109/TVLSI.2004.842880,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16444376381&doi=10.1109%2fTVLSI.2004.842880&partnerID=40&md5=dbaea08086b4b783bce11376633aa6d5",Article,Scopus,2-s2.0-16444376381
"Bhunia, S., Raychowdhury, A., Roy, K.","Defect oriented testing of analog circuits using wavelet analysis of dynamic supply current",2005,"Journal of Electronic Testing: Theory and Applications (JETTA)","21","2",,"147","159",,8,10.1007/s10836-005-6144-3,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17444393614&doi=10.1007%2fs10836-005-6144-3&partnerID=40&md5=bef55896fd752e3e7911d2ea292f89dc",Article,Scopus,2-s2.0-17444393614
"Bhunia, S., Mahmoodi, H., Ghosh, D., Mukhopadhyay, S., Roy, K.","Low-power scan design using first-level supply gating",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","3",,"384","395",,82,10.1109/TVLSI.2004.842885,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15844369074&doi=10.1109%2fTVLSI.2004.842885&partnerID=40&md5=c9a85967b09cda4545ecb55168240ca8",Article,Scopus,2-s2.0-15844369074
"Chiou, L.-Y., Bhunia, S., Roy, K.","Synthesis of Application-Specific Highly Efficient Multi-Mode Cores for Embedded Systems",2005,"ACM Transactions on Embedded Computing Systems","4","1",,"168","188",,20,10.1145/1053271.1053278,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84979977948&doi=10.1145%2f1053271.1053278&partnerID=40&md5=e854db31b4a395a97a56a98f63aef11e",Article,Scopus,2-s2.0-84979977948
"Ghosh, D., Bhunia, S., Roy, K.","A technique to reduce power and test application time in BIST",2004,"Proceedings - 10th IEEE International On-Line Testing Symposium, IOLTS 2004",,,,"182","183",,3,10.1109/OLT.2004.1319684,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-10444232676&doi=10.1109%2fOLT.2004.1319684&partnerID=40&md5=fe2bc40c2d4b49f6590103219427b04b",Conference Paper,Scopus,2-s2.0-10444232676
"Bhunia, S., Mahmoodi, H., Raychowdhury, A., Roy, K.","First level hold: A novel low-overhead delay fault testing technique",2004,"IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems",,,,"314","315",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-24944522589&partnerID=40&md5=e24d72b44cb51ba22535f78a6b878541",Conference Paper,Scopus,2-s2.0-24944522589
"Bhunia, S., Mahmoodi, H., Mukhopadhyay, S., Ghosh, D., Roy, K.","A novel low-power scan design technique using supply gating",2004,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"60","65",,6,10.1109/ICCD.2004.1347900,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644412957&doi=10.1109%2fICCD.2004.1347900&partnerID=40&md5=ad547fb34cc714fb82886498db008106",Conference Paper,Scopus,2-s2.0-17644412957
"Bhunia, S., Raychowdhury, A., Roy, K.","Trim bit setting of analog filters using wavelet-based supply current analysis",2004,"Proceedings - Design, Automation and Test in Europe Conference and Exhibition","1",,,"708","709",,,10.1109/DATE.2004.1268941,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042567226&doi=10.1109%2fDATE.2004.1268941&partnerID=40&md5=76a59254ccc73622907157fdc19aa4b5",Conference Paper,Scopus,2-s2.0-3042567226
"Li, H., Bhunia, S., Chen, Y., Roy, K., Vijaykumar, T.N.","DCG: Deterministic Clock-Gating for Low-Power Microprocessor Design",2004,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","12","3",,"245","254",,36,10.1109/TVLSI.2004.824307,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2142805953&doi=10.1109%2fTVLSI.2004.824307&partnerID=40&md5=660b6b9c8da6749fdc971446e776a938",Conference Paper,Scopus,2-s2.0-2142805953
"Bhunia, S., Raychowdhury, A., Roy, K.","Frequency specification testing of analog filters using wavelet transform of dynamic supply current",2004,"Proceedings - 5th International Symposium on Quality Electronic Design, ISQUED 2004",,,,"389","394",,3,10.1109/ISQED.2004.1283705,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942640134&doi=10.1109%2fISQED.2004.1283705&partnerID=40&md5=7e92a05b8e803962b3eeb0f5f3a0f4e2",Conference Paper,Scopus,2-s2.0-2942640134
"Chiou, L.-Y., Bhunia, S., Roy, K.","Synthesis of application-specific highly-efficient multi-mode systems for low-power applications",2003,"Proceedings -Design, Automation and Test in Europe, DATE",,, 1253593,"96","101",,5,10.1109/DATE.2003.1253593,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893803869&doi=10.1109%2fDATE.2003.1253593&partnerID=40&md5=3ec3af970123d5d87fc7e1495a9222da",Conference Paper,Scopus,2-s2.0-84893803869
"Ghosh, D., Bhunia, S., Roy, K.","Multiple scan chain design technique for power reduction during test application in BIST",2003,"Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","2003-January",, 1250112,"191","198",,11,10.1109/TSM.2005.1250112,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84971324898&doi=10.1109%2fTSM.2005.1250112&partnerID=40&md5=82ce056c5331cada1733f63cf6531395",Conference Paper,Scopus,2-s2.0-84971324898
"Li, H., Bhunia, S., Chen, Y., Vijaykumar, T.N., Roy, K.","Deterministic clock gating for microprocessor power reduction",2003,"Proceedings - International Symposium on High-Performance Computer Architecture","12",, 1183529,"113","122",,55,10.1109/HPCA.2003.1183529,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944465327&doi=10.1109%2fHPCA.2003.1183529&partnerID=40&md5=113de8dfa8a15c647e6f847d8fd58358",Conference Paper,Scopus,2-s2.0-27944465327
"Bhunia, S., Roy, K.","Fault detection and diagnosis using wavelet based transient current analysis",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998474,"1118","",,8,10.1109/DATE.2002.998474,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883399689&doi=10.1109%2fDATE.2002.998474&partnerID=40&md5=a39e6eeb11a729c1fc38f3e92e01a6a8",Conference Paper,Scopus,2-s2.0-84883399689
"Bhunia, S., Roy, K.","Dynamic supply current testing of analog circuits using wavelet transform",2002,"Proceedings of the IEEE VLSI Test Symposium","2002-January",, 1011158,"302","307",,21,10.1109/VTS.2002.1011158,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84948406950&doi=10.1109%2fVTS.2002.1011158&partnerID=40&md5=d53ad5841d16a63544859f0831a20e2d",Conference Paper,Scopus,2-s2.0-84948406950
"Bhunia, S., Li, H., Roy, K.","A high performance IDDQ testable cache for scaled CMOS technologies",2002,"Proceedings of the Asian Test Symposium","2002-January",, 1181704,"157","162",,11,10.1109/ATS.2002.1181704,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38749125763&doi=10.1109%2fATS.2002.1181704&partnerID=40&md5=e8e494a0ab09ae7a2e74a1e7a3522996",Conference Paper,Scopus,2-s2.0-38749125763
"Bhunia, S., Roy, K., Segura, J.","A novel wavelet transform based transient current analysis for fault detection and localization",2002,"Proceedings - Design Automation Conference",,,,"361","366",,22,10.1109/DAC.2002.1012650,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036054359&doi=10.1109%2fDAC.2002.1012650&partnerID=40&md5=1ee98122907037a72e80057ee80374b8",Article,Scopus,2-s2.0-0036054359
"Bhunia, Swarup, Majumder, Subhashis, Sircar, Ayan, Sur-Kolay, Susmita, Bhattacharya, Bhargab B.","Topological routing amidst polygonal obstacles",2000,"Proceedings of the IEEE International Conference on VLSI Design",,,,"274","279",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033885649&partnerID=40&md5=a77f87d67f3e077d690258c00a4c6fc5",Conference Paper,Scopus,2-s2.0-0033885649
"Bhunia, S.K., Ghosh, S.K., Kumar, P., Das, P.P., Mukherjee, J.","Design, simulation and synthesis of an ASIC for fractal image coding",1999,"Proceedings of the IEEE International Conference on VLSI Design",,,,"544","547",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032757244&partnerID=40&md5=bd34eef55bdab34b71b1204d650795cf",Conference Paper,Scopus,2-s2.0-0032757244
