# Asynchronous_FIFO_dual_cock_veriog


The project contains the Verilog description of Asynchronous dual port FIFO for Clock Domain Crossing
