

================================================================
== Vitis HLS Report for 'softmax_Pipeline_VITIS_LOOP_80_3'
================================================================
* Date:           Tue Nov 26 16:15:40 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.246 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_80_3  |       19|       19|        11|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.12>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sum_exp_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_exp_reload"   --->   Operation 15 'read' 'sum_exp_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.40ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [lenet_proj/lenet_support_1.cpp:80]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%icmp_ln80 = icmp_eq  i4 %i_1, i4 10" [lenet_proj/lenet_support_1.cpp:80]   --->   Operation 20 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.72ns)   --->   "%add_ln80 = add i4 %i_1, i4 1" [lenet_proj/lenet_support_1.cpp:80]   --->   Operation 21 'add' 'add_ln80' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.inc25.split, void %for.end27.exitStub" [lenet_proj/lenet_support_1.cpp:80]   --->   Operation 22 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_2_cast = zext i4 %i_1" [lenet_proj/lenet_support_1.cpp:80]   --->   Operation 23 'zext' 'i_2_cast' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %i_2_cast" [lenet_proj/lenet_support_1.cpp:81]   --->   Operation 24 'getelementptr' 'input_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.61ns)   --->   "%input_load = load i4 %input_addr" [lenet_proj/lenet_support_1.cpp:81]   --->   Operation 25 'load' 'input_load' <Predicate = (!icmp_ln80)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 26 [1/1] (0.40ns)   --->   "%store_ln80 = store i4 %add_ln80, i4 %i" [lenet_proj/lenet_support_1.cpp:80]   --->   Operation 26 'store' 'store_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 0.61>
ST_2 : Operation 27 [1/2] (0.61ns)   --->   "%input_load = load i4 %input_addr" [lenet_proj/lenet_support_1.cpp:81]   --->   Operation 27 'load' 'input_load' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 7.24>
ST_3 : Operation 28 [8/8] (7.24ns)   --->   "%div = fdiv i32 %input_load, i32 %sum_exp_reload_read" [lenet_proj/lenet_support_1.cpp:81]   --->   Operation 28 'fdiv' 'div' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.24>
ST_4 : Operation 29 [7/8] (7.24ns)   --->   "%div = fdiv i32 %input_load, i32 %sum_exp_reload_read" [lenet_proj/lenet_support_1.cpp:81]   --->   Operation 29 'fdiv' 'div' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.24>
ST_5 : Operation 30 [6/8] (7.24ns)   --->   "%div = fdiv i32 %input_load, i32 %sum_exp_reload_read" [lenet_proj/lenet_support_1.cpp:81]   --->   Operation 30 'fdiv' 'div' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.24>
ST_6 : Operation 31 [5/8] (7.24ns)   --->   "%div = fdiv i32 %input_load, i32 %sum_exp_reload_read" [lenet_proj/lenet_support_1.cpp:81]   --->   Operation 31 'fdiv' 'div' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.24>
ST_7 : Operation 32 [4/8] (7.24ns)   --->   "%div = fdiv i32 %input_load, i32 %sum_exp_reload_read" [lenet_proj/lenet_support_1.cpp:81]   --->   Operation 32 'fdiv' 'div' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.24>
ST_8 : Operation 33 [3/8] (7.24ns)   --->   "%div = fdiv i32 %input_load, i32 %sum_exp_reload_read" [lenet_proj/lenet_support_1.cpp:81]   --->   Operation 33 'fdiv' 'div' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.24>
ST_9 : Operation 34 [2/8] (7.24ns)   --->   "%div = fdiv i32 %input_load, i32 %sum_exp_reload_read" [lenet_proj/lenet_support_1.cpp:81]   --->   Operation 34 'fdiv' 'div' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.24>
ST_10 : Operation 35 [1/8] (7.24ns)   --->   "%div = fdiv i32 %input_load, i32 %sum_exp_reload_read" [lenet_proj/lenet_support_1.cpp:81]   --->   Operation 35 'fdiv' 'div' <Predicate = true> <Delay = 7.24> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 7> <II = 1> <Delay = 7.24> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.61>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [lenet_proj/lenet_support_1.cpp:80]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [lenet_proj/lenet_support_1.cpp:80]   --->   Operation 37 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.61ns)   --->   "%store_ln81 = store i32 %div, i4 %input_addr" [lenet_proj/lenet_support_1.cpp:81]   --->   Operation 38 'store' 'store_ln81' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln80 = br void %for.inc25" [lenet_proj/lenet_support_1.cpp:80]   --->   Operation 39 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.125ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0.000 ns)
	'load' operation ('i', lenet_proj/lenet_support_1.cpp:80) on local variable 'i' [8]  (0.000 ns)
	'add' operation ('add_ln80', lenet_proj/lenet_support_1.cpp:80) [11]  (0.723 ns)
	'store' operation ('store_ln80', lenet_proj/lenet_support_1.cpp:80) of variable 'add_ln80', lenet_proj/lenet_support_1.cpp:80 on local variable 'i' [21]  (0.402 ns)

 <State 2>: 0.614ns
The critical path consists of the following:
	'load' operation ('input_load', lenet_proj/lenet_support_1.cpp:81) on array 'input_r' [18]  (0.614 ns)

 <State 3>: 7.246ns
The critical path consists of the following:
	'fdiv' operation ('div', lenet_proj/lenet_support_1.cpp:81) [19]  (7.246 ns)

 <State 4>: 7.246ns
The critical path consists of the following:
	'fdiv' operation ('div', lenet_proj/lenet_support_1.cpp:81) [19]  (7.246 ns)

 <State 5>: 7.246ns
The critical path consists of the following:
	'fdiv' operation ('div', lenet_proj/lenet_support_1.cpp:81) [19]  (7.246 ns)

 <State 6>: 7.246ns
The critical path consists of the following:
	'fdiv' operation ('div', lenet_proj/lenet_support_1.cpp:81) [19]  (7.246 ns)

 <State 7>: 7.246ns
The critical path consists of the following:
	'fdiv' operation ('div', lenet_proj/lenet_support_1.cpp:81) [19]  (7.246 ns)

 <State 8>: 7.246ns
The critical path consists of the following:
	'fdiv' operation ('div', lenet_proj/lenet_support_1.cpp:81) [19]  (7.246 ns)

 <State 9>: 7.246ns
The critical path consists of the following:
	'fdiv' operation ('div', lenet_proj/lenet_support_1.cpp:81) [19]  (7.246 ns)

 <State 10>: 7.246ns
The critical path consists of the following:
	'fdiv' operation ('div', lenet_proj/lenet_support_1.cpp:81) [19]  (7.246 ns)

 <State 11>: 0.614ns
The critical path consists of the following:
	'store' operation ('store_ln81', lenet_proj/lenet_support_1.cpp:81) of variable 'div', lenet_proj/lenet_support_1.cpp:81 on array 'input_r' [20]  (0.614 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
