{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 08:48:01 2018 " "Info: Processing started: Fri Jan 05 08:48:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|we " "Warning: Node \"CPU_IRyima:inst12\|we\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|ra1 " "Warning: Node \"CPU_IRyima:inst12\|ra1\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|ra0 " "Warning: Node \"CPU_IRyima:inst12\|ra0\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|re " "Warning: Node \"CPU_IRyima:inst12\|re\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU_yw:inst9\|ALU_out\[7\] " "Warning: Node \"CPU_ALU_yw:inst9\|ALU_out\[7\]\" is a latch" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst8\|ALU_out\[7\] " "Warning: Node \"CPU_ALU:inst8\|ALU_out\[7\]\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|shpass " "Warning: Node \"CPU_IRyima:inst12\|shpass\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|s\[1\] " "Warning: Node \"CPU_IRyima:inst12\|s\[1\]\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|s\[0\] " "Warning: Node \"CPU_IRyima:inst12\|s\[0\]\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|lod_IR " "Warning: Node \"CPU_IRyima:inst12\|lod_IR\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|load_sa " "Warning: Node \"CPU_IRyima:inst12\|load_sa\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|load_B " "Warning: Node \"CPU_IRyima:inst12\|load_B\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|s\[3\] " "Warning: Node \"CPU_IRyima:inst12\|s\[3\]\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|jmp " "Warning: Node \"CPU_IRyima:inst12\|jmp\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|load_mar " "Warning: Node \"CPU_IRyima:inst12\|load_mar\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|cs " "Warning: Node \"CPU_IRyima:inst12\|cs\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|xl " "Warning: Node \"CPU_IRyima:inst12\|xl\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|RAM_en " "Warning: Node \"CPU_IRyima:inst12\|RAM_en\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU_yw:inst9\|ALU_out\[0\] " "Warning: Node \"CPU_ALU_yw:inst9\|ALU_out\[0\]\" is a latch" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU_yw:inst9\|ALU_out\[1\] " "Warning: Node \"CPU_ALU_yw:inst9\|ALU_out\[1\]\" is a latch" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU_yw:inst9\|ALU_out\[6\] " "Warning: Node \"CPU_ALU_yw:inst9\|ALU_out\[6\]\" is a latch" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU_yw:inst9\|ALU_out\[5\] " "Warning: Node \"CPU_ALU_yw:inst9\|ALU_out\[5\]\" is a latch" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|load_A " "Warning: Node \"CPU_IRyima:inst12\|load_A\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|pc_bus " "Warning: Node \"CPU_IRyima:inst12\|pc_bus\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst8\|ALU_out\[0\] " "Warning: Node \"CPU_ALU:inst8\|ALU_out\[0\]\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst8\|ALU_out\[1\] " "Warning: Node \"CPU_ALU:inst8\|ALU_out\[1\]\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU_yw:inst9\|ALU_out\[3\] " "Warning: Node \"CPU_ALU_yw:inst9\|ALU_out\[3\]\" is a latch" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU_yw:inst9\|ALU_out\[2\] " "Warning: Node \"CPU_ALU_yw:inst9\|ALU_out\[2\]\" is a latch" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst8\|ALU_out\[6\] " "Warning: Node \"CPU_ALU:inst8\|ALU_out\[6\]\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst8\|ALU_out\[5\] " "Warning: Node \"CPU_ALU:inst8\|ALU_out\[5\]\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_IRyima:inst12\|lod_pc " "Warning: Node \"CPU_IRyima:inst12\|lod_pc\" is a latch" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU_yw:inst9\|ALU_out\[4\] " "Warning: Node \"CPU_ALU_yw:inst9\|ALU_out\[4\]\" is a latch" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst8\|ALU_out\[3\] " "Warning: Node \"CPU_ALU:inst8\|ALU_out\[3\]\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst8\|ALU_out\[2\] " "Warning: Node \"CPU_ALU:inst8\|ALU_out\[2\]\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_ALU:inst8\|ALU_out\[4\] " "Warning: Node \"CPU_ALU:inst8\|ALU_out\[4\]\" is a latch" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "25 " "Warning: Found 25 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CPU_IRyima:inst12\|s\[3\] " "Info: Detected ripple clock \"CPU_IRyima:inst12\|s\[3\]\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|s\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_IRyima:inst12\|s\[0\] " "Info: Detected ripple clock \"CPU_IRyima:inst12\|s\[0\]\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|s\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_IRyima:inst12\|s\[1\] " "Info: Detected ripple clock \"CPU_IRyima:inst12\|s\[1\]\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|s\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_IRyima:inst12\|shpass " "Info: Detected ripple clock \"CPU_IRyima:inst12\|shpass\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|shpass" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_IRyima:inst12\|Mux39~0 " "Info: Detected gated clock \"CPU_IRyima:inst12\|Mux39~0\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|Mux39~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_IRyima:inst12\|Mux0~0 " "Info: Detected gated clock \"CPU_IRyima:inst12\|Mux0~0\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 57 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_IRyima:inst12\|Mux57~0 " "Info: Detected gated clock \"CPU_IRyima:inst12\|Mux57~0\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|Mux57~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_IRyima:inst12\|Mux51~0 " "Info: Detected gated clock \"CPU_IRyima:inst12\|Mux51~0\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 57 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|Mux51~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_IRyima:inst12\|Mux54~0 " "Info: Detected gated clock \"CPU_IRyima:inst12\|Mux54~0\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|Mux54~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_IRyima:inst12\|Mux65~0 " "Info: Detected gated clock \"CPU_IRyima:inst12\|Mux65~0\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|Mux65~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_IRyima:inst12\|Mux72~0 " "Info: Detected gated clock \"CPU_IRyima:inst12\|Mux72~0\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|Mux72~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_IRyima:inst12\|Mux66~0 " "Info: Detected gated clock \"CPU_IRyima:inst12\|Mux66~0\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|Mux66~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_IRyima:inst12\|Mux71~0 " "Info: Detected gated clock \"CPU_IRyima:inst12\|Mux71~0\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|Mux71~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_IRyima:inst12\|Mux61~0 " "Info: Detected gated clock \"CPU_IRyima:inst12\|Mux61~0\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|Mux61~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_IRyima:inst12\|Mux36~0 " "Info: Detected gated clock \"CPU_IRyima:inst12\|Mux36~0\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|Mux36~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_IRyima:inst12\|Mux40~0 " "Info: Detected gated clock \"CPU_IRyima:inst12\|Mux40~0\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|Mux40~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_ALU:inst8\|ALU_out\[7\]~10 " "Info: Detected gated clock \"CPU_ALU:inst8\|ALU_out\[7\]~10\" as buffer" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_ALU:inst8\|ALU_out\[7\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_IRyima:inst12\|Mux46~0 " "Info: Detected gated clock \"CPU_IRyima:inst12\|Mux46~0\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|Mux46~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_IR:inst10\|out_zl\[1\] " "Info: Detected ripple clock \"CPU_IR:inst10\|out_zl\[1\]\" as buffer" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IR:inst10\|out_zl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_IR:inst10\|out_zl\[0\] " "Info: Detected ripple clock \"CPU_IR:inst10\|out_zl\[0\]\" as buffer" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IR:inst10\|out_zl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_time:inst11\|tout\[2\] " "Info: Detected ripple clock \"CPU_time:inst11\|tout\[2\]\" as buffer" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_time:inst11\|tout\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_time:inst11\|tout\[1\] " "Info: Detected ripple clock \"CPU_time:inst11\|tout\[1\]\" as buffer" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_time:inst11\|tout\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_IRyima:inst12\|Mux44~0 " "Info: Detected gated clock \"CPU_IRyima:inst12\|Mux44~0\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|Mux44~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU_time:inst11\|tout\[0\] " "Info: Detected ripple clock \"CPU_time:inst11\|tout\[0\]\" as buffer" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_time:inst11\|tout\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU_IRyima:inst12\|Mux40~1 " "Info: Detected gated clock \"CPU_IRyima:inst12\|Mux40~1\" as buffer" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU_IRyima:inst12\|Mux40~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register CPU_ALU_yw:inst9\|ALU_out\[0\] register CPU_RAM:inst7\|r\[5\]\[0\] 86.3 MHz 11.588 ns Internal " "Info: Clock \"clk\" has Internal fmax of 86.3 MHz between source register \"CPU_ALU_yw:inst9\|ALU_out\[0\]\" and destination register \"CPU_RAM:inst7\|r\[5\]\[0\]\" (period= 11.588 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.157 ns + Longest register register " "Info: + Longest register to register delay is 1.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_ALU_yw:inst9\|ALU_out\[0\] 1 REG LCCOMB_X18_Y18_N24 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y18_N24; Fanout = 10; REG Node = 'CPU_ALU_yw:inst9\|ALU_out\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALU_yw:inst9|ALU_out[0] } "NODE_NAME" } } { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.309 ns) 1.157 ns CPU_RAM:inst7\|r\[5\]\[0\] 2 REG LCFF_X19_Y19_N27 1 " "Info: 2: + IC(0.848 ns) + CELL(0.309 ns) = 1.157 ns; Loc. = LCFF_X19_Y19_N27; Fanout = 1; REG Node = 'CPU_RAM:inst7\|r\[5\]\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { CPU_ALU_yw:inst9|ALU_out[0] CPU_RAM:inst7|r[5][0] } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "E:/CPU/CPU/CPU_RAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 26.71 % ) " "Info: Total cell delay = 0.309 ns ( 26.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.848 ns ( 73.29 % ) " "Info: Total interconnect delay = 0.848 ns ( 73.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { CPU_ALU_yw:inst9|ALU_out[0] CPU_RAM:inst7|r[5][0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.157 ns" { CPU_ALU_yw:inst9|ALU_out[0] {} CPU_RAM:inst7|r[5][0] {} } { 0.000ns 0.848ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.547 ns - Smallest " "Info: - Smallest clock skew is -4.547 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.458 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 114 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 114; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 2.458 ns CPU_RAM:inst7\|r\[5\]\[0\] 3 REG LCFF_X19_Y19_N27 1 " "Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X19_Y19_N27; Fanout = 1; REG Node = 'CPU_RAM:inst7\|r\[5\]\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clk~clkctrl CPU_RAM:inst7|r[5][0] } "NODE_NAME" } } { "CPU_RAM.vhd" "" { Text "E:/CPU/CPU/CPU_RAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.89 % ) " "Info: Total cell delay = 1.472 ns ( 59.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 40.11 % ) " "Info: Total interconnect delay = 0.986 ns ( 40.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clk clk~clkctrl CPU_RAM:inst7|r[5][0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_RAM:inst7|r[5][0] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.005 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.712 ns) 3.091 ns CPU_time:inst11\|tout\[1\] 2 REG LCFF_X17_Y16_N13 20 " "Info: 2: + IC(1.525 ns) + CELL(0.712 ns) = 3.091 ns; Loc. = LCFF_X17_Y16_N13; Fanout = 20; REG Node = 'CPU_time:inst11\|tout\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { clk CPU_time:inst11|tout[1] } "NODE_NAME" } } { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.366 ns) 3.746 ns CPU_IRyima:inst12\|Mux40~0 3 COMB LCCOMB_X17_Y16_N22 1 " "Info: 3: + IC(0.289 ns) + CELL(0.366 ns) = 3.746 ns; Loc. = LCCOMB_X17_Y16_N22; Fanout = 1; COMB Node = 'CPU_IRyima:inst12\|Mux40~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { CPU_time:inst11|tout[1] CPU_IRyima:inst12|Mux40~0 } "NODE_NAME" } } { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.053 ns) 4.342 ns CPU_IRyima:inst12\|shpass 4 REG LCCOMB_X17_Y15_N16 2 " "Info: 4: + IC(0.543 ns) + CELL(0.053 ns) = 4.342 ns; Loc. = LCCOMB_X17_Y15_N16; Fanout = 2; REG Node = 'CPU_IRyima:inst12\|shpass'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { CPU_IRyima:inst12|Mux40~0 CPU_IRyima:inst12|shpass } "NODE_NAME" } } { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.719 ns) + CELL(0.000 ns) 6.061 ns CPU_IRyima:inst12\|shpass~clkctrl 5 COMB CLKCTRL_G10 8 " "Info: 5: + IC(1.719 ns) + CELL(0.000 ns) = 6.061 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'CPU_IRyima:inst12\|shpass~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { CPU_IRyima:inst12|shpass CPU_IRyima:inst12|shpass~clkctrl } "NODE_NAME" } } { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.053 ns) 7.005 ns CPU_ALU_yw:inst9\|ALU_out\[0\] 6 REG LCCOMB_X18_Y18_N24 10 " "Info: 6: + IC(0.891 ns) + CELL(0.053 ns) = 7.005 ns; Loc. = LCCOMB_X18_Y18_N24; Fanout = 10; REG Node = 'CPU_ALU_yw:inst9\|ALU_out\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { CPU_IRyima:inst12|shpass~clkctrl CPU_ALU_yw:inst9|ALU_out[0] } "NODE_NAME" } } { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.038 ns ( 29.09 % ) " "Info: Total cell delay = 2.038 ns ( 29.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.967 ns ( 70.91 % ) " "Info: Total interconnect delay = 4.967 ns ( 70.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.005 ns" { clk CPU_time:inst11|tout[1] CPU_IRyima:inst12|Mux40~0 CPU_IRyima:inst12|shpass CPU_IRyima:inst12|shpass~clkctrl CPU_ALU_yw:inst9|ALU_out[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.005 ns" { clk {} clk~combout {} CPU_time:inst11|tout[1] {} CPU_IRyima:inst12|Mux40~0 {} CPU_IRyima:inst12|shpass {} CPU_IRyima:inst12|shpass~clkctrl {} CPU_ALU_yw:inst9|ALU_out[0] {} } { 0.000ns 0.000ns 1.525ns 0.289ns 0.543ns 1.719ns 0.891ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clk clk~clkctrl CPU_RAM:inst7|r[5][0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_RAM:inst7|r[5][0] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.005 ns" { clk CPU_time:inst11|tout[1] CPU_IRyima:inst12|Mux40~0 CPU_IRyima:inst12|shpass CPU_IRyima:inst12|shpass~clkctrl CPU_ALU_yw:inst9|ALU_out[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.005 ns" { clk {} clk~combout {} CPU_time:inst11|tout[1] {} CPU_IRyima:inst12|Mux40~0 {} CPU_IRyima:inst12|shpass {} CPU_IRyima:inst12|shpass~clkctrl {} CPU_ALU_yw:inst9|ALU_out[0] {} } { 0.000ns 0.000ns 1.525ns 0.289ns 0.543ns 1.719ns 0.891ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CPU_RAM.vhd" "" { Text "E:/CPU/CPU/CPU_RAM.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } } { "CPU_RAM.vhd" "" { Text "E:/CPU/CPU/CPU_RAM.vhd" 15 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { CPU_ALU_yw:inst9|ALU_out[0] CPU_RAM:inst7|r[5][0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.157 ns" { CPU_ALU_yw:inst9|ALU_out[0] {} CPU_RAM:inst7|r[5][0] {} } { 0.000ns 0.848ns } { 0.000ns 0.309ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clk clk~clkctrl CPU_RAM:inst7|r[5][0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_RAM:inst7|r[5][0] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.005 ns" { clk CPU_time:inst11|tout[1] CPU_IRyima:inst12|Mux40~0 CPU_IRyima:inst12|shpass CPU_IRyima:inst12|shpass~clkctrl CPU_ALU_yw:inst9|ALU_out[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.005 ns" { clk {} clk~combout {} CPU_time:inst11|tout[1] {} CPU_IRyima:inst12|Mux40~0 {} CPU_IRyima:inst12|shpass {} CPU_IRyima:inst12|shpass~clkctrl {} CPU_ALU_yw:inst9|ALU_out[0] {} } { 0.000ns 0.000ns 1.525ns 0.289ns 0.543ns 1.719ns 0.891ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 135 " "Warning: Circuit may not operate. Detected 135 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CPU_jicunqi:inst6\|data_out\[1\] CPU_ALU:inst8\|ALU_out\[1\] clk 4.309 ns " "Info: Found hold time violation between source  pin or register \"CPU_jicunqi:inst6\|data_out\[1\]\" and destination pin or register \"CPU_ALU:inst8\|ALU_out\[1\]\" for clock \"clk\" (Hold time is 4.309 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.285 ns + Largest " "Info: + Largest clock skew is 5.285 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.737 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.461 ns) + CELL(0.712 ns) 3.027 ns CPU_IR:inst10\|out_zl\[1\] 2 REG LCFF_X18_Y16_N17 22 " "Info: 2: + IC(1.461 ns) + CELL(0.712 ns) = 3.027 ns; Loc. = LCFF_X18_Y16_N17; Fanout = 22; REG Node = 'CPU_IR:inst10\|out_zl\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.173 ns" { clk CPU_IR:inst10|out_zl[1] } "NODE_NAME" } } { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.366 ns) 4.250 ns CPU_IRyima:inst12\|Mux36~0 3 COMB LCCOMB_X17_Y15_N20 3 " "Info: 3: + IC(0.857 ns) + CELL(0.366 ns) = 4.250 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 3; COMB Node = 'CPU_IRyima:inst12\|Mux36~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { CPU_IR:inst10|out_zl[1] CPU_IRyima:inst12|Mux36~0 } "NODE_NAME" } } { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 4.522 ns CPU_IRyima:inst12\|s\[3\] 4 REG LCCOMB_X17_Y15_N8 1 " "Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 4.522 ns; Loc. = LCCOMB_X17_Y15_N8; Fanout = 1; REG Node = 'CPU_IRyima:inst12\|s\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { CPU_IRyima:inst12|Mux36~0 CPU_IRyima:inst12|s[3] } "NODE_NAME" } } { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.346 ns) 5.487 ns CPU_ALU:inst8\|ALU_out\[7\]~10 5 COMB LCCOMB_X17_Y17_N20 1 " "Info: 5: + IC(0.619 ns) + CELL(0.346 ns) = 5.487 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 1; COMB Node = 'CPU_ALU:inst8\|ALU_out\[7\]~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { CPU_IRyima:inst12|s[3] CPU_ALU:inst8|ALU_out[7]~10 } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.000 ns) 6.820 ns CPU_ALU:inst8\|ALU_out\[7\]~10clkctrl 6 COMB CLKCTRL_G14 8 " "Info: 6: + IC(1.333 ns) + CELL(0.000 ns) = 6.820 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'CPU_ALU:inst8\|ALU_out\[7\]~10clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { CPU_ALU:inst8|ALU_out[7]~10 CPU_ALU:inst8|ALU_out[7]~10clkctrl } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.864 ns) + CELL(0.053 ns) 7.737 ns CPU_ALU:inst8\|ALU_out\[1\] 7 REG LCCOMB_X19_Y18_N28 1 " "Info: 7: + IC(0.864 ns) + CELL(0.053 ns) = 7.737 ns; Loc. = LCCOMB_X19_Y18_N28; Fanout = 1; REG Node = 'CPU_ALU:inst8\|ALU_out\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { CPU_ALU:inst8|ALU_out[7]~10clkctrl CPU_ALU:inst8|ALU_out[1] } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.384 ns ( 30.81 % ) " "Info: Total cell delay = 2.384 ns ( 30.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.353 ns ( 69.19 % ) " "Info: Total interconnect delay = 5.353 ns ( 69.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.737 ns" { clk CPU_IR:inst10|out_zl[1] CPU_IRyima:inst12|Mux36~0 CPU_IRyima:inst12|s[3] CPU_ALU:inst8|ALU_out[7]~10 CPU_ALU:inst8|ALU_out[7]~10clkctrl CPU_ALU:inst8|ALU_out[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.737 ns" { clk {} clk~combout {} CPU_IR:inst10|out_zl[1] {} CPU_IRyima:inst12|Mux36~0 {} CPU_IRyima:inst12|s[3] {} CPU_ALU:inst8|ALU_out[7]~10 {} CPU_ALU:inst8|ALU_out[7]~10clkctrl {} CPU_ALU:inst8|ALU_out[1] {} } { 0.000ns 0.000ns 1.461ns 0.857ns 0.219ns 0.619ns 1.333ns 0.864ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.452 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 114 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 114; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 2.452 ns CPU_jicunqi:inst6\|data_out\[1\] 3 REG LCFF_X19_Y18_N31 4 " "Info: 3: + IC(0.637 ns) + CELL(0.618 ns) = 2.452 ns; Loc. = LCFF_X19_Y18_N31; Fanout = 4; REG Node = 'CPU_jicunqi:inst6\|data_out\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { clk~clkctrl CPU_jicunqi:inst6|data_out[1] } "NODE_NAME" } } { "CPU_jicunqi.vhd" "" { Text "E:/CPU/CPU/CPU_jicunqi.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.03 % ) " "Info: Total cell delay = 1.472 ns ( 60.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 39.97 % ) " "Info: Total interconnect delay = 0.980 ns ( 39.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl CPU_jicunqi:inst6|data_out[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_jicunqi:inst6|data_out[1] {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.737 ns" { clk CPU_IR:inst10|out_zl[1] CPU_IRyima:inst12|Mux36~0 CPU_IRyima:inst12|s[3] CPU_ALU:inst8|ALU_out[7]~10 CPU_ALU:inst8|ALU_out[7]~10clkctrl CPU_ALU:inst8|ALU_out[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.737 ns" { clk {} clk~combout {} CPU_IR:inst10|out_zl[1] {} CPU_IRyima:inst12|Mux36~0 {} CPU_IRyima:inst12|s[3] {} CPU_ALU:inst8|ALU_out[7]~10 {} CPU_ALU:inst8|ALU_out[7]~10clkctrl {} CPU_ALU:inst8|ALU_out[1] {} } { 0.000ns 0.000ns 1.461ns 0.857ns 0.219ns 0.619ns 1.333ns 0.864ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.346ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl CPU_jicunqi:inst6|data_out[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_jicunqi:inst6|data_out[1] {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "CPU_jicunqi.vhd" "" { Text "E:/CPU/CPU/CPU_jicunqi.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.882 ns - Shortest register register " "Info: - Shortest register to register delay is 0.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_jicunqi:inst6\|data_out\[1\] 1 REG LCFF_X19_Y18_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y18_N31; Fanout = 4; REG Node = 'CPU_jicunqi:inst6\|data_out\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_jicunqi:inst6|data_out[1] } "NODE_NAME" } } { "CPU_jicunqi.vhd" "" { Text "E:/CPU/CPU/CPU_jicunqi.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 0.273 ns CPU_ALU:inst8\|Mux1~10 2 COMB LCCOMB_X19_Y18_N18 1 " "Info: 2: + IC(0.220 ns) + CELL(0.053 ns) = 0.273 ns; Loc. = LCCOMB_X19_Y18_N18; Fanout = 1; COMB Node = 'CPU_ALU:inst8\|Mux1~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { CPU_jicunqi:inst6|data_out[1] CPU_ALU:inst8|Mux1~10 } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.346 ns) 0.882 ns CPU_ALU:inst8\|ALU_out\[1\] 3 REG LCCOMB_X19_Y18_N28 1 " "Info: 3: + IC(0.263 ns) + CELL(0.346 ns) = 0.882 ns; Loc. = LCCOMB_X19_Y18_N28; Fanout = 1; REG Node = 'CPU_ALU:inst8\|ALU_out\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { CPU_ALU:inst8|Mux1~10 CPU_ALU:inst8|ALU_out[1] } "NODE_NAME" } } { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.399 ns ( 45.24 % ) " "Info: Total cell delay = 0.399 ns ( 45.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.483 ns ( 54.76 % ) " "Info: Total interconnect delay = 0.483 ns ( 54.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { CPU_jicunqi:inst6|data_out[1] CPU_ALU:inst8|Mux1~10 CPU_ALU:inst8|ALU_out[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.882 ns" { CPU_jicunqi:inst6|data_out[1] {} CPU_ALU:inst8|Mux1~10 {} CPU_ALU:inst8|ALU_out[1] {} } { 0.000ns 0.220ns 0.263ns } { 0.000ns 0.053ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "CPU_jicunqi.vhd" "" { Text "E:/CPU/CPU/CPU_jicunqi.vhd" 15 -1 0 } } { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.737 ns" { clk CPU_IR:inst10|out_zl[1] CPU_IRyima:inst12|Mux36~0 CPU_IRyima:inst12|s[3] CPU_ALU:inst8|ALU_out[7]~10 CPU_ALU:inst8|ALU_out[7]~10clkctrl CPU_ALU:inst8|ALU_out[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.737 ns" { clk {} clk~combout {} CPU_IR:inst10|out_zl[1] {} CPU_IRyima:inst12|Mux36~0 {} CPU_IRyima:inst12|s[3] {} CPU_ALU:inst8|ALU_out[7]~10 {} CPU_ALU:inst8|ALU_out[7]~10clkctrl {} CPU_ALU:inst8|ALU_out[1] {} } { 0.000ns 0.000ns 1.461ns 0.857ns 0.219ns 0.619ns 1.333ns 0.864ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.346ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { clk clk~clkctrl CPU_jicunqi:inst6|data_out[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.452 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_jicunqi:inst6|data_out[1] {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { CPU_jicunqi:inst6|data_out[1] CPU_ALU:inst8|Mux1~10 CPU_ALU:inst8|ALU_out[1] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.882 ns" { CPU_jicunqi:inst6|data_out[1] {} CPU_ALU:inst8|Mux1~10 {} CPU_ALU:inst8|ALU_out[1] {} } { 0.000ns 0.220ns 0.263ns } { 0.000ns 0.053ns 0.346ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk xuanzeqi_data_out\[0\] CPU_ALU_yw:inst9\|ALU_out\[0\] 12.435 ns register " "Info: tco from clock \"clk\" to destination pin \"xuanzeqi_data_out\[0\]\" through register \"CPU_ALU_yw:inst9\|ALU_out\[0\]\" is 12.435 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.005 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -32 440 608 -16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.712 ns) 3.091 ns CPU_time:inst11\|tout\[1\] 2 REG LCFF_X17_Y16_N13 20 " "Info: 2: + IC(1.525 ns) + CELL(0.712 ns) = 3.091 ns; Loc. = LCFF_X17_Y16_N13; Fanout = 20; REG Node = 'CPU_time:inst11\|tout\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { clk CPU_time:inst11|tout[1] } "NODE_NAME" } } { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.366 ns) 3.746 ns CPU_IRyima:inst12\|Mux40~0 3 COMB LCCOMB_X17_Y16_N22 1 " "Info: 3: + IC(0.289 ns) + CELL(0.366 ns) = 3.746 ns; Loc. = LCCOMB_X17_Y16_N22; Fanout = 1; COMB Node = 'CPU_IRyima:inst12\|Mux40~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { CPU_time:inst11|tout[1] CPU_IRyima:inst12|Mux40~0 } "NODE_NAME" } } { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.053 ns) 4.342 ns CPU_IRyima:inst12\|shpass 4 REG LCCOMB_X17_Y15_N16 2 " "Info: 4: + IC(0.543 ns) + CELL(0.053 ns) = 4.342 ns; Loc. = LCCOMB_X17_Y15_N16; Fanout = 2; REG Node = 'CPU_IRyima:inst12\|shpass'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { CPU_IRyima:inst12|Mux40~0 CPU_IRyima:inst12|shpass } "NODE_NAME" } } { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.719 ns) + CELL(0.000 ns) 6.061 ns CPU_IRyima:inst12\|shpass~clkctrl 5 COMB CLKCTRL_G10 8 " "Info: 5: + IC(1.719 ns) + CELL(0.000 ns) = 6.061 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'CPU_IRyima:inst12\|shpass~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { CPU_IRyima:inst12|shpass CPU_IRyima:inst12|shpass~clkctrl } "NODE_NAME" } } { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.053 ns) 7.005 ns CPU_ALU_yw:inst9\|ALU_out\[0\] 6 REG LCCOMB_X18_Y18_N24 10 " "Info: 6: + IC(0.891 ns) + CELL(0.053 ns) = 7.005 ns; Loc. = LCCOMB_X18_Y18_N24; Fanout = 10; REG Node = 'CPU_ALU_yw:inst9\|ALU_out\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { CPU_IRyima:inst12|shpass~clkctrl CPU_ALU_yw:inst9|ALU_out[0] } "NODE_NAME" } } { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.038 ns ( 29.09 % ) " "Info: Total cell delay = 2.038 ns ( 29.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.967 ns ( 70.91 % ) " "Info: Total interconnect delay = 4.967 ns ( 70.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.005 ns" { clk CPU_time:inst11|tout[1] CPU_IRyima:inst12|Mux40~0 CPU_IRyima:inst12|shpass CPU_IRyima:inst12|shpass~clkctrl CPU_ALU_yw:inst9|ALU_out[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.005 ns" { clk {} clk~combout {} CPU_time:inst11|tout[1] {} CPU_IRyima:inst12|Mux40~0 {} CPU_IRyima:inst12|shpass {} CPU_IRyima:inst12|shpass~clkctrl {} CPU_ALU_yw:inst9|ALU_out[0] {} } { 0.000ns 0.000ns 1.525ns 0.289ns 0.543ns 1.719ns 0.891ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.430 ns + Longest register pin " "Info: + Longest register to pin delay is 5.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_ALU_yw:inst9\|ALU_out\[0\] 1 REG LCCOMB_X18_Y18_N24 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y18_N24; Fanout = 10; REG Node = 'CPU_ALU_yw:inst9\|ALU_out\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_ALU_yw:inst9|ALU_out[0] } "NODE_NAME" } } { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.053 ns) 0.611 ns CPU_xuanzeqi:inst3\|data_out\[0\]~15 2 COMB LCCOMB_X19_Y18_N24 2 " "Info: 2: + IC(0.558 ns) + CELL(0.053 ns) = 0.611 ns; Loc. = LCCOMB_X19_Y18_N24; Fanout = 2; COMB Node = 'CPU_xuanzeqi:inst3\|data_out\[0\]~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { CPU_ALU_yw:inst9|ALU_out[0] CPU_xuanzeqi:inst3|data_out[0]~15 } "NODE_NAME" } } { "CPU_xuanzeqi.vhd" "" { Text "E:/CPU/CPU/CPU_xuanzeqi.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.685 ns) + CELL(2.134 ns) 5.430 ns xuanzeqi_data_out\[0\] 3 PIN PIN_U18 0 " "Info: 3: + IC(2.685 ns) + CELL(2.134 ns) = 5.430 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'xuanzeqi_data_out\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.819 ns" { CPU_xuanzeqi:inst3|data_out[0]~15 xuanzeqi_data_out[0] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 792 1136 1347 808 "xuanzeqi_data_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 40.28 % ) " "Info: Total cell delay = 2.187 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.243 ns ( 59.72 % ) " "Info: Total interconnect delay = 3.243 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.430 ns" { CPU_ALU_yw:inst9|ALU_out[0] CPU_xuanzeqi:inst3|data_out[0]~15 xuanzeqi_data_out[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.430 ns" { CPU_ALU_yw:inst9|ALU_out[0] {} CPU_xuanzeqi:inst3|data_out[0]~15 {} xuanzeqi_data_out[0] {} } { 0.000ns 0.558ns 2.685ns } { 0.000ns 0.053ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.005 ns" { clk CPU_time:inst11|tout[1] CPU_IRyima:inst12|Mux40~0 CPU_IRyima:inst12|shpass CPU_IRyima:inst12|shpass~clkctrl CPU_ALU_yw:inst9|ALU_out[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.005 ns" { clk {} clk~combout {} CPU_time:inst11|tout[1] {} CPU_IRyima:inst12|Mux40~0 {} CPU_IRyima:inst12|shpass {} CPU_IRyima:inst12|shpass~clkctrl {} CPU_ALU_yw:inst9|ALU_out[0] {} } { 0.000ns 0.000ns 1.525ns 0.289ns 0.543ns 1.719ns 0.891ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.430 ns" { CPU_ALU_yw:inst9|ALU_out[0] CPU_xuanzeqi:inst3|data_out[0]~15 xuanzeqi_data_out[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.430 ns" { CPU_ALU_yw:inst9|ALU_out[0] {} CPU_xuanzeqi:inst3|data_out[0]~15 {} xuanzeqi_data_out[0] {} } { 0.000ns 0.558ns 2.685ns } { 0.000ns 0.053ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 39 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 08:48:02 2018 " "Info: Processing ended: Fri Jan 05 08:48:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
