Pinout of 74HC165 - PISO shift register
--------------------------------------------------------------------------------

The 74HC165 is an 8-bit serial or parallel-in/serial-out shift register. 

The device features a serial data input (DS), eight parallel data inputs 
(D0 to D7) and two complementary serial outputs (Q7 and Q7'). 

Data transfer to storage registers
-----------------------------------
When the parallel load input (PL) is LOW the data from D0 to D7 is loaded into 
the shift register asynchronously. 

When PL is HIGH data enters the register serially at DS.

Data transfer to output
------------------------
When the clock enable input (CE) is LOW data is shifted on the LOW-to-HIGH 
transitions of the CP input. A HIGH on CE will disable the CP input. 

Inputs include clamp diodes, this enables the use of current limiting resistors 
to interface inputs to voltages in excess of VCC


    PL_     * 01  U  16 * Vcc
    CP      * 02     15 *     CE_
D4          * 03     14 *          D3
D5          * 04     13 *          D2
D6          * 05     12 *          D1
D7          * 06     11 *          D0
    Q7'     * 07     10 *     DS
        GND * 08     09 *     Q7


PL      - Parallel load input (active low)
CP      - Clock input (low to high, edge triggered)
Q7'     - Complementary serial outputs from last stage
Q7      - Serial outputs from last stage
CE_     - Clock enable input (active low)
DS      - Serial data input. When PL is HIGH
D0-D7   - Parallel data inputs. When PL is LOW

Supply voltage - Max +7v / Typ +5v
Max input current - 20mA


