xrun(64): 23.03-s002: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.03-s002: Started on Apr 30, 2025 at 01:11:02 CEST
xrun
	+sv
	-64bit
	-f files_verilog.f
		../Verilog/RTL/alu.v
		../Verilog/RTL/alu_control.v
		../Verilog/RTL/branch_unit.v
		../Verilog/RTL/control_unit.v
		../Verilog/RTL/cpu.v
		../Verilog/RTL/immediate_extend_unit.v
		../Verilog/RTL/mux_2.v
		../Verilog/RTL/pc.v
		../Verilog/RTL/register_file.v
		../Verilog/RTL/reg_arstn.v
		../Verilog/RTL/reg_arstn_en.v
		../Verilog/RTL/sram.v
		../Verilog/RTL/mux_3.v
		../Verilog/RTL/forwarding_unit.v
		../Verilog/RTL/hazard_detection_unit.v
		../Verilog/RTL/reg_arstn_en_extended.v
		../Verilog/cpu_tb.v
		../Verilog/sky130_sram_2rw.v
	-top cpu_tb
	-timescale 1ns/10ps
	-access +rwc
	-allowredefinition
Recompiling... reason: file '../Verilog/RTL/alu.v' is newer than expected.
	expected: Wed Apr 30 00:56:50 2025
	actual:   Wed Apr 30 01:10:49 2025
file: ../Verilog/RTL/alu.v
	module worklib.alu:v
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		cpu_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.alu_control:v <0x247bd750>
			streams:   3, words:  1014
		worklib.alu:v <0x505d15a4>
			streams:   7, words:  5917
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 27      19
		Registers:              125     114
		Scalar wires:            51       -
		Vectored wires:          80       -
		Always blocks:           54      43
		Initial blocks:           3       3
		Cont. assignments:       13      37
		Pseudo assignments:      36       -
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.cpu_tb:v
Loading snapshot worklib.cpu_tb:v .................... Done
xcelium> source /esat/micas-data/software/Cadence/xcelium_23.03/tools/xcelium/files/xmsimrc
xcelium> run

Start Execution

[1;34m
Mult4 Working Correctly
[0m
        227 cycles
Simulation complete via $finish(1) at time 58560 NS + 0
../Verilog/cpu_tb.v:341    $finish;
xcelium> exit
TOOL:	xrun(64)	23.03-s002: Exiting on Apr 30, 2025 at 01:11:04 CEST  (total: 00:00:02)
