<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='fir_filter_generator.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: fir_filter_generator
    <br/>
    Created: Dec 29, 2005
    <br/>
    Updated: Dec 20, 2009
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     DSP core
    
    <br/>
    Language:
    
     Other
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: GPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     VHDL core generator
     <br/>
     FIRGEN Project generates optimized VHDL codes for FIR Filters and Multiplier arrays
     <br/>
     using "Nonrecursive Signed Common Subexpression Algorithm".
     <br/>
     program writen on C++
     <br/>
     --------------------------
     <br/>
     firgen [OPTION..]
     <br/>
     Available options are :
     <br/>
     -w Input Data Width
     <br/>
     -m Generate Only Multipliers Array
     <br/>
     -a Generate Asynchronus Multipliers array (no CLK signal)
     <br/>
     -e Use CLK_EN input
     <br/>
     -c filter coefficients, coma separated
     <br/>
     -o Output File Name
     <br/>
     -? Help
     <br/>
     Example For Use:
     <br/>
     ----------------
     <br/>
     FirGen -w 16 -c 1,2,3,4,5 -o my_fir
     <br/>
     this command generates 2 output files
     <br/>
     my_fir.vhd - Main Fir module
     <br/>
     my_fir_mult.vhd - Multipliers Array (DIn*C1, DIn*C2,..., DIn*Cn)
     <br/>
     Input data width is 16 bit
     <br/>
     Filter Coefitions : 1,2,3,4,5
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     FIR Filter Generator
     <br/>
     Multiplyer Array Generator with common input
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     Stable and ready for use Ver1.1
     <br/>
     Asynchronus operation
     <br/>
     and CLK_En features added
     <br/>
     ------------------------------------------------------------------
     <br/>
     Download URL:
     <br/>
     
      http://www.opencores.org/pdownloads.cgi/list/fir_filter_generator
     
     <br/>
     ------------------------------------------------------------------
     <br/>
     note : May be you will need to install cygwin from www.cygwin.com to be able
     <br/>
     run this program.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
