m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_4_quartus/simulation/modelsim
T_opt
!s110 1604240641
VQSN[SC8;WX0mfB1bz;?n30
04 6 10 work top_tb arc_top_tb 1
=1-48ba4e4d1dc6-5f9ec501-99-714
o-quiet -auto_acc_if_foreign -work work -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work +acc
tCvgOpt 0
n@_opt
OL;O;10.7;67
Ecolscan
Z1 w1604240592
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
R0
Z6 8C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_4_quartus/codes/ColScan.vhd
Z7 FC:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_4_quartus/codes/ColScan.vhd
l0
L35
VIIWzRJ>dIdkOE::ig_U;D3
!s100 WCZdcPaWJD3<>dmGJJ`AS2
Z8 OL;C;10.7;67
31
Z9 !s110 1604240640
!i10b 1
Z10 !s108 1604240640.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_4_quartus/codes/ColScan.vhd|
Z12 !s107 C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_4_quartus/codes/ColScan.vhd|
!i113 0
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
R5
DEx4 work 7 colscan 0 22 IIWzRJ>dIdkOE::ig_U;D3
l50
L42
VJ[i^fFD8djS^2BX7W>VOj3
!s100 8aYXeAmV8>V637]hMFN^g2
R8
31
R9
!i10b 1
R10
R11
R12
!i113 0
R13
R14
Etop_tb
Z15 w1604238908
R4
R5
R0
Z16 8C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_4_quartus/codes/top_tb.vhd
Z17 FC:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_4_quartus/codes/top_tb.vhd
l0
L8
VjY`1iYhBm]S@B[cRmO4U;1
!s100 =FZdQmV1P9E:>gGH68<[P1
R8
31
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_4_quartus/codes/top_tb.vhd|
Z19 !s107 C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_4_quartus/codes/top_tb.vhd|
!i113 0
R13
R14
Aarc_top_tb
R4
R5
DEx4 work 6 top_tb 0 22 jY`1iYhBm]S@B[cRmO4U;1
l24
L11
V?C`2fUd85Hz3T8nz3AMA>2
!s100 0<ze69^BRLe?J4iTdMaoP3
R8
31
R9
!i10b 1
R10
R18
R19
!i113 0
R13
R14
