:12-01 12:53:32.365843:    event-log build
:12-01 12:53:32.365957:    Setting logging fn
:12-01 12:53:32.365970:    Registering handler for tx
:12-01 12:53:32.712745:    :-:-:<0,0,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-01 12:53:32.712893:    :-:-:<0,0,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-01 12:53:32.717876:    :-:-:<0,1,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-01 12:53:32.717977:    :-:-:<0,1,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-01 12:53:32.722954:    :-:-:<0,2,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-01 12:53:32.723048:    :-:-:<0,2,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-01 12:53:32.728226:    :-:-:<0,3,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-01 12:53:32.728325:    :-:-:<0,3,->:LearningFilter::clear : Excessive clearing of filter 1 !!! Nothing to clear
:12-01 12:54:27.214672:    :-:-:<0,0,0>:Begin packet processing
:12-01 12:54:27.214801:    :0x1:-:<0,0,0>:========== Ingress Pkt from port 64 (110 bytes)  ==========
:12-01 12:54:27.214816:    :0x1:-:<0,0,0>:Packet :
:12-01 12:54:27.214830:        :0x1:-:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:27.214843:        :0x1:-:<0,0,0>:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.214868:        :0x1:-:<0,0,0>:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.214887:        :0x1:-:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.214923:    :0x1:-:<0,0,->:========== Packet to input parser: from port 64 (126 bytes)  ==========
:12-01 12:54:27.214939:    :0x1:-:<0,0,->:Packet :
:12-01 12:54:27.214957:        :0x1:-:<0,0,->:00 40 00 00 00 00 00 01 00 00 00 00 00 00 00 00 
:12-01 12:54:27.214970:        :0x1:-:<0,0,->:33 33 00 00 00 16 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:27.214983:        :0x1:-:<0,0,->:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.214995:        :0x1:-:<0,0,->:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.215087:        :0x1:-:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:27.215203:        :0x1:-:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:27.215262:        :0x1:-:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:27.215384:        :0x1:-:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:27.215504:        :0x1:-:<0,0,->:Ingress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:27.216184:        :0x1:-:<0,0,->:Ingress Headers:
:12-01 12:54:27.216257:        :0x1:-:<0,0,->:Header ethernet is valid
:12-01 12:54:27.216270:        :0x1:-:<0,0,->:Header fabric_header is valid
:12-01 12:54:27.216279:        :0x1:-:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:27.216289:        :0x1:-:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:27.216403:    :0x1:-:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:27.219254:    :0x1:-:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:27.219298:    :0x1:-:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:27.219310:    :0x1:-:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:27.219320:    :0x1:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.219331:        :0x1:-:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:27.219368:        :0x1:-:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:27.219424:        :0x1:-:<0,0,0>:Action Results:
:12-01 12:54:27.219434:        :0x1:-:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:27.219444:        :0x1:-:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:27.219454:        :0x1:-:<0,0,0>:	----- register: cntr -----
:12-01 12:54:27.219776:        :0x1:-:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:27.219788:        :0x1:-:<0,0,0>:	  Not supplied by program.
:12-01 12:54:27.219809:        :0x1:-:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:27.219819:        :0x1:-:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:27.219828:        :0x1:-:<0,0,0>:	--- SALU Update ---
:12-01 12:54:27.219837:        :0x1:-:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:27.219846:        :0x1:-:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:27.219855:        :0x1:-:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:27.219865:        :0x1:-:<0,0,0>:	    Update Lo 1 expression result: 0x00000001
:12-01 12:54:27.219874:        :0x1:-:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:27.219883:        :0x1:-:<0,0,0>:	        Constant Input Value
:12-01 12:54:27.219892:        :0x1:-:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:27.219901:        :0x1:-:<0,0,0>:	--- SALU Output ---
:12-01 12:54:27.219910:        :0x1:-:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:27.219919:        :0x1:-:<0,0,0>:	---  SALU Register ---
:12-01 12:54:27.219928:        :0x1:-:<0,0,0>:	   Register Index: 0
:12-01 12:54:27.219937:        :0x1:-:<0,0,0>:	     Before stateful alu execution: 0x00000000
:12-01 12:54:27.219946:        :0x1:-:<0,0,0>:	     After stateful alu execution: 0x00000001
:12-01 12:54:27.219961:        :0x1:-:<0,0,0>:Next Table = port_tbl
:12-01 12:54:27.220037:    :0x1:-:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:27.220049:    :0x1:-:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:27.220059:    :0x1:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.220074:        :0x1:-:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:27.220116:    :0x1:-:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:27.220126:        :0x1:-:<0,0,0>:Key:
:12-01 12:54:27.220260:        :0x1:-:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:27.220298:        :0x1:-:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:27.220448:        :0x1:-:<0,0,0>:Action Results:
:12-01 12:54:27.220459:        :0x1:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.220468:        :0x1:-:<0,0,0>:	Destination:
:12-01 12:54:27.220477:        :0x1:-:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x1
:12-01 12:54:27.220486:        :0x1:-:<0,0,0>:	mask=0x1FF
:12-01 12:54:27.220495:        :0x1:-:<0,0,0>:	Source 1:
:12-01 12:54:27.220504:        :0x1:-:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x1
:12-01 12:54:27.220514:        :0x1:-:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:27.269039:    :0x1:-:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:27.273424:    :0x1:-:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:27.277738:    :0x1:-:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:27.282055:    :0x1:-:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:27.286385:    :0x1:-:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:27.290699:    :0x1:-:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:27.294985:    :0x1:-:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:27.299283:    :0x1:-:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:27.303591:    :0x1:-:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:27.307903:    :0x1:-:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:27.312220:    :0x1:-:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:27.319447:        :0x1:-:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:27.319540:        :0x1:-:<0,0,->:Header ethernet is valid
:12-01 12:54:27.319559:        :0x1:-:<0,0,->:Header fabric_header is valid
:12-01 12:54:27.319574:        :0x1:-:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:27.319592:        :0x1:-:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:27.325368:    :0x1:-:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:27.325402:        :0x1:-:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:27.325472:    :0x2:-:<0,0,0>:========== Ingress Pkt from port 64 (94 bytes)  ==========
:12-01 12:54:27.325507:    :0x2:-:<0,0,0>:Packet :
:12-01 12:54:27.325529:        :0x2:-:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.325548:        :0x2:-:<0,0,0>:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.325567:        :0x2:-:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.325586:        :0x2:-:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:27.325623:    :0x2:0x1:<0,0,0>:========== Egress Pkt from TM to port 1 (tm 111, real 114 bytes) ==========
:12-01 12:54:27.325641:    :0x2:0x1:<0,0,0>:Packet :
:12-01 12:54:27.325660:        :0x2:0x1:<0,0,0>:00 01 00 00 33 33 00 00 00 16 00 00 00 00 00 00 
:12-01 12:54:27.325679:        :0x2:0x1:<0,0,0>:90 00 a0 00 00 00 00 00 00 01 00 00 00 00 00 00 
:12-01 12:54:27.325698:        :0x2:0x1:<0,0,0>:86 dd 60 00 00 00 00 24 00 01 00 00 00 00 00 00 
:12-01 12:54:27.325717:        :0x2:0x1:<0,0,0>:00 00 00 00 00 00 00 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:27.325745:    :0x2:0x1:<0,0,->:========== Packet to input parser: from port 64 (110 bytes)  ==========
:12-01 12:54:27.325763:    :0x2:0x1:<0,0,->:Packet :
:12-01 12:54:27.325781:        :0x2:0x1:<0,0,->:00 40 00 00 00 00 00 03 00 00 00 00 00 00 00 00 
:12-01 12:54:27.325800:        :0x2:0x1:<0,0,->:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.325819:        :0x2:0x1:<0,0,->:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.325838:        :0x2:0x1:<0,0,->:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.325916:        :0x2:0x1:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:27.326020:        :0x2:0x1:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:27.326090:        :0x2:0x1:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:27.326223:        :0x2:0x1:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:27.326721:        :0x2:0x1:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:27.326869:        :0x2:0x1:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:27.327001:        :0x2:0x1:<0,0,0>:Egress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:27.327627:        :0x2:0x1:<0,0,->:Ingress Headers:
:12-01 12:54:27.327695:        :0x2:0x1:<0,0,->:Header ethernet is valid
:12-01 12:54:27.327713:        :0x2:0x1:<0,0,->:Egress Headers:
:12-01 12:54:27.327769:        :0x2:0x1:<0,0,->:Header ethernet is valid
:12-01 12:54:27.327786:        :0x2:0x1:<0,0,->:Header fabric_header is valid
:12-01 12:54:27.327801:        :0x2:0x1:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:27.327815:        :0x2:0x1:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:27.327972:    :0x2:0x1:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:27.330036:    :0x2:0x1:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:27.330088:    :0x2:0x1:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:27.330107:    :0x2:0x1:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:27.330123:    :0x2:0x1:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.330140:        :0x2:0x1:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:27.330181:        :0x2:0x1:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:27.330244:        :0x2:0x1:<0,0,0>:Action Results:
:12-01 12:54:27.330260:        :0x2:0x1:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:27.330283:        :0x2:0x1:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:27.330301:        :0x2:0x1:<0,0,0>:	----- register: cntr -----
:12-01 12:54:27.330647:        :0x2:0x1:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:27.330676:        :0x2:0x1:<0,0,0>:	  Not supplied by program.
:12-01 12:54:27.330697:        :0x2:0x1:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:27.330719:        :0x2:0x1:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:27.330740:        :0x2:0x1:<0,0,0>:	--- SALU Update ---
:12-01 12:54:27.330771:        :0x2:0x1:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:27.330793:        :0x2:0x1:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:27.330814:        :0x2:0x1:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:27.330837:        :0x2:0x1:<0,0,0>:	    Update Lo 1 expression result: 0x00000002
:12-01 12:54:27.330858:        :0x2:0x1:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:27.330880:        :0x2:0x1:<0,0,0>:	        Constant Input Value
:12-01 12:54:27.330902:        :0x2:0x1:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:27.330923:        :0x2:0x1:<0,0,0>:	--- SALU Output ---
:12-01 12:54:27.330944:        :0x2:0x1:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:27.330966:        :0x2:0x1:<0,0,0>:	---  SALU Register ---
:12-01 12:54:27.330988:        :0x2:0x1:<0,0,0>:	   Register Index: 0
:12-01 12:54:27.331010:        :0x2:0x1:<0,0,0>:	     Before stateful alu execution: 0x00000001
:12-01 12:54:27.331032:        :0x2:0x1:<0,0,0>:	     After stateful alu execution: 0x00000002
:12-01 12:54:27.331059:        :0x2:0x1:<0,0,0>:Next Table = port_tbl
:12-01 12:54:27.331147:    :0x2:0x1:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:27.331167:    :0x2:0x1:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:27.331184:    :0x2:0x1:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.331207:        :0x2:0x1:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:27.331258:    :0x2:0x1:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:27.331276:        :0x2:0x1:<0,0,0>:Key:
:12-01 12:54:27.331416:        :0x2:0x1:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:27.331467:        :0x2:0x1:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:27.331626:        :0x2:0x1:<0,0,0>:Action Results:
:12-01 12:54:27.331645:        :0x2:0x1:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.331666:        :0x2:0x1:<0,0,0>:	Destination:
:12-01 12:54:27.331688:        :0x2:0x1:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x0
:12-01 12:54:27.331710:        :0x2:0x1:<0,0,0>:	mask=0x1FF
:12-01 12:54:27.331732:        :0x2:0x1:<0,0,0>:	Source 1:
:12-01 12:54:27.331754:        :0x2:0x1:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x0
:12-01 12:54:27.331777:        :0x2:0x1:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:27.333765:    :0x2:0x1:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:27.337429:    :0x2:0x1:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:27.341098:    :0x2:0x1:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:27.344741:    :0x2:0x1:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:27.348385:    :0x2:0x1:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:27.352024:    :0x2:0x1:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:27.355648:    :0x2:0x1:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:27.359300:    :0x2:0x1:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:27.362938:    :0x2:0x1:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:27.366591:    :0x2:0x1:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:27.370231:    :0x2:0x1:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:27.376665:        :0x2:0x1:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:27.376746:        :0x2:0x1:<0,0,->:Header ethernet is valid
:12-01 12:54:27.382259:    :0x2:0x1:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:27.382291:        :0x2:0x1:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:27.382345:        :0x2:0x1:<0,0,->:Egress Deparser Headers:
:12-01 12:54:27.382411:        :0x2:0x1:<0,0,->:Header ethernet is valid
:12-01 12:54:27.382428:        :0x2:0x1:<0,0,->:Header fabric_header is valid
:12-01 12:54:27.382443:        :0x2:0x1:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:27.382458:        :0x2:0x1:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:27.388301:    :0x2:0x1:<0,0,0>:========== Tx Pkt to port 1 (110 bytes) ==========
:12-01 12:54:27.388339:    :0x2:0x1:<0,0,0>:Packet :
:12-01 12:54:27.388361:        :0x2:0x1:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:27.388380:        :0x2:0x1:<0,0,0>:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.388399:        :0x2:0x1:<0,0,0>:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.388418:        :0x2:0x1:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.388502:    :0x3:-:<0,0,0>:========== Ingress Pkt from port 64 (94 bytes)  ==========
:12-01 12:54:27.388524:    :0x3:-:<0,0,0>:Packet :
:12-01 12:54:27.388543:        :0x3:-:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.388562:        :0x3:-:<0,0,0>:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.388581:        :0x3:-:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.388599:        :0x3:-:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:27.388635:    :0x3:0x2:<0,0,0>:========== Egress Pkt from TM to port 0 (tm 95, real 98 bytes) ==========
:12-01 12:54:27.388653:    :0x3:0x2:<0,0,0>:Packet :
:12-01 12:54:27.388672:        :0x3:0x2:<0,0,0>:00 00 00 00 33 33 00 00 00 16 00 00 00 00 00 00 
:12-01 12:54:27.388690:        :0x3:0x2:<0,0,0>:86 dd 60 00 00 00 00 24 00 01 00 00 00 00 00 00 
:12-01 12:54:27.388709:        :0x3:0x2:<0,0,0>:00 00 00 00 00 00 00 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:27.388728:        :0x3:0x2:<0,0,0>:00 00 00 00 00 00 00 00 00 16 3a 00 05 02 00 00 
:12-01 12:54:27.388755:    :0x3:0x2:<0,0,->:========== Packet to input parser: from port 64 (110 bytes)  ==========
:12-01 12:54:27.388773:    :0x3:0x2:<0,0,->:Packet :
:12-01 12:54:27.388792:        :0x3:0x2:<0,0,->:00 40 00 00 00 00 00 06 00 00 00 00 00 00 00 00 
:12-01 12:54:27.388810:        :0x3:0x2:<0,0,->:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.388829:        :0x3:0x2:<0,0,->:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.388846:        :0x3:0x2:<0,0,->:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.388922:        :0x3:0x2:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:27.389010:        :0x3:0x2:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:27.389080:        :0x3:0x2:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:27.389212:        :0x3:0x2:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:27.389700:        :0x3:0x2:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:27.389845:        :0x3:0x2:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:27.390250:        :0x3:0x2:<0,0,->:Ingress Headers:
:12-01 12:54:27.390316:        :0x3:0x2:<0,0,->:Header ethernet is valid
:12-01 12:54:27.390334:        :0x3:0x2:<0,0,->:Egress Headers:
:12-01 12:54:27.390384:        :0x3:0x2:<0,0,->:Header ethernet is valid
:12-01 12:54:27.390546:    :0x3:0x2:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:27.392556:    :0x3:0x2:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:27.392609:    :0x3:0x2:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:27.392627:    :0x3:0x2:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:27.392642:    :0x3:0x2:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.392660:        :0x3:0x2:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:27.392703:        :0x3:0x2:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:27.392765:        :0x3:0x2:<0,0,0>:Action Results:
:12-01 12:54:27.392782:        :0x3:0x2:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:27.392802:        :0x3:0x2:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:27.392823:        :0x3:0x2:<0,0,0>:	----- register: cntr -----
:12-01 12:54:27.393156:        :0x3:0x2:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:27.393181:        :0x3:0x2:<0,0,0>:	  Not supplied by program.
:12-01 12:54:27.393203:        :0x3:0x2:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:27.393234:        :0x3:0x2:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:27.393256:        :0x3:0x2:<0,0,0>:	--- SALU Update ---
:12-01 12:54:27.393278:        :0x3:0x2:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:27.393300:        :0x3:0x2:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:27.393322:        :0x3:0x2:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:27.393343:        :0x3:0x2:<0,0,0>:	    Update Lo 1 expression result: 0x00000003
:12-01 12:54:27.393365:        :0x3:0x2:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:27.393387:        :0x3:0x2:<0,0,0>:	        Constant Input Value
:12-01 12:54:27.393408:        :0x3:0x2:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:27.393429:        :0x3:0x2:<0,0,0>:	--- SALU Output ---
:12-01 12:54:27.393451:        :0x3:0x2:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:27.393471:        :0x3:0x2:<0,0,0>:	---  SALU Register ---
:12-01 12:54:27.393490:        :0x3:0x2:<0,0,0>:	   Register Index: 0
:12-01 12:54:27.393511:        :0x3:0x2:<0,0,0>:	     Before stateful alu execution: 0x00000002
:12-01 12:54:27.393532:        :0x3:0x2:<0,0,0>:	     After stateful alu execution: 0x00000003
:12-01 12:54:27.393558:        :0x3:0x2:<0,0,0>:Next Table = port_tbl
:12-01 12:54:27.393644:    :0x3:0x2:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:27.393664:    :0x3:0x2:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:27.393681:    :0x3:0x2:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.393704:        :0x3:0x2:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:27.393756:    :0x3:0x2:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:27.393774:        :0x3:0x2:<0,0,0>:Key:
:12-01 12:54:27.393913:        :0x3:0x2:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:27.393963:        :0x3:0x2:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:27.394121:        :0x3:0x2:<0,0,0>:Action Results:
:12-01 12:54:27.394139:        :0x3:0x2:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.394161:        :0x3:0x2:<0,0,0>:	Destination:
:12-01 12:54:27.394182:        :0x3:0x2:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x0
:12-01 12:54:27.394204:        :0x3:0x2:<0,0,0>:	mask=0x1FF
:12-01 12:54:27.394225:        :0x3:0x2:<0,0,0>:	Source 1:
:12-01 12:54:27.394247:        :0x3:0x2:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x0
:12-01 12:54:27.394270:        :0x3:0x2:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:27.396269:    :0x3:0x2:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:27.399923:    :0x3:0x2:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:27.403569:    :0x3:0x2:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:27.407225:    :0x3:0x2:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:27.410863:    :0x3:0x2:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:27.414492:    :0x3:0x2:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:27.418096:    :0x3:0x2:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:27.421734:    :0x3:0x2:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:27.425368:    :0x3:0x2:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:27.429006:    :0x3:0x2:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:27.432647:    :0x3:0x2:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:27.439107:        :0x3:0x2:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:27.439189:        :0x3:0x2:<0,0,->:Header ethernet is valid
:12-01 12:54:27.444454:    :0x3:0x2:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:27.444487:        :0x3:0x2:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:27.444539:        :0x3:0x2:<0,0,->:Egress Deparser Headers:
:12-01 12:54:27.444599:        :0x3:0x2:<0,0,->:Header ethernet is valid
:12-01 12:54:27.449782:    :0x3:0x2:<0,0,0>:========== Tx Pkt to port 0 (94 bytes) ==========
:12-01 12:54:27.449812:    :0x3:0x2:<0,0,0>:Packet :
:12-01 12:54:27.449842:        :0x3:0x2:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.449862:        :0x3:0x2:<0,0,0>:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.449881:        :0x3:0x2:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.449900:        :0x3:0x2:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:27.449991:    :0x4:-:<0,0,0>:========== Ingress Pkt from port 64 (82 bytes)  ==========
:12-01 12:54:27.450013:    :0x4:-:<0,0,0>:Packet :
:12-01 12:54:27.450030:        :0x4:-:<0,0,0>:33 33 ff 00 00 00 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.450049:        :0x4:-:<0,0,0>:00 00 00 18 3a ff 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.450065:        :0x4:-:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.450082:        :0x4:-:<0,0,0>:00 01 ff 00 00 00 87 00 7b 27 00 00 00 00 fe 80 
:12-01 12:54:27.450119:    :0x4:0x3:<0,0,0>:========== Egress Pkt from TM to port 0 (tm 95, real 98 bytes) ==========
:12-01 12:54:27.450137:    :0x4:0x3:<0,0,0>:Packet :
:12-01 12:54:27.450156:        :0x4:0x3:<0,0,0>:00 00 00 00 33 33 00 00 00 16 00 00 00 00 00 00 
:12-01 12:54:27.450174:        :0x4:0x3:<0,0,0>:86 dd 60 00 00 00 00 24 00 01 00 00 00 00 00 00 
:12-01 12:54:27.450193:        :0x4:0x3:<0,0,0>:00 00 00 00 00 00 00 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:27.450210:        :0x4:0x3:<0,0,0>:00 00 00 00 00 00 00 00 00 16 3a 00 05 02 00 00 
:12-01 12:54:27.450236:    :0x4:0x3:<0,0,->:========== Packet to input parser: from port 64 (98 bytes)  ==========
:12-01 12:54:27.450253:    :0x4:0x3:<0,0,->:Packet :
:12-01 12:54:27.450270:        :0x4:0x3:<0,0,->:00 40 00 00 00 00 00 09 00 00 00 00 00 00 00 00 
:12-01 12:54:27.450288:        :0x4:0x3:<0,0,->:33 33 ff 00 00 00 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.450308:        :0x4:0x3:<0,0,->:00 00 00 18 3a ff 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.450328:        :0x4:0x3:<0,0,->:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.450399:        :0x4:0x3:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:27.450498:        :0x4:0x3:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:27.450570:        :0x4:0x3:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:27.450700:        :0x4:0x3:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:27.451185:        :0x4:0x3:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:27.451331:        :0x4:0x3:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:27.451735:        :0x4:0x3:<0,0,->:Ingress Headers:
:12-01 12:54:27.451800:        :0x4:0x3:<0,0,->:Header ethernet is valid
:12-01 12:54:27.451819:        :0x4:0x3:<0,0,->:Egress Headers:
:12-01 12:54:27.451869:        :0x4:0x3:<0,0,->:Header ethernet is valid
:12-01 12:54:27.452024:    :0x4:0x3:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:27.454017:    :0x4:0x3:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:27.454069:    :0x4:0x3:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:27.454087:    :0x4:0x3:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:27.454104:    :0x4:0x3:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.454121:        :0x4:0x3:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:27.454163:        :0x4:0x3:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:27.454225:        :0x4:0x3:<0,0,0>:Action Results:
:12-01 12:54:27.454243:        :0x4:0x3:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:27.454264:        :0x4:0x3:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:27.454286:        :0x4:0x3:<0,0,0>:	----- register: cntr -----
:12-01 12:54:27.454629:        :0x4:0x3:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:27.454657:        :0x4:0x3:<0,0,0>:	  Not supplied by program.
:12-01 12:54:27.454680:        :0x4:0x3:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:27.454712:        :0x4:0x3:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:27.454734:        :0x4:0x3:<0,0,0>:	--- SALU Update ---
:12-01 12:54:27.454755:        :0x4:0x3:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:27.454777:        :0x4:0x3:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:27.454799:        :0x4:0x3:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:27.454820:        :0x4:0x3:<0,0,0>:	    Update Lo 1 expression result: 0x00000004
:12-01 12:54:27.454841:        :0x4:0x3:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:27.454862:        :0x4:0x3:<0,0,0>:	        Constant Input Value
:12-01 12:54:27.454884:        :0x4:0x3:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:27.454904:        :0x4:0x3:<0,0,0>:	--- SALU Output ---
:12-01 12:54:27.454923:        :0x4:0x3:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:27.454944:        :0x4:0x3:<0,0,0>:	---  SALU Register ---
:12-01 12:54:27.454966:        :0x4:0x3:<0,0,0>:	   Register Index: 0
:12-01 12:54:27.454987:        :0x4:0x3:<0,0,0>:	     Before stateful alu execution: 0x00000003
:12-01 12:54:27.455011:        :0x4:0x3:<0,0,0>:	     After stateful alu execution: 0x00000004
:12-01 12:54:27.455038:        :0x4:0x3:<0,0,0>:Next Table = port_tbl
:12-01 12:54:27.455125:    :0x4:0x3:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:27.455145:    :0x4:0x3:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:27.455162:    :0x4:0x3:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.455184:        :0x4:0x3:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:27.455235:    :0x4:0x3:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:27.455254:        :0x4:0x3:<0,0,0>:Key:
:12-01 12:54:27.455392:        :0x4:0x3:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:27.455444:        :0x4:0x3:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:27.455603:        :0x4:0x3:<0,0,0>:Action Results:
:12-01 12:54:27.455623:        :0x4:0x3:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.455643:        :0x4:0x3:<0,0,0>:	Destination:
:12-01 12:54:27.455665:        :0x4:0x3:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x0
:12-01 12:54:27.455687:        :0x4:0x3:<0,0,0>:	mask=0x1FF
:12-01 12:54:27.455708:        :0x4:0x3:<0,0,0>:	Source 1:
:12-01 12:54:27.455729:        :0x4:0x3:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x0
:12-01 12:54:27.455753:        :0x4:0x3:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:27.457738:    :0x4:0x3:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:27.461396:    :0x4:0x3:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:27.465036:    :0x4:0x3:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:27.468695:    :0x4:0x3:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:27.472326:    :0x4:0x3:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:27.475958:    :0x4:0x3:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:27.479581:    :0x4:0x3:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:27.483219:    :0x4:0x3:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:27.486862:    :0x4:0x3:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:27.490505:    :0x4:0x3:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:27.494144:    :0x4:0x3:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:27.500582:        :0x4:0x3:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:27.500662:        :0x4:0x3:<0,0,->:Header ethernet is valid
:12-01 12:54:27.505965:    :0x4:0x3:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:27.505996:        :0x4:0x3:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:27.506048:        :0x4:0x3:<0,0,->:Egress Deparser Headers:
:12-01 12:54:27.506108:        :0x4:0x3:<0,0,->:Header ethernet is valid
:12-01 12:54:27.511315:    :0x4:0x3:<0,0,0>:========== Tx Pkt to port 0 (94 bytes) ==========
:12-01 12:54:27.511344:    :0x4:0x3:<0,0,0>:Packet :
:12-01 12:54:27.511374:        :0x4:0x3:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.511394:        :0x4:0x3:<0,0,0>:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.511414:        :0x4:0x3:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.511433:        :0x4:0x3:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:27.511514:    :0x5:-:<0,0,0>:========== Ingress Pkt from port 1 (104 bytes)  ==========
:12-01 12:54:27.511537:    :0x5:-:<0,0,0>:Packet :
:12-01 12:54:27.511554:        :0x5:-:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 08 06 00 01 
:12-01 12:54:27.511571:        :0x5:-:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:27.511589:        :0x5:-:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:27.511606:        :0x5:-:<0,0,0>:00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.511643:    :0x5:0x4:<0,0,0>:========== Egress Pkt from TM to port 0 (tm 83, real 86 bytes) ==========
:12-01 12:54:27.511660:    :0x5:0x4:<0,0,0>:Packet :
:12-01 12:54:27.511679:        :0x5:0x4:<0,0,0>:00 00 00 00 33 33 ff 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.511699:        :0x5:0x4:<0,0,0>:86 dd 60 00 00 00 00 18 3a ff 00 00 00 00 00 00 
:12-01 12:54:27.511718:        :0x5:0x4:<0,0,0>:00 00 00 00 00 00 00 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:27.511737:        :0x5:0x4:<0,0,0>:00 00 00 00 00 01 ff 00 00 00 87 00 7b 27 00 00 
:12-01 12:54:27.511764:    :0x5:0x4:<0,0,->:========== Packet to input parser: from port 1 (120 bytes)  ==========
:12-01 12:54:27.511782:    :0x5:0x4:<0,0,->:Packet :
:12-01 12:54:27.511800:        :0x5:0x4:<0,0,->:00 01 00 00 00 00 00 0c 00 00 00 00 00 00 00 00 
:12-01 12:54:27.511819:        :0x5:0x4:<0,0,->:ff ff ff ff ff ff 00 06 07 08 09 0a 08 06 00 01 
:12-01 12:54:27.511839:        :0x5:0x4:<0,0,->:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:27.511859:        :0x5:0x4:<0,0,->:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:27.511930:        :0x5:0x4:<0,0,0>:Ingress Parser State <Shim start state>
:12-01 12:54:27.512019:        :0x5:0x4:<0,0,0>:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:27.512088:        :0x5:0x4:<0,0,0>:Ingress Parser State <Phase 0>
:12-01 12:54:27.512219:        :0x5:0x4:<0,0,0>:Ingress Parser State start_parse_ethernet
:12-01 12:54:27.512707:        :0x5:0x4:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:27.512852:        :0x5:0x4:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:27.513257:        :0x5:0x4:<0,0,->:Ingress Headers:
:12-01 12:54:27.513323:        :0x5:0x4:<0,0,->:Header ethernet is valid
:12-01 12:54:27.513341:        :0x5:0x4:<0,0,->:Egress Headers:
:12-01 12:54:27.513391:        :0x5:0x4:<0,0,->:Header ethernet is valid
:12-01 12:54:27.513544:    :0x5:0x4:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:27.515904:    :0x5:0x4:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:27.515958:    :0x5:0x4:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:27.515977:    :0x5:0x4:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:27.515992:    :0x5:0x4:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.516007:        :0x5:0x4:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:27.516048:        :0x5:0x4:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:27.516111:        :0x5:0x4:<0,0,0>:Action Results:
:12-01 12:54:27.516127:        :0x5:0x4:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:27.516149:        :0x5:0x4:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:27.516167:        :0x5:0x4:<0,0,0>:	----- register: cntr -----
:12-01 12:54:27.516496:        :0x5:0x4:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:27.516520:        :0x5:0x4:<0,0,0>:	  Not supplied by program.
:12-01 12:54:27.516539:        :0x5:0x4:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:27.516557:        :0x5:0x4:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:27.516584:        :0x5:0x4:<0,0,0>:	--- SALU Update ---
:12-01 12:54:27.516606:        :0x5:0x4:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:27.516624:        :0x5:0x4:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:27.516644:        :0x5:0x4:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:27.516663:        :0x5:0x4:<0,0,0>:	    Update Lo 1 expression result: 0x00000005
:12-01 12:54:27.516682:        :0x5:0x4:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:27.516702:        :0x5:0x4:<0,0,0>:	        Constant Input Value
:12-01 12:54:27.516721:        :0x5:0x4:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:27.516740:        :0x5:0x4:<0,0,0>:	--- SALU Output ---
:12-01 12:54:27.516757:        :0x5:0x4:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:27.516776:        :0x5:0x4:<0,0,0>:	---  SALU Register ---
:12-01 12:54:27.516796:        :0x5:0x4:<0,0,0>:	   Register Index: 0
:12-01 12:54:27.516815:        :0x5:0x4:<0,0,0>:	     Before stateful alu execution: 0x00000004
:12-01 12:54:27.516835:        :0x5:0x4:<0,0,0>:	     After stateful alu execution: 0x00000005
:12-01 12:54:27.516860:        :0x5:0x4:<0,0,0>:Next Table = port_tbl
:12-01 12:54:27.516928:    :0x5:0x4:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:27.516948:    :0x5:0x4:<0,0,0>:Ingress : Associated table port_tbl is executed
:12-01 12:54:27.516963:    :0x5:0x4:<0,0,0>:Ingress : Table port_tbl is hit
:12-01 12:54:27.516977:        :0x5:0x4:<0,0,0>:Key:
:12-01 12:54:27.517108:        :0x5:0x4:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x1
:12-01 12:54:27.517159:        :0x5:0x4:<0,0,0>:Execute Action: add_cpu_header
:12-01 12:54:27.518045:        :0x5:0x4:<0,0,0>:Action Results:
:12-01 12:54:27.518067:        :0x5:0x4:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:27.518087:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.518106:        :0x5:0x4:<0,0,0>:	fabric_header=header
:12-01 12:54:27.518124:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.518143:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.518161:        :0x5:0x4:<0,0,0>:	fabric_header.packetType[2:0] = 0x5
:12-01 12:54:27.518180:        :0x5:0x4:<0,0,0>:	mask=0x7
:12-01 12:54:27.518198:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.518217:        :0x5:0x4:<0,0,0>:	Val=0x5
:12-01 12:54:27.518235:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.518254:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.518273:        :0x5:0x4:<0,0,0>:	fabric_header.headerVersion[1:0] = 0x0
:12-01 12:54:27.518293:        :0x5:0x4:<0,0,0>:	mask=0x3
:12-01 12:54:27.518312:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.518333:        :0x5:0x4:<0,0,0>:	Val=0x0
:12-01 12:54:27.518352:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.518372:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.518394:        :0x5:0x4:<0,0,0>:	fabric_header.packetVersion[1:0] = 0x0
:12-01 12:54:27.518413:        :0x5:0x4:<0,0,0>:	mask=0x3
:12-01 12:54:27.518433:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.518452:        :0x5:0x4:<0,0,0>:	Val=0x0
:12-01 12:54:27.518471:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.518500:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.518520:        :0x5:0x4:<0,0,0>:	fabric_header.pad1[0:0] = 0x0
:12-01 12:54:27.518537:        :0x5:0x4:<0,0,0>:	mask=0x1
:12-01 12:54:27.518556:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.518576:        :0x5:0x4:<0,0,0>:	pad1=action_param
:12-01 12:54:27.518598:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.518617:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.518636:        :0x5:0x4:<0,0,0>:	fabric_header.fabricColor[2:0] = 0x0
:12-01 12:54:27.518656:        :0x5:0x4:<0,0,0>:	mask=0x7
:12-01 12:54:27.518677:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.518695:        :0x5:0x4:<0,0,0>:	fabric_color=action_param
:12-01 12:54:27.518722:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.518743:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.518761:        :0x5:0x4:<0,0,0>:	fabric_header.fabricQos[4:0] = 0x0
:12-01 12:54:27.518781:        :0x5:0x4:<0,0,0>:	mask=0x1F
:12-01 12:54:27.518800:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.518821:        :0x5:0x4:<0,0,0>:	fabric_qos=action_param
:12-01 12:54:27.518841:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.518861:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.518879:        :0x5:0x4:<0,0,0>:	fabric_header.dstDevice[7:0] = 0x0
:12-01 12:54:27.518900:        :0x5:0x4:<0,0,0>:	mask=0xFF
:12-01 12:54:27.518919:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.518938:        :0x5:0x4:<0,0,0>:	dst_device=action_param
:12-01 12:54:27.518957:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.518977:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.518997:        :0x5:0x4:<0,0,0>:	fabric_header.dstPortOrGroup[15:0] = 0x0
:12-01 12:54:27.519016:        :0x5:0x4:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.519034:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.519053:        :0x5:0x4:<0,0,0>:	dst_port_or_group=action_param
:12-01 12:54:27.519073:        :0x5:0x4:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:27.519092:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.519112:        :0x5:0x4:<0,0,0>:	fabric_header_cpu=header
:12-01 12:54:27.519131:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.519150:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.519170:        :0x5:0x4:<0,0,0>:	fabric_header_cpu.reserved[1:0] = 0x0
:12-01 12:54:27.519188:        :0x5:0x4:<0,0,0>:	mask=0x3
:12-01 12:54:27.519209:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.519228:        :0x5:0x4:<0,0,0>:	reserved1=action_param
:12-01 12:54:27.519247:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.519266:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.519287:        :0x5:0x4:<0,0,0>:	fabric_header_cpu.ingressIfindex[15:0] = 0x0
:12-01 12:54:27.519305:        :0x5:0x4:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.519324:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.519343:        :0x5:0x4:<0,0,0>:	ingress_ifindex=action_param
:12-01 12:54:27.519366:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.519386:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.519405:        :0x5:0x4:<0,0,0>:	fabric_header_cpu.ingressBd[15:0] = 0x0
:12-01 12:54:27.519426:        :0x5:0x4:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.519446:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.519465:        :0x5:0x4:<0,0,0>:	ingress_bd=action_param
:12-01 12:54:27.519485:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.519504:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.519525:        :0x5:0x4:<0,0,0>:	fabric_header_cpu.reasonCode[15:0] = 0x0
:12-01 12:54:27.519543:        :0x5:0x4:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.519563:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.519582:        :0x5:0x4:<0,0,0>:	reason_code=action_param
:12-01 12:54:27.519601:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.519620:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.519640:        :0x5:0x4:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x1
:12-01 12:54:27.519659:        :0x5:0x4:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.519678:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.519697:        :0x5:0x4:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x1
:12-01 12:54:27.519716:        :0x5:0x4:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:27.519739:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.519759:        :0x5:0x4:<0,0,0>:	fabric_payload_header=header
:12-01 12:54:27.519779:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.519798:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.519819:        :0x5:0x4:<0,0,0>:	fabric_payload_header.etherType[15:0] = 0x806
:12-01 12:54:27.519843:        :0x5:0x4:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.519863:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.519881:        :0x5:0x4:<0,0,0>:	ethernet.etherType[15:0] = 0x806
:12-01 12:54:27.519901:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.519920:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.519940:        :0x5:0x4:<0,0,0>:	ethernet.etherType[15:0] = 0x9000
:12-01 12:54:27.519959:        :0x5:0x4:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.519978:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.519999:        :0x5:0x4:<0,0,0>:	Val=0x9000
:12-01 12:54:27.520018:        :0x5:0x4:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.520037:        :0x5:0x4:<0,0,0>:	Destination:
:12-01 12:54:27.520056:        :0x5:0x4:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x40
:12-01 12:54:27.520077:        :0x5:0x4:<0,0,0>:	mask=0x1FF
:12-01 12:54:27.520096:        :0x5:0x4:<0,0,0>:	Source 1:
:12-01 12:54:27.520115:        :0x5:0x4:<0,0,0>:	Val=0x40
:12-01 12:54:27.520147:        :0x5:0x4:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:27.520204:    :0x5:0x4:<0,0,0>:Ingress : Table fabric_tbl is not active(inhibited/skipped)
:12-01 12:54:27.522192:    :0x5:0x4:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:27.525846:    :0x5:0x4:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:27.529495:    :0x5:0x4:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:27.533141:    :0x5:0x4:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:27.536779:    :0x5:0x4:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:27.540445:    :0x5:0x4:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:27.544082:    :0x5:0x4:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:27.547724:    :0x5:0x4:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:27.551397:    :0x5:0x4:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:27.555059:    :0x5:0x4:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:27.558727:    :0x5:0x4:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:27.565242:        :0x5:0x4:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:27.565330:        :0x5:0x4:<0,0,->:Header ethernet is valid
:12-01 12:54:27.565348:        :0x5:0x4:<0,0,->:Header fabric_header is valid
:12-01 12:54:27.565362:        :0x5:0x4:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:27.565376:        :0x5:0x4:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:27.571304:    :0x5:0x4:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:27.571336:        :0x5:0x4:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:27.571390:        :0x5:0x4:<0,0,->:Egress Deparser Headers:
:12-01 12:54:27.571451:        :0x5:0x4:<0,0,->:Header ethernet is valid
:12-01 12:54:27.576839:    :0x5:0x4:<0,0,0>:========== Tx Pkt to port 0 (82 bytes) ==========
:12-01 12:54:27.576868:    :0x5:0x4:<0,0,0>:Packet :
:12-01 12:54:27.576887:        :0x5:0x4:<0,0,0>:33 33 ff 00 00 00 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.576904:        :0x5:0x4:<0,0,0>:00 00 00 18 3a ff 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.576921:        :0x5:0x4:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.576948:        :0x5:0x4:<0,0,0>:00 01 ff 00 00 00 87 00 7b 27 00 00 00 00 fe 80 
:12-01 12:54:27.577049:    :-:0x5:<0,0,0>:========== Egress Pkt from TM to port 64 (tm 121, real 124 bytes) ==========
:12-01 12:54:27.577073:    :-:0x5:<0,0,0>:Packet :
:12-01 12:54:27.577094:        :-:0x5:<0,0,0>:00 40 00 00 ff ff ff ff ff ff 00 06 07 08 09 0a 
:12-01 12:54:27.577111:        :-:0x5:<0,0,0>:90 00 a0 00 00 00 00 00 00 01 00 00 00 00 00 00 
:12-01 12:54:27.577129:        :-:0x5:<0,0,0>:08 06 00 01 08 00 06 04 00 01 00 06 07 08 09 0a 
:12-01 12:54:27.577146:        :-:0x5:<0,0,0>:c0 a8 00 01 00 00 00 00 00 00 c0 a8 00 02 00 00 
:12-01 12:54:27.577218:        :-:0x5:<0,0,->:Egress Parser State <Shim start state>
:12-01 12:54:27.577375:        :-:0x5:<0,0,->:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:27.577526:        :-:0x5:<0,0,->:Egress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:27.578157:        :-:0x5:<0,0,->:Egress Headers:
:12-01 12:54:27.578228:        :-:0x5:<0,0,->:Header ethernet is valid
:12-01 12:54:27.578245:        :-:0x5:<0,0,->:Header fabric_header is valid
:12-01 12:54:27.578259:        :-:0x5:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:27.578273:        :-:0x5:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:27.578385:    :-:0x5:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:27.581678:    :-:0x5:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:27.585333:    :-:0x5:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:27.588987:    :-:0x5:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:27.592629:    :-:0x5:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:27.596271:    :-:0x5:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:27.599908:    :-:0x5:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:27.603534:    :-:0x5:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:27.607172:    :-:0x5:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:27.610817:    :-:0x5:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:27.614449:    :-:0x5:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:27.618092:    :-:0x5:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:27.624473:        :-:0x5:<0,0,->:Egress Deparser Headers:
:12-01 12:54:27.624556:        :-:0x5:<0,0,->:Header ethernet is valid
:12-01 12:54:27.624576:        :-:0x5:<0,0,->:Header fabric_header is valid
:12-01 12:54:27.624589:        :-:0x5:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:27.624603:        :-:0x5:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:27.630143:    :-:0x5:<0,0,0>:========== Tx Pkt to port 64 (120 bytes) ==========
:12-01 12:54:27.630173:    :-:0x5:<0,0,0>:Packet :
:12-01 12:54:27.630191:        :-:0x5:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 90 00 a0 00 
:12-01 12:54:27.630209:        :-:0x5:<0,0,0>:00 00 00 00 00 01 00 00 00 00 00 00 08 06 00 01 
:12-01 12:54:27.630228:        :-:0x5:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:27.630247:        :-:0x5:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:27.630677:    :-:-:<0,0,0>:Waiting for packets to process
:12-01 12:54:27.637239:    :-:-:<0,0,0>:Begin packet processing
:12-01 12:54:27.637340:    :0x6:-:<0,0,0>:========== Ingress Pkt from port 7 (104 bytes)  ==========
:12-01 12:54:27.637360:    :0x6:-:<0,0,0>:Packet :
:12-01 12:54:27.637378:        :0x6:-:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 08 06 00 01 
:12-01 12:54:27.637398:        :0x6:-:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:27.637415:        :0x6:-:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:27.637431:        :0x6:-:<0,0,0>:00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.637467:    :0x6:-:<0,0,->:========== Packet to input parser: from port 7 (120 bytes)  ==========
:12-01 12:54:27.637486:    :0x6:-:<0,0,->:Packet :
:12-01 12:54:27.637506:        :0x6:-:<0,0,->:00 07 00 00 00 00 00 10 00 00 00 00 00 00 00 00 
:12-01 12:54:27.637525:        :0x6:-:<0,0,->:ff ff ff ff ff ff 00 06 07 08 09 0a 08 06 00 01 
:12-01 12:54:27.637543:        :0x6:-:<0,0,->:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:27.637562:        :0x6:-:<0,0,->:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:27.637637:        :0x6:-:<0,0,1>:Ingress Parser State <Shim start state>
:12-01 12:54:27.637729:        :0x6:-:<0,0,1>:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:27.637798:        :0x6:-:<0,0,1>:Ingress Parser State <Phase 0>
:12-01 12:54:27.637930:        :0x6:-:<0,0,1>:Ingress Parser State start_parse_ethernet
:12-01 12:54:27.638373:        :0x6:-:<0,0,->:Ingress Headers:
:12-01 12:54:27.638440:        :0x6:-:<0,0,->:Header ethernet is valid
:12-01 12:54:27.638563:    :0x6:-:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:27.640975:    :0x6:-:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:27.641027:    :0x6:-:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:27.641046:    :0x6:-:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:27.641063:    :0x6:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.641079:        :0x6:-:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:27.641124:        :0x6:-:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:27.641186:        :0x6:-:<0,0,0>:Action Results:
:12-01 12:54:27.641203:        :0x6:-:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:27.641225:        :0x6:-:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:27.641244:        :0x6:-:<0,0,0>:	----- register: cntr -----
:12-01 12:54:27.641577:        :0x6:-:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:27.641602:        :0x6:-:<0,0,0>:	  Not supplied by program.
:12-01 12:54:27.641623:        :0x6:-:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:27.641645:        :0x6:-:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:27.641668:        :0x6:-:<0,0,0>:	--- SALU Update ---
:12-01 12:54:27.641689:        :0x6:-:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:27.641710:        :0x6:-:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:27.641732:        :0x6:-:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:27.641754:        :0x6:-:<0,0,0>:	    Update Lo 1 expression result: 0x00000006
:12-01 12:54:27.641776:        :0x6:-:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:27.641797:        :0x6:-:<0,0,0>:	        Constant Input Value
:12-01 12:54:27.641818:        :0x6:-:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:27.641840:        :0x6:-:<0,0,0>:	--- SALU Output ---
:12-01 12:54:27.641861:        :0x6:-:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:27.641883:        :0x6:-:<0,0,0>:	---  SALU Register ---
:12-01 12:54:27.641904:        :0x6:-:<0,0,0>:	   Register Index: 0
:12-01 12:54:27.641925:        :0x6:-:<0,0,0>:	     Before stateful alu execution: 0x00000005
:12-01 12:54:27.641947:        :0x6:-:<0,0,0>:	     After stateful alu execution: 0x00000006
:12-01 12:54:27.641974:        :0x6:-:<0,0,0>:Next Table = port_tbl
:12-01 12:54:27.642039:    :0x6:-:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:27.642059:    :0x6:-:<0,0,0>:Ingress : Associated table port_tbl is executed
:12-01 12:54:27.642076:    :0x6:-:<0,0,0>:Ingress : Table port_tbl is hit
:12-01 12:54:27.642091:        :0x6:-:<0,0,0>:Key:
:12-01 12:54:27.642226:        :0x6:-:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x7
:12-01 12:54:27.642278:        :0x6:-:<0,0,0>:Execute Action: add_cpu_header
:12-01 12:54:27.643173:        :0x6:-:<0,0,0>:Action Results:
:12-01 12:54:27.643199:        :0x6:-:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:27.643220:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.643242:        :0x6:-:<0,0,0>:	fabric_header=header
:12-01 12:54:27.643261:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.643281:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.643299:        :0x6:-:<0,0,0>:	fabric_header.packetType[2:0] = 0x5
:12-01 12:54:27.643321:        :0x6:-:<0,0,0>:	mask=0x7
:12-01 12:54:27.643342:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.643364:        :0x6:-:<0,0,0>:	Val=0x5
:12-01 12:54:27.643385:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.643406:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.643427:        :0x6:-:<0,0,0>:	fabric_header.headerVersion[1:0] = 0x0
:12-01 12:54:27.643445:        :0x6:-:<0,0,0>:	mask=0x3
:12-01 12:54:27.643465:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.643486:        :0x6:-:<0,0,0>:	Val=0x0
:12-01 12:54:27.643507:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.643529:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.643549:        :0x6:-:<0,0,0>:	fabric_header.packetVersion[1:0] = 0x0
:12-01 12:54:27.643581:        :0x6:-:<0,0,0>:	mask=0x3
:12-01 12:54:27.643603:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.643625:        :0x6:-:<0,0,0>:	Val=0x0
:12-01 12:54:27.643647:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.643669:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.643690:        :0x6:-:<0,0,0>:	fabric_header.pad1[0:0] = 0x0
:12-01 12:54:27.643711:        :0x6:-:<0,0,0>:	mask=0x1
:12-01 12:54:27.643732:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.643754:        :0x6:-:<0,0,0>:	pad1=action_param
:12-01 12:54:27.643774:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.643793:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.643812:        :0x6:-:<0,0,0>:	fabric_header.fabricColor[2:0] = 0x0
:12-01 12:54:27.643833:        :0x6:-:<0,0,0>:	mask=0x7
:12-01 12:54:27.643854:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.643876:        :0x6:-:<0,0,0>:	fabric_color=action_param
:12-01 12:54:27.643898:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.643920:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.643941:        :0x6:-:<0,0,0>:	fabric_header.fabricQos[4:0] = 0x0
:12-01 12:54:27.643962:        :0x6:-:<0,0,0>:	mask=0x1F
:12-01 12:54:27.643983:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.644004:        :0x6:-:<0,0,0>:	fabric_qos=action_param
:12-01 12:54:27.644024:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.644046:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.644068:        :0x6:-:<0,0,0>:	fabric_header.dstDevice[7:0] = 0x0
:12-01 12:54:27.644089:        :0x6:-:<0,0,0>:	mask=0xFF
:12-01 12:54:27.644110:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.644131:        :0x6:-:<0,0,0>:	dst_device=action_param
:12-01 12:54:27.644152:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.644173:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.644194:        :0x6:-:<0,0,0>:	fabric_header.dstPortOrGroup[15:0] = 0x0
:12-01 12:54:27.644215:        :0x6:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.644236:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.644257:        :0x6:-:<0,0,0>:	dst_port_or_group=action_param
:12-01 12:54:27.644279:        :0x6:-:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:27.644300:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.644322:        :0x6:-:<0,0,0>:	fabric_header_cpu=header
:12-01 12:54:27.644343:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.644364:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.644384:        :0x6:-:<0,0,0>:	fabric_header_cpu.reserved[1:0] = 0x0
:12-01 12:54:27.644405:        :0x6:-:<0,0,0>:	mask=0x3
:12-01 12:54:27.644426:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.644447:        :0x6:-:<0,0,0>:	reserved1=action_param
:12-01 12:54:27.644468:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.644489:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.644510:        :0x6:-:<0,0,0>:	fabric_header_cpu.ingressIfindex[15:0] = 0x0
:12-01 12:54:27.644531:        :0x6:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.644552:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.644573:        :0x6:-:<0,0,0>:	ingress_ifindex=action_param
:12-01 12:54:27.644594:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.644616:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.644637:        :0x6:-:<0,0,0>:	fabric_header_cpu.ingressBd[15:0] = 0x1
:12-01 12:54:27.644658:        :0x6:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.644679:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.644699:        :0x6:-:<0,0,0>:	ingress_bd=action_param
:12-01 12:54:27.644718:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.644739:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.644760:        :0x6:-:<0,0,0>:	fabric_header_cpu.reasonCode[15:0] = 0x0
:12-01 12:54:27.644781:        :0x6:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.644802:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.644823:        :0x6:-:<0,0,0>:	reason_code=action_param
:12-01 12:54:27.644850:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.644872:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.644893:        :0x6:-:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x7
:12-01 12:54:27.644915:        :0x6:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.644936:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.644957:        :0x6:-:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x7
:12-01 12:54:27.644978:        :0x6:-:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:27.644999:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.645019:        :0x6:-:<0,0,0>:	fabric_payload_header=header
:12-01 12:54:27.645040:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.645061:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.645081:        :0x6:-:<0,0,0>:	fabric_payload_header.etherType[15:0] = 0x806
:12-01 12:54:27.645102:        :0x6:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.645123:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.645143:        :0x6:-:<0,0,0>:	ethernet.etherType[15:0] = 0x806
:12-01 12:54:27.645164:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.645186:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.645206:        :0x6:-:<0,0,0>:	ethernet.etherType[15:0] = 0x9000
:12-01 12:54:27.645228:        :0x6:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.645249:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.645270:        :0x6:-:<0,0,0>:	Val=0x9000
:12-01 12:54:27.645290:        :0x6:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.645311:        :0x6:-:<0,0,0>:	Destination:
:12-01 12:54:27.645332:        :0x6:-:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x40
:12-01 12:54:27.645353:        :0x6:-:<0,0,0>:	mask=0x1FF
:12-01 12:54:27.645374:        :0x6:-:<0,0,0>:	Source 1:
:12-01 12:54:27.645394:        :0x6:-:<0,0,0>:	Val=0x40
:12-01 12:54:27.645428:        :0x6:-:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:27.645485:    :0x6:-:<0,0,0>:Ingress : Table fabric_tbl is not active(inhibited/skipped)
:12-01 12:54:27.647491:    :0x6:-:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:27.651176:    :0x6:-:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:27.654851:    :0x6:-:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:27.658528:    :0x6:-:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:27.662183:    :0x6:-:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:27.665849:    :0x6:-:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:27.669513:    :0x6:-:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:27.673180:    :0x6:-:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:27.676863:    :0x6:-:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:27.680544:    :0x6:-:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:27.684224:    :0x6:-:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:27.690719:        :0x6:-:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:27.690808:        :0x6:-:<0,0,->:Header ethernet is valid
:12-01 12:54:27.690826:        :0x6:-:<0,0,->:Header fabric_header is valid
:12-01 12:54:27.690841:        :0x6:-:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:27.690855:        :0x6:-:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:27.696593:    :0x6:-:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:27.696624:        :0x6:-:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:27.696712:    :-:0x6:<0,0,0>:========== Egress Pkt from TM to port 64 (tm 121, real 124 bytes) ==========
:12-01 12:54:27.696733:    :-:0x6:<0,0,0>:Packet :
:12-01 12:54:27.696755:        :-:0x6:<0,0,0>:00 40 00 00 ff ff ff ff ff ff 00 06 07 08 09 0a 
:12-01 12:54:27.696774:        :-:0x6:<0,0,0>:90 00 a0 00 00 00 00 00 00 07 00 00 00 01 00 00 
:12-01 12:54:27.696794:        :-:0x6:<0,0,0>:08 06 00 01 08 00 06 04 00 01 00 06 07 08 09 0a 
:12-01 12:54:27.696812:        :-:0x6:<0,0,0>:c0 a8 00 01 00 00 00 00 00 00 c0 a8 00 02 00 00 
:12-01 12:54:27.696887:        :-:0x6:<0,0,->:Egress Parser State <Shim start state>
:12-01 12:54:27.697051:        :-:0x6:<0,0,->:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:27.697187:        :-:0x6:<0,0,->:Egress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:27.697818:        :-:0x6:<0,0,->:Egress Headers:
:12-01 12:54:27.697888:        :-:0x6:<0,0,->:Header ethernet is valid
:12-01 12:54:27.697906:        :-:0x6:<0,0,->:Header fabric_header is valid
:12-01 12:54:27.697921:        :-:0x6:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:27.697936:        :-:0x6:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:27.698049:    :-:0x6:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:27.701327:    :-:0x6:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:27.704971:    :-:0x6:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:27.708602:    :-:0x6:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:27.712231:    :-:0x6:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:27.715856:    :-:0x6:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:27.719484:    :-:0x6:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:27.723103:    :-:0x6:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:27.726733:    :-:0x6:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:27.730362:    :-:0x6:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:27.733999:    :-:0x6:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:27.737655:    :-:0x6:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:27.744094:        :-:0x6:<0,0,->:Egress Deparser Headers:
:12-01 12:54:27.744178:        :-:0x6:<0,0,->:Header ethernet is valid
:12-01 12:54:27.744197:        :-:0x6:<0,0,->:Header fabric_header is valid
:12-01 12:54:27.744211:        :-:0x6:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:27.744224:        :-:0x6:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:27.749777:    :-:0x6:<0,0,0>:========== Tx Pkt to port 64 (120 bytes) ==========
:12-01 12:54:27.749807:    :-:0x6:<0,0,0>:Packet :
:12-01 12:54:27.749825:        :-:0x6:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 90 00 a0 00 
:12-01 12:54:27.749843:        :-:0x6:<0,0,0>:00 00 00 00 00 07 00 00 00 01 00 00 08 06 00 01 
:12-01 12:54:27.749863:        :-:0x6:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:27.749881:        :-:0x6:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:27.750261:    :0x7:-:<0,0,0>:========== Ingress Pkt from port 64 (82 bytes)  ==========
:12-01 12:54:27.750286:    :0x7:-:<0,0,0>:Packet :
:12-01 12:54:27.750306:        :0x7:-:<0,0,0>:33 33 ff 00 00 00 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.750325:        :0x7:-:<0,0,0>:00 00 00 18 3a ff 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.750344:        :0x7:-:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.750362:        :0x7:-:<0,0,0>:00 01 ff 00 00 00 87 00 7b 27 00 00 00 00 fe 80 
:12-01 12:54:27.750393:    :0x7:-:<0,0,->:========== Packet to input parser: from port 64 (98 bytes)  ==========
:12-01 12:54:27.750412:    :0x7:-:<0,0,->:Packet :
:12-01 12:54:27.750431:        :0x7:-:<0,0,->:00 40 00 00 00 00 00 13 00 00 00 00 00 00 00 00 
:12-01 12:54:27.750449:        :0x7:-:<0,0,->:33 33 ff 00 00 00 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.750466:        :0x7:-:<0,0,->:00 00 00 18 3a ff 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.750493:        :0x7:-:<0,0,->:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.750565:        :0x7:-:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:27.750654:        :0x7:-:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:27.750723:        :0x7:-:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:27.750853:        :0x7:-:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:27.751291:        :0x7:-:<0,0,->:Ingress Headers:
:12-01 12:54:27.751357:        :0x7:-:<0,0,->:Header ethernet is valid
:12-01 12:54:27.751471:    :0x7:-:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:27.753509:    :0x7:-:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:27.753562:    :0x7:-:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:27.753581:    :0x7:-:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:27.753595:    :0x7:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.753612:        :0x7:-:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:27.753654:        :0x7:-:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:27.753717:        :0x7:-:<0,0,0>:Action Results:
:12-01 12:54:27.753734:        :0x7:-:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:27.753756:        :0x7:-:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:27.753777:        :0x7:-:<0,0,0>:	----- register: cntr -----
:12-01 12:54:27.754110:        :0x7:-:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:27.754135:        :0x7:-:<0,0,0>:	  Not supplied by program.
:12-01 12:54:27.754156:        :0x7:-:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:27.754178:        :0x7:-:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:27.754198:        :0x7:-:<0,0,0>:	--- SALU Update ---
:12-01 12:54:27.754218:        :0x7:-:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:27.754239:        :0x7:-:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:27.754261:        :0x7:-:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:27.754282:        :0x7:-:<0,0,0>:	    Update Lo 1 expression result: 0x00000007
:12-01 12:54:27.754302:        :0x7:-:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:27.754323:        :0x7:-:<0,0,0>:	        Constant Input Value
:12-01 12:54:27.754344:        :0x7:-:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:27.754365:        :0x7:-:<0,0,0>:	--- SALU Output ---
:12-01 12:54:27.754386:        :0x7:-:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:27.754407:        :0x7:-:<0,0,0>:	---  SALU Register ---
:12-01 12:54:27.754428:        :0x7:-:<0,0,0>:	   Register Index: 0
:12-01 12:54:27.754449:        :0x7:-:<0,0,0>:	     Before stateful alu execution: 0x00000006
:12-01 12:54:27.754471:        :0x7:-:<0,0,0>:	     After stateful alu execution: 0x00000007
:12-01 12:54:27.754506:        :0x7:-:<0,0,0>:Next Table = port_tbl
:12-01 12:54:27.754591:    :0x7:-:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:27.754611:    :0x7:-:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:27.754628:    :0x7:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.754650:        :0x7:-:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:27.754701:    :0x7:-:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:27.754718:        :0x7:-:<0,0,0>:Key:
:12-01 12:54:27.754857:        :0x7:-:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:27.754908:        :0x7:-:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:27.755066:        :0x7:-:<0,0,0>:Action Results:
:12-01 12:54:27.755085:        :0x7:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.755106:        :0x7:-:<0,0,0>:	Destination:
:12-01 12:54:27.755127:        :0x7:-:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x0
:12-01 12:54:27.755148:        :0x7:-:<0,0,0>:	mask=0x1FF
:12-01 12:54:27.755168:        :0x7:-:<0,0,0>:	Source 1:
:12-01 12:54:27.755189:        :0x7:-:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x0
:12-01 12:54:27.755211:        :0x7:-:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:27.757201:    :0x7:-:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:27.760877:    :0x7:-:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:27.764537:    :0x7:-:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:27.768203:    :0x7:-:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:27.771857:    :0x7:-:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:27.775512:    :0x7:-:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:27.779159:    :0x7:-:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:27.782833:    :0x7:-:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:27.786497:    :0x7:-:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:27.790150:    :0x7:-:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:27.793816:    :0x7:-:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:27.800290:        :0x7:-:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:27.800373:        :0x7:-:<0,0,->:Header ethernet is valid
:12-01 12:54:27.805438:    :0x7:-:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:27.805469:        :0x7:-:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:27.805536:    :0x8:-:<0,0,0>:========== Ingress Pkt from port 64 (94 bytes)  ==========
:12-01 12:54:27.805556:    :0x8:-:<0,0,0>:Packet :
:12-01 12:54:27.805574:        :0x8:-:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.805593:        :0x8:-:<0,0,0>:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.805613:        :0x8:-:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.805632:        :0x8:-:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:27.805668:    :0x8:0x7:<0,0,0>:========== Egress Pkt from TM to port 0 (tm 83, real 86 bytes) ==========
:12-01 12:54:27.805687:    :0x8:0x7:<0,0,0>:Packet :
:12-01 12:54:27.805705:        :0x8:0x7:<0,0,0>:00 00 00 00 33 33 ff 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.805725:        :0x8:0x7:<0,0,0>:86 dd 60 00 00 00 00 18 3a ff 00 00 00 00 00 00 
:12-01 12:54:27.805744:        :0x8:0x7:<0,0,0>:00 00 00 00 00 00 00 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:27.805763:        :0x8:0x7:<0,0,0>:00 00 00 00 00 01 ff 00 00 00 87 00 7b 27 00 00 
:12-01 12:54:27.805791:    :0x8:0x7:<0,0,->:========== Packet to input parser: from port 64 (110 bytes)  ==========
:12-01 12:54:27.805808:    :0x8:0x7:<0,0,->:Packet :
:12-01 12:54:27.805827:        :0x8:0x7:<0,0,->:00 40 00 00 00 00 00 15 00 00 00 00 00 00 00 00 
:12-01 12:54:27.805848:        :0x8:0x7:<0,0,->:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.805866:        :0x8:0x7:<0,0,->:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.805885:        :0x8:0x7:<0,0,->:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.805958:        :0x8:0x7:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:27.806047:        :0x8:0x7:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:27.806117:        :0x8:0x7:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:27.806249:        :0x8:0x7:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:27.806746:        :0x8:0x7:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:27.806895:        :0x8:0x7:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:27.807298:        :0x8:0x7:<0,0,->:Ingress Headers:
:12-01 12:54:27.807365:        :0x8:0x7:<0,0,->:Header ethernet is valid
:12-01 12:54:27.807383:        :0x8:0x7:<0,0,->:Egress Headers:
:12-01 12:54:27.807434:        :0x8:0x7:<0,0,->:Header ethernet is valid
:12-01 12:54:27.807585:    :0x8:0x7:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:27.809591:    :0x8:0x7:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:27.809643:    :0x8:0x7:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:27.809661:    :0x8:0x7:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:27.809678:    :0x8:0x7:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.809694:        :0x8:0x7:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:27.809736:        :0x8:0x7:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:27.809798:        :0x8:0x7:<0,0,0>:Action Results:
:12-01 12:54:27.809815:        :0x8:0x7:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:27.809837:        :0x8:0x7:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:27.809858:        :0x8:0x7:<0,0,0>:	----- register: cntr -----
:12-01 12:54:27.810199:        :0x8:0x7:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:27.810226:        :0x8:0x7:<0,0,0>:	  Not supplied by program.
:12-01 12:54:27.810248:        :0x8:0x7:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:27.810270:        :0x8:0x7:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:27.810291:        :0x8:0x7:<0,0,0>:	--- SALU Update ---
:12-01 12:54:27.810313:        :0x8:0x7:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:27.810335:        :0x8:0x7:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:27.810357:        :0x8:0x7:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:27.810379:        :0x8:0x7:<0,0,0>:	    Update Lo 1 expression result: 0x00000008
:12-01 12:54:27.810401:        :0x8:0x7:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:27.810422:        :0x8:0x7:<0,0,0>:	        Constant Input Value
:12-01 12:54:27.810442:        :0x8:0x7:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:27.810464:        :0x8:0x7:<0,0,0>:	--- SALU Output ---
:12-01 12:54:27.810494:        :0x8:0x7:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:27.810515:        :0x8:0x7:<0,0,0>:	---  SALU Register ---
:12-01 12:54:27.810537:        :0x8:0x7:<0,0,0>:	   Register Index: 0
:12-01 12:54:27.810559:        :0x8:0x7:<0,0,0>:	     Before stateful alu execution: 0x00000007
:12-01 12:54:27.810578:        :0x8:0x7:<0,0,0>:	     After stateful alu execution: 0x00000008
:12-01 12:54:27.810605:        :0x8:0x7:<0,0,0>:Next Table = port_tbl
:12-01 12:54:27.810691:    :0x8:0x7:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:27.810712:    :0x8:0x7:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:27.810729:    :0x8:0x7:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.810751:        :0x8:0x7:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:27.810802:    :0x8:0x7:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:27.810821:        :0x8:0x7:<0,0,0>:Key:
:12-01 12:54:27.810960:        :0x8:0x7:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:27.811010:        :0x8:0x7:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:27.811168:        :0x8:0x7:<0,0,0>:Action Results:
:12-01 12:54:27.811186:        :0x8:0x7:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.811208:        :0x8:0x7:<0,0,0>:	Destination:
:12-01 12:54:27.811229:        :0x8:0x7:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x0
:12-01 12:54:27.811252:        :0x8:0x7:<0,0,0>:	mask=0x1FF
:12-01 12:54:27.811272:        :0x8:0x7:<0,0,0>:	Source 1:
:12-01 12:54:27.811294:        :0x8:0x7:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x0
:12-01 12:54:27.811317:        :0x8:0x7:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:27.813304:    :0x8:0x7:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:27.816958:    :0x8:0x7:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:27.820602:    :0x8:0x7:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:27.824241:    :0x8:0x7:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:27.827883:    :0x8:0x7:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:27.831520:    :0x8:0x7:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:27.835151:    :0x8:0x7:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:27.838794:    :0x8:0x7:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:27.842437:    :0x8:0x7:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:27.846090:    :0x8:0x7:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:27.849734:    :0x8:0x7:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:27.856175:        :0x8:0x7:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:27.856255:        :0x8:0x7:<0,0,->:Header ethernet is valid
:12-01 12:54:27.861545:    :0x8:0x7:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:27.861576:        :0x8:0x7:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:27.861629:        :0x8:0x7:<0,0,->:Egress Deparser Headers:
:12-01 12:54:27.861691:        :0x8:0x7:<0,0,->:Header ethernet is valid
:12-01 12:54:27.866886:    :0x8:0x7:<0,0,0>:========== Tx Pkt to port 0 (82 bytes) ==========
:12-01 12:54:27.866917:    :0x8:0x7:<0,0,0>:Packet :
:12-01 12:54:27.866936:        :0x8:0x7:<0,0,0>:33 33 ff 00 00 00 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.866957:        :0x8:0x7:<0,0,0>:00 00 00 18 3a ff 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.866976:        :0x8:0x7:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.866995:        :0x8:0x7:<0,0,0>:00 01 ff 00 00 00 87 00 7b 27 00 00 00 00 fe 80 
:12-01 12:54:27.867079:    :0x9:-:<0,0,0>:========== Ingress Pkt from port 4 (104 bytes)  ==========
:12-01 12:54:27.867100:    :0x9:-:<0,0,0>:Packet :
:12-01 12:54:27.867119:        :0x9:-:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 08 06 00 01 
:12-01 12:54:27.867137:        :0x9:-:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:27.867156:        :0x9:-:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:27.867174:        :0x9:-:<0,0,0>:00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.867209:    :0x9:0x8:<0,0,0>:========== Egress Pkt from TM to port 0 (tm 95, real 98 bytes) ==========
:12-01 12:54:27.867227:    :0x9:0x8:<0,0,0>:Packet :
:12-01 12:54:27.867246:        :0x9:0x8:<0,0,0>:00 00 00 00 33 33 00 00 00 16 00 00 00 00 00 00 
:12-01 12:54:27.867265:        :0x9:0x8:<0,0,0>:86 dd 60 00 00 00 00 24 00 01 00 00 00 00 00 00 
:12-01 12:54:27.867283:        :0x9:0x8:<0,0,0>:00 00 00 00 00 00 00 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:27.867301:        :0x9:0x8:<0,0,0>:00 00 00 00 00 00 00 00 00 16 3a 00 05 02 00 00 
:12-01 12:54:27.867327:    :0x9:0x8:<0,0,->:========== Packet to input parser: from port 4 (120 bytes)  ==========
:12-01 12:54:27.867345:    :0x9:0x8:<0,0,->:Packet :
:12-01 12:54:27.867363:        :0x9:0x8:<0,0,->:00 04 00 00 00 00 00 18 00 00 00 00 00 00 00 00 
:12-01 12:54:27.867381:        :0x9:0x8:<0,0,->:ff ff ff ff ff ff 00 06 07 08 09 0a 08 06 00 01 
:12-01 12:54:27.867400:        :0x9:0x8:<0,0,->:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:27.867418:        :0x9:0x8:<0,0,->:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:27.867493:        :0x9:0x8:<0,0,1>:Ingress Parser State <Shim start state>
:12-01 12:54:27.867579:        :0x9:0x8:<0,0,1>:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:27.867649:        :0x9:0x8:<0,0,1>:Ingress Parser State <Phase 0>
:12-01 12:54:27.867779:        :0x9:0x8:<0,0,1>:Ingress Parser State start_parse_ethernet
:12-01 12:54:27.868267:        :0x9:0x8:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:27.868412:        :0x9:0x8:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:27.868816:        :0x9:0x8:<0,0,->:Ingress Headers:
:12-01 12:54:27.868882:        :0x9:0x8:<0,0,->:Header ethernet is valid
:12-01 12:54:27.868900:        :0x9:0x8:<0,0,->:Egress Headers:
:12-01 12:54:27.868950:        :0x9:0x8:<0,0,->:Header ethernet is valid
:12-01 12:54:27.869103:    :0x9:0x8:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:27.871464:    :0x9:0x8:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:27.871517:    :0x9:0x8:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:27.871536:    :0x9:0x8:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:27.871552:    :0x9:0x8:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.871569:        :0x9:0x8:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:27.871612:        :0x9:0x8:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:27.871673:        :0x9:0x8:<0,0,0>:Action Results:
:12-01 12:54:27.871691:        :0x9:0x8:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:27.871712:        :0x9:0x8:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:27.871734:        :0x9:0x8:<0,0,0>:	----- register: cntr -----
:12-01 12:54:27.872065:        :0x9:0x8:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:27.872100:        :0x9:0x8:<0,0,0>:	  Not supplied by program.
:12-01 12:54:27.872122:        :0x9:0x8:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:27.872143:        :0x9:0x8:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:27.872165:        :0x9:0x8:<0,0,0>:	--- SALU Update ---
:12-01 12:54:27.872187:        :0x9:0x8:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:27.872208:        :0x9:0x8:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:27.872229:        :0x9:0x8:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:27.872251:        :0x9:0x8:<0,0,0>:	    Update Lo 1 expression result: 0x00000009
:12-01 12:54:27.872272:        :0x9:0x8:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:27.872294:        :0x9:0x8:<0,0,0>:	        Constant Input Value
:12-01 12:54:27.872316:        :0x9:0x8:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:27.872338:        :0x9:0x8:<0,0,0>:	--- SALU Output ---
:12-01 12:54:27.872359:        :0x9:0x8:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:27.872381:        :0x9:0x8:<0,0,0>:	---  SALU Register ---
:12-01 12:54:27.872403:        :0x9:0x8:<0,0,0>:	   Register Index: 0
:12-01 12:54:27.872424:        :0x9:0x8:<0,0,0>:	     Before stateful alu execution: 0x00000008
:12-01 12:54:27.872446:        :0x9:0x8:<0,0,0>:	     After stateful alu execution: 0x00000009
:12-01 12:54:27.872473:        :0x9:0x8:<0,0,0>:Next Table = port_tbl
:12-01 12:54:27.872540:    :0x9:0x8:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:27.872560:    :0x9:0x8:<0,0,0>:Ingress : Associated table port_tbl is executed
:12-01 12:54:27.872577:    :0x9:0x8:<0,0,0>:Ingress : Table port_tbl is hit
:12-01 12:54:27.872593:        :0x9:0x8:<0,0,0>:Key:
:12-01 12:54:27.872726:        :0x9:0x8:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x4
:12-01 12:54:27.872778:        :0x9:0x8:<0,0,0>:Execute Action: add_cpu_header
:12-01 12:54:27.873663:        :0x9:0x8:<0,0,0>:Action Results:
:12-01 12:54:27.873686:        :0x9:0x8:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:27.873707:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.873730:        :0x9:0x8:<0,0,0>:	fabric_header=header
:12-01 12:54:27.873752:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.873774:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.873795:        :0x9:0x8:<0,0,0>:	fabric_header.packetType[2:0] = 0x5
:12-01 12:54:27.873818:        :0x9:0x8:<0,0,0>:	mask=0x7
:12-01 12:54:27.873838:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.873860:        :0x9:0x8:<0,0,0>:	Val=0x5
:12-01 12:54:27.873881:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.873904:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.873925:        :0x9:0x8:<0,0,0>:	fabric_header.headerVersion[1:0] = 0x0
:12-01 12:54:27.873947:        :0x9:0x8:<0,0,0>:	mask=0x3
:12-01 12:54:27.873970:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.873991:        :0x9:0x8:<0,0,0>:	Val=0x0
:12-01 12:54:27.874013:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.874035:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.874056:        :0x9:0x8:<0,0,0>:	fabric_header.packetVersion[1:0] = 0x0
:12-01 12:54:27.874076:        :0x9:0x8:<0,0,0>:	mask=0x3
:12-01 12:54:27.874097:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.874118:        :0x9:0x8:<0,0,0>:	Val=0x0
:12-01 12:54:27.874139:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.874162:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.874183:        :0x9:0x8:<0,0,0>:	fabric_header.pad1[0:0] = 0x0
:12-01 12:54:27.874204:        :0x9:0x8:<0,0,0>:	mask=0x1
:12-01 12:54:27.874225:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.874247:        :0x9:0x8:<0,0,0>:	pad1=action_param
:12-01 12:54:27.874268:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.874287:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.874307:        :0x9:0x8:<0,0,0>:	fabric_header.fabricColor[2:0] = 0x0
:12-01 12:54:27.874336:        :0x9:0x8:<0,0,0>:	mask=0x7
:12-01 12:54:27.874356:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.874377:        :0x9:0x8:<0,0,0>:	fabric_color=action_param
:12-01 12:54:27.874398:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.874419:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.874439:        :0x9:0x8:<0,0,0>:	fabric_header.fabricQos[4:0] = 0x0
:12-01 12:54:27.874460:        :0x9:0x8:<0,0,0>:	mask=0x1F
:12-01 12:54:27.874488:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.874508:        :0x9:0x8:<0,0,0>:	fabric_qos=action_param
:12-01 12:54:27.874529:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.874550:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.874571:        :0x9:0x8:<0,0,0>:	fabric_header.dstDevice[7:0] = 0x0
:12-01 12:54:27.874591:        :0x9:0x8:<0,0,0>:	mask=0xFF
:12-01 12:54:27.874611:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.874632:        :0x9:0x8:<0,0,0>:	dst_device=action_param
:12-01 12:54:27.874653:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.874674:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.874694:        :0x9:0x8:<0,0,0>:	fabric_header.dstPortOrGroup[15:0] = 0x1
:12-01 12:54:27.874716:        :0x9:0x8:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.874736:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.874756:        :0x9:0x8:<0,0,0>:	dst_port_or_group=action_param
:12-01 12:54:27.874777:        :0x9:0x8:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:27.874797:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.874817:        :0x9:0x8:<0,0,0>:	fabric_header_cpu=header
:12-01 12:54:27.874838:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.874858:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.874879:        :0x9:0x8:<0,0,0>:	fabric_header_cpu.reserved[1:0] = 0x0
:12-01 12:54:27.874899:        :0x9:0x8:<0,0,0>:	mask=0x3
:12-01 12:54:27.874920:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.874940:        :0x9:0x8:<0,0,0>:	reserved1=action_param
:12-01 12:54:27.874961:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.874983:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.875003:        :0x9:0x8:<0,0,0>:	fabric_header_cpu.ingressIfindex[15:0] = 0x0
:12-01 12:54:27.875024:        :0x9:0x8:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.875044:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.875065:        :0x9:0x8:<0,0,0>:	ingress_ifindex=action_param
:12-01 12:54:27.875085:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.875106:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.875126:        :0x9:0x8:<0,0,0>:	fabric_header_cpu.ingressBd[15:0] = 0x0
:12-01 12:54:27.875148:        :0x9:0x8:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.875168:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.875189:        :0x9:0x8:<0,0,0>:	ingress_bd=action_param
:12-01 12:54:27.875209:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.875230:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.875250:        :0x9:0x8:<0,0,0>:	fabric_header_cpu.reasonCode[15:0] = 0x0
:12-01 12:54:27.875271:        :0x9:0x8:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.875293:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.875313:        :0x9:0x8:<0,0,0>:	reason_code=action_param
:12-01 12:54:27.875335:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.875354:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.875375:        :0x9:0x8:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x4
:12-01 12:54:27.875396:        :0x9:0x8:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.875416:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.875437:        :0x9:0x8:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x4
:12-01 12:54:27.875457:        :0x9:0x8:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:27.875479:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.875500:        :0x9:0x8:<0,0,0>:	fabric_payload_header=header
:12-01 12:54:27.875526:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.875548:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.875568:        :0x9:0x8:<0,0,0>:	fabric_payload_header.etherType[15:0] = 0x806
:12-01 12:54:27.875588:        :0x9:0x8:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.875609:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.875630:        :0x9:0x8:<0,0,0>:	ethernet.etherType[15:0] = 0x806
:12-01 12:54:27.875649:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.875670:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.875690:        :0x9:0x8:<0,0,0>:	ethernet.etherType[15:0] = 0x9000
:12-01 12:54:27.875711:        :0x9:0x8:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.875731:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.875752:        :0x9:0x8:<0,0,0>:	Val=0x9000
:12-01 12:54:27.875772:        :0x9:0x8:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.875793:        :0x9:0x8:<0,0,0>:	Destination:
:12-01 12:54:27.875814:        :0x9:0x8:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x40
:12-01 12:54:27.875835:        :0x9:0x8:<0,0,0>:	mask=0x1FF
:12-01 12:54:27.875855:        :0x9:0x8:<0,0,0>:	Source 1:
:12-01 12:54:27.875876:        :0x9:0x8:<0,0,0>:	Val=0x40
:12-01 12:54:27.875910:        :0x9:0x8:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:27.875966:    :0x9:0x8:<0,0,0>:Ingress : Table fabric_tbl is not active(inhibited/skipped)
:12-01 12:54:27.877953:    :0x9:0x8:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:27.881606:    :0x9:0x8:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:27.885247:    :0x9:0x8:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:27.888881:    :0x9:0x8:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:27.892510:    :0x9:0x8:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:27.896150:    :0x9:0x8:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:27.899776:    :0x9:0x8:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:27.903425:    :0x9:0x8:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:27.907079:    :0x9:0x8:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:27.910727:    :0x9:0x8:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:27.914368:    :0x9:0x8:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:27.920812:        :0x9:0x8:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:27.920900:        :0x9:0x8:<0,0,->:Header ethernet is valid
:12-01 12:54:27.920918:        :0x9:0x8:<0,0,->:Header fabric_header is valid
:12-01 12:54:27.920933:        :0x9:0x8:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:27.920947:        :0x9:0x8:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:27.926890:    :0x9:0x8:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:27.926921:        :0x9:0x8:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:27.926974:        :0x9:0x8:<0,0,->:Egress Deparser Headers:
:12-01 12:54:27.927035:        :0x9:0x8:<0,0,->:Header ethernet is valid
:12-01 12:54:27.932408:    :0x9:0x8:<0,0,0>:========== Tx Pkt to port 0 (94 bytes) ==========
:12-01 12:54:27.932438:    :0x9:0x8:<0,0,0>:Packet :
:12-01 12:54:27.932459:        :0x9:0x8:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:27.932478:        :0x9:0x8:<0,0,0>:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.932497:        :0x9:0x8:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:27.932516:        :0x9:0x8:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:27.932615:    :-:0x9:<0,0,0>:========== Egress Pkt from TM to port 64 (tm 121, real 124 bytes) ==========
:12-01 12:54:27.932638:    :-:0x9:<0,0,0>:Packet :
:12-01 12:54:27.932656:        :-:0x9:<0,0,0>:00 40 00 00 ff ff ff ff ff ff 00 06 07 08 09 0a 
:12-01 12:54:27.932675:        :-:0x9:<0,0,0>:90 00 a0 00 00 00 01 00 00 04 00 00 00 00 00 00 
:12-01 12:54:27.932694:        :-:0x9:<0,0,0>:08 06 00 01 08 00 06 04 00 01 00 06 07 08 09 0a 
:12-01 12:54:27.932713:        :-:0x9:<0,0,0>:c0 a8 00 01 00 00 00 00 00 00 c0 a8 00 02 00 00 
:12-01 12:54:27.932799:        :-:0x9:<0,0,->:Egress Parser State <Shim start state>
:12-01 12:54:27.932951:        :-:0x9:<0,0,->:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:27.933086:        :-:0x9:<0,0,->:Egress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:27.933714:        :-:0x9:<0,0,->:Egress Headers:
:12-01 12:54:27.933785:        :-:0x9:<0,0,->:Header ethernet is valid
:12-01 12:54:27.933802:        :-:0x9:<0,0,->:Header fabric_header is valid
:12-01 12:54:27.933818:        :-:0x9:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:27.933834:        :-:0x9:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:27.933947:    :-:0x9:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:27.937230:    :-:0x9:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:27.940868:    :-:0x9:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:27.944504:    :-:0x9:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:27.948126:    :-:0x9:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:27.951750:    :-:0x9:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:27.955379:    :-:0x9:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:27.958996:    :-:0x9:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:27.962630:    :-:0x9:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:27.966250:    :-:0x9:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:27.969901:    :-:0x9:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:27.973538:    :-:0x9:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:27.979906:        :-:0x9:<0,0,->:Egress Deparser Headers:
:12-01 12:54:27.979989:        :-:0x9:<0,0,->:Header ethernet is valid
:12-01 12:54:27.980007:        :-:0x9:<0,0,->:Header fabric_header is valid
:12-01 12:54:27.980021:        :-:0x9:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:27.980036:        :-:0x9:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:27.985575:    :-:0x9:<0,0,0>:========== Tx Pkt to port 64 (120 bytes) ==========
:12-01 12:54:27.985605:    :-:0x9:<0,0,0>:Packet :
:12-01 12:54:27.985626:        :-:0x9:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 90 00 a0 00 
:12-01 12:54:27.985646:        :-:0x9:<0,0,0>:00 00 01 00 00 04 00 00 00 00 00 00 08 06 00 01 
:12-01 12:54:27.985665:        :-:0x9:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:27.985684:        :-:0x9:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:27.986097:    :-:-:<0,0,0>:Waiting for packets to process
:12-01 12:54:27.992398:    :-:-:<0,0,0>:Begin packet processing
:12-01 12:54:27.992484:    :0xa:-:<0,0,0>:========== Ingress Pkt from port 2 (104 bytes)  ==========
:12-01 12:54:27.992502:    :0xa:-:<0,0,0>:Packet :
:12-01 12:54:27.992519:        :0xa:-:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 08 06 00 01 
:12-01 12:54:27.992538:        :0xa:-:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:27.992557:        :0xa:-:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:27.992575:        :0xa:-:<0,0,0>:00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:27.992606:    :0xa:-:<0,0,->:========== Packet to input parser: from port 2 (120 bytes)  ==========
:12-01 12:54:27.992629:    :0xa:-:<0,0,->:Packet :
:12-01 12:54:27.992648:        :0xa:-:<0,0,->:00 02 00 00 00 00 00 1c 00 00 00 00 00 00 00 00 
:12-01 12:54:27.992667:        :0xa:-:<0,0,->:ff ff ff ff ff ff 00 06 07 08 09 0a 08 06 00 01 
:12-01 12:54:27.992686:        :0xa:-:<0,0,->:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:27.992705:        :0xa:-:<0,0,->:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:27.992778:        :0xa:-:<0,0,0>:Ingress Parser State <Shim start state>
:12-01 12:54:27.992870:        :0xa:-:<0,0,0>:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:27.992938:        :0xa:-:<0,0,0>:Ingress Parser State <Phase 0>
:12-01 12:54:27.993069:        :0xa:-:<0,0,0>:Ingress Parser State start_parse_ethernet
:12-01 12:54:27.993530:        :0xa:-:<0,0,->:Ingress Headers:
:12-01 12:54:27.993597:        :0xa:-:<0,0,->:Header ethernet is valid
:12-01 12:54:27.993712:    :0xa:-:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:27.996101:    :0xa:-:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:27.996155:    :0xa:-:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:27.996175:    :0xa:-:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:27.996192:    :0xa:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:27.996206:        :0xa:-:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:27.996251:        :0xa:-:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:27.996313:        :0xa:-:<0,0,0>:Action Results:
:12-01 12:54:27.996331:        :0xa:-:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:27.996354:        :0xa:-:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:27.996375:        :0xa:-:<0,0,0>:	----- register: cntr -----
:12-01 12:54:27.996710:        :0xa:-:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:27.996735:        :0xa:-:<0,0,0>:	  Not supplied by program.
:12-01 12:54:27.996755:        :0xa:-:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:27.996776:        :0xa:-:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:27.996797:        :0xa:-:<0,0,0>:	--- SALU Update ---
:12-01 12:54:27.996819:        :0xa:-:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:27.996841:        :0xa:-:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:27.996863:        :0xa:-:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:27.996882:        :0xa:-:<0,0,0>:	    Update Lo 1 expression result: 0x0000000a
:12-01 12:54:27.996903:        :0xa:-:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:27.996925:        :0xa:-:<0,0,0>:	        Constant Input Value
:12-01 12:54:27.996946:        :0xa:-:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:27.996966:        :0xa:-:<0,0,0>:	--- SALU Output ---
:12-01 12:54:27.996985:        :0xa:-:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:27.997005:        :0xa:-:<0,0,0>:	---  SALU Register ---
:12-01 12:54:27.997027:        :0xa:-:<0,0,0>:	   Register Index: 0
:12-01 12:54:27.997048:        :0xa:-:<0,0,0>:	     Before stateful alu execution: 0x00000009
:12-01 12:54:27.997070:        :0xa:-:<0,0,0>:	     After stateful alu execution: 0x0000000a
:12-01 12:54:27.997097:        :0xa:-:<0,0,0>:Next Table = port_tbl
:12-01 12:54:27.997162:    :0xa:-:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:27.997182:    :0xa:-:<0,0,0>:Ingress : Associated table port_tbl is executed
:12-01 12:54:27.997199:    :0xa:-:<0,0,0>:Ingress : Table port_tbl is hit
:12-01 12:54:27.997215:        :0xa:-:<0,0,0>:Key:
:12-01 12:54:27.997347:        :0xa:-:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x2
:12-01 12:54:27.997400:        :0xa:-:<0,0,0>:Execute Action: add_cpu_header
:12-01 12:54:27.998283:        :0xa:-:<0,0,0>:Action Results:
:12-01 12:54:27.998305:        :0xa:-:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:27.998327:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:27.998348:        :0xa:-:<0,0,0>:	fabric_header=header
:12-01 12:54:27.998370:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.998392:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:27.998413:        :0xa:-:<0,0,0>:	fabric_header.packetType[2:0] = 0x5
:12-01 12:54:27.998435:        :0xa:-:<0,0,0>:	mask=0x7
:12-01 12:54:27.998456:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:27.998486:        :0xa:-:<0,0,0>:	Val=0x5
:12-01 12:54:27.998506:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.998528:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:27.998549:        :0xa:-:<0,0,0>:	fabric_header.headerVersion[1:0] = 0x0
:12-01 12:54:27.998571:        :0xa:-:<0,0,0>:	mask=0x3
:12-01 12:54:27.998592:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:27.998614:        :0xa:-:<0,0,0>:	Val=0x0
:12-01 12:54:27.998643:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.998665:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:27.998687:        :0xa:-:<0,0,0>:	fabric_header.packetVersion[1:0] = 0x0
:12-01 12:54:27.998708:        :0xa:-:<0,0,0>:	mask=0x3
:12-01 12:54:27.998729:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:27.998751:        :0xa:-:<0,0,0>:	Val=0x0
:12-01 12:54:27.998772:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.998793:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:27.998813:        :0xa:-:<0,0,0>:	fabric_header.pad1[0:0] = 0x0
:12-01 12:54:27.998834:        :0xa:-:<0,0,0>:	mask=0x1
:12-01 12:54:27.998855:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:27.998875:        :0xa:-:<0,0,0>:	pad1=action_param
:12-01 12:54:27.998897:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.998918:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:27.998939:        :0xa:-:<0,0,0>:	fabric_header.fabricColor[2:0] = 0x0
:12-01 12:54:27.998961:        :0xa:-:<0,0,0>:	mask=0x7
:12-01 12:54:27.998981:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:27.999002:        :0xa:-:<0,0,0>:	fabric_color=action_param
:12-01 12:54:27.999024:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.999045:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:27.999065:        :0xa:-:<0,0,0>:	fabric_header.fabricQos[4:0] = 0x1
:12-01 12:54:27.999085:        :0xa:-:<0,0,0>:	mask=0x1F
:12-01 12:54:27.999105:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:27.999125:        :0xa:-:<0,0,0>:	fabric_qos=action_param
:12-01 12:54:27.999146:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.999165:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:27.999186:        :0xa:-:<0,0,0>:	fabric_header.dstDevice[7:0] = 0x0
:12-01 12:54:27.999206:        :0xa:-:<0,0,0>:	mask=0xFF
:12-01 12:54:27.999227:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:27.999248:        :0xa:-:<0,0,0>:	dst_device=action_param
:12-01 12:54:27.999269:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.999290:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:27.999310:        :0xa:-:<0,0,0>:	fabric_header.dstPortOrGroup[15:0] = 0x0
:12-01 12:54:27.999330:        :0xa:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.999351:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:27.999371:        :0xa:-:<0,0,0>:	dst_port_or_group=action_param
:12-01 12:54:27.999392:        :0xa:-:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:27.999412:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:27.999433:        :0xa:-:<0,0,0>:	fabric_header_cpu=header
:12-01 12:54:27.999453:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.999474:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:27.999495:        :0xa:-:<0,0,0>:	fabric_header_cpu.reserved[1:0] = 0x0
:12-01 12:54:27.999515:        :0xa:-:<0,0,0>:	mask=0x3
:12-01 12:54:27.999535:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:27.999555:        :0xa:-:<0,0,0>:	reserved1=action_param
:12-01 12:54:27.999576:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.999594:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:27.999615:        :0xa:-:<0,0,0>:	fabric_header_cpu.ingressIfindex[15:0] = 0x0
:12-01 12:54:27.999634:        :0xa:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.999656:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:27.999676:        :0xa:-:<0,0,0>:	ingress_ifindex=action_param
:12-01 12:54:27.999697:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.999717:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:27.999738:        :0xa:-:<0,0,0>:	fabric_header_cpu.ingressBd[15:0] = 0x0
:12-01 12:54:27.999759:        :0xa:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.999779:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:27.999799:        :0xa:-:<0,0,0>:	ingress_bd=action_param
:12-01 12:54:27.999820:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.999840:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:27.999861:        :0xa:-:<0,0,0>:	fabric_header_cpu.reasonCode[15:0] = 0x0
:12-01 12:54:27.999887:        :0xa:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:27.999908:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:27.999929:        :0xa:-:<0,0,0>:	reason_code=action_param
:12-01 12:54:27.999949:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:27.999970:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:27.999991:        :0xa:-:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x2
:12-01 12:54:28.000011:        :0xa:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:28.000032:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:28.000053:        :0xa:-:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x2
:12-01 12:54:28.000074:        :0xa:-:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:28.000095:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:28.000115:        :0xa:-:<0,0,0>:	fabric_payload_header=header
:12-01 12:54:28.000135:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.000156:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:28.000176:        :0xa:-:<0,0,0>:	fabric_payload_header.etherType[15:0] = 0x806
:12-01 12:54:28.000198:        :0xa:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:28.000218:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:28.000239:        :0xa:-:<0,0,0>:	ethernet.etherType[15:0] = 0x806
:12-01 12:54:28.000260:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.000280:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:28.000301:        :0xa:-:<0,0,0>:	ethernet.etherType[15:0] = 0x9000
:12-01 12:54:28.000322:        :0xa:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:28.000342:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:28.000362:        :0xa:-:<0,0,0>:	Val=0x9000
:12-01 12:54:28.000383:        :0xa:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.000405:        :0xa:-:<0,0,0>:	Destination:
:12-01 12:54:28.000425:        :0xa:-:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x40
:12-01 12:54:28.000445:        :0xa:-:<0,0,0>:	mask=0x1FF
:12-01 12:54:28.000465:        :0xa:-:<0,0,0>:	Source 1:
:12-01 12:54:28.000486:        :0xa:-:<0,0,0>:	Val=0x40
:12-01 12:54:28.000520:        :0xa:-:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:28.000577:    :0xa:-:<0,0,0>:Ingress : Table fabric_tbl is not active(inhibited/skipped)
:12-01 12:54:28.002572:    :0xa:-:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:28.006240:    :0xa:-:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:28.009892:    :0xa:-:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:28.013550:    :0xa:-:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:28.017205:    :0xa:-:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:28.020863:    :0xa:-:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:28.024509:    :0xa:-:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:28.028163:    :0xa:-:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:28.031824:    :0xa:-:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:28.035493:    :0xa:-:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:28.039158:    :0xa:-:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:28.045632:        :0xa:-:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:28.045719:        :0xa:-:<0,0,->:Header ethernet is valid
:12-01 12:54:28.045737:        :0xa:-:<0,0,->:Header fabric_header is valid
:12-01 12:54:28.045752:        :0xa:-:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:28.045768:        :0xa:-:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:28.051515:    :0xa:-:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:28.051546:        :0xa:-:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:28.051620:    :0xb:-:<0,0,0>:========== Ingress Pkt from port 64 (110 bytes)  ==========
:12-01 12:54:28.051643:    :0xb:-:<0,0,0>:Packet :
:12-01 12:54:28.051663:        :0xb:-:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:28.051681:        :0xb:-:<0,0,0>:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.051699:        :0xb:-:<0,0,0>:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:28.051731:        :0xb:-:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.051769:    :0xb:0xa:<0,0,0>:========== Egress Pkt from TM to port 64 (tm 121, real 124 bytes) ==========
:12-01 12:54:28.051788:    :0xb:0xa:<0,0,0>:Packet :
:12-01 12:54:28.051807:        :0xb:0xa:<0,0,0>:00 40 00 00 ff ff ff ff ff ff 00 06 07 08 09 0a 
:12-01 12:54:28.051825:        :0xb:0xa:<0,0,0>:90 00 a0 01 00 00 00 00 00 02 00 00 00 00 00 00 
:12-01 12:54:28.051844:        :0xb:0xa:<0,0,0>:08 06 00 01 08 00 06 04 00 01 00 06 07 08 09 0a 
:12-01 12:54:28.051863:        :0xb:0xa:<0,0,0>:c0 a8 00 01 00 00 00 00 00 00 c0 a8 00 02 00 00 
:12-01 12:54:28.051889:    :0xb:0xa:<0,0,->:========== Packet to input parser: from port 64 (126 bytes)  ==========
:12-01 12:54:28.051907:    :0xb:0xa:<0,0,->:Packet :
:12-01 12:54:28.051925:        :0xb:0xa:<0,0,->:00 40 00 00 00 00 00 1e 00 00 00 00 00 00 00 00 
:12-01 12:54:28.051944:        :0xb:0xa:<0,0,->:33 33 00 00 00 16 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:28.051962:        :0xb:0xa:<0,0,->:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.051981:        :0xb:0xa:<0,0,->:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:28.052054:        :0xb:0xa:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:28.052144:        :0xb:0xa:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:28.052213:        :0xb:0xa:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:28.052346:        :0xb:0xa:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:28.052479:        :0xb:0xa:<0,0,->:Ingress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:28.053185:        :0xb:0xa:<0,0,->:Egress Parser State <Shim start state>
:12-01 12:54:28.053334:        :0xb:0xa:<0,0,->:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:28.053467:        :0xb:0xa:<0,0,->:Egress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:28.054092:        :0xb:0xa:<0,0,->:Ingress Headers:
:12-01 12:54:28.054166:        :0xb:0xa:<0,0,->:Header ethernet is valid
:12-01 12:54:28.054184:        :0xb:0xa:<0,0,->:Header fabric_header is valid
:12-01 12:54:28.054200:        :0xb:0xa:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:28.054217:        :0xb:0xa:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:28.054231:        :0xb:0xa:<0,0,->:Egress Headers:
:12-01 12:54:28.054286:        :0xb:0xa:<0,0,->:Header ethernet is valid
:12-01 12:54:28.054302:        :0xb:0xa:<0,0,->:Header fabric_header is valid
:12-01 12:54:28.054319:        :0xb:0xa:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:28.054334:        :0xb:0xa:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:28.054497:    :0xb:0xa:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:28.056523:    :0xb:0xa:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:28.056575:    :0xb:0xa:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:28.056594:    :0xb:0xa:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:28.056610:    :0xb:0xa:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.056627:        :0xb:0xa:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:28.056669:        :0xb:0xa:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:28.056731:        :0xb:0xa:<0,0,0>:Action Results:
:12-01 12:54:28.056748:        :0xb:0xa:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:28.056772:        :0xb:0xa:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:28.056793:        :0xb:0xa:<0,0,0>:	----- register: cntr -----
:12-01 12:54:28.057127:        :0xb:0xa:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:28.057152:        :0xb:0xa:<0,0,0>:	  Not supplied by program.
:12-01 12:54:28.057174:        :0xb:0xa:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:28.057194:        :0xb:0xa:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:28.057216:        :0xb:0xa:<0,0,0>:	--- SALU Update ---
:12-01 12:54:28.057246:        :0xb:0xa:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:28.057270:        :0xb:0xa:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:28.057292:        :0xb:0xa:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:28.057313:        :0xb:0xa:<0,0,0>:	    Update Lo 1 expression result: 0x0000000b
:12-01 12:54:28.057335:        :0xb:0xa:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:28.057356:        :0xb:0xa:<0,0,0>:	        Constant Input Value
:12-01 12:54:28.057378:        :0xb:0xa:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:28.057400:        :0xb:0xa:<0,0,0>:	--- SALU Output ---
:12-01 12:54:28.057421:        :0xb:0xa:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:28.057442:        :0xb:0xa:<0,0,0>:	---  SALU Register ---
:12-01 12:54:28.057465:        :0xb:0xa:<0,0,0>:	   Register Index: 0
:12-01 12:54:28.057487:        :0xb:0xa:<0,0,0>:	     Before stateful alu execution: 0x0000000a
:12-01 12:54:28.057509:        :0xb:0xa:<0,0,0>:	     After stateful alu execution: 0x0000000b
:12-01 12:54:28.057537:        :0xb:0xa:<0,0,0>:Next Table = port_tbl
:12-01 12:54:28.057623:    :0xb:0xa:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:28.057644:    :0xb:0xa:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:28.057660:    :0xb:0xa:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.057683:        :0xb:0xa:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:28.057733:    :0xb:0xa:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:28.057751:        :0xb:0xa:<0,0,0>:Key:
:12-01 12:54:28.057890:        :0xb:0xa:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:28.057943:        :0xb:0xa:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:28.058104:        :0xb:0xa:<0,0,0>:Action Results:
:12-01 12:54:28.058123:        :0xb:0xa:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.058144:        :0xb:0xa:<0,0,0>:	Destination:
:12-01 12:54:28.058165:        :0xb:0xa:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x1
:12-01 12:54:28.058186:        :0xb:0xa:<0,0,0>:	mask=0x1FF
:12-01 12:54:28.058207:        :0xb:0xa:<0,0,0>:	Source 1:
:12-01 12:54:28.058228:        :0xb:0xa:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x1
:12-01 12:54:28.058250:        :0xb:0xa:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:28.060251:    :0xb:0xa:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:28.063921:    :0xb:0xa:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:28.067586:    :0xb:0xa:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:28.071238:    :0xb:0xa:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:28.074878:    :0xb:0xa:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:28.078524:    :0xb:0xa:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:28.082155:    :0xb:0xa:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:28.085800:    :0xb:0xa:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:28.089460:    :0xb:0xa:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:28.093121:    :0xb:0xa:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:28.096778:    :0xb:0xa:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:28.103239:        :0xb:0xa:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:28.103326:        :0xb:0xa:<0,0,->:Header ethernet is valid
:12-01 12:54:28.103345:        :0xb:0xa:<0,0,->:Header fabric_header is valid
:12-01 12:54:28.103359:        :0xb:0xa:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:28.103375:        :0xb:0xa:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:28.109530:    :0xb:0xa:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:28.109561:        :0xb:0xa:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:28.109612:        :0xb:0xa:<0,0,->:Egress Deparser Headers:
:12-01 12:54:28.109679:        :0xb:0xa:<0,0,->:Header ethernet is valid
:12-01 12:54:28.109696:        :0xb:0xa:<0,0,->:Header fabric_header is valid
:12-01 12:54:28.109720:        :0xb:0xa:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:28.109737:        :0xb:0xa:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:28.115781:    :0xb:0xa:<0,0,0>:========== Tx Pkt to port 64 (120 bytes) ==========
:12-01 12:54:28.115811:    :0xb:0xa:<0,0,0>:Packet :
:12-01 12:54:28.115831:        :0xb:0xa:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 90 00 a0 01 
:12-01 12:54:28.115851:        :0xb:0xa:<0,0,0>:00 00 00 00 00 02 00 00 00 00 00 00 08 06 00 01 
:12-01 12:54:28.115870:        :0xb:0xa:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:28.115889:        :0xb:0xa:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:28.115987:    :-:0xb:<0,0,0>:========== Egress Pkt from TM to port 1 (tm 111, real 114 bytes) ==========
:12-01 12:54:28.116011:    :-:0xb:<0,0,0>:Packet :
:12-01 12:54:28.116028:        :-:0xb:<0,0,0>:00 01 00 00 33 33 00 00 00 16 00 00 00 00 00 00 
:12-01 12:54:28.116046:        :-:0xb:<0,0,0>:90 00 a0 00 00 00 00 00 00 01 00 00 00 00 00 00 
:12-01 12:54:28.116065:        :-:0xb:<0,0,0>:86 dd 60 00 00 00 00 24 00 01 00 00 00 00 00 00 
:12-01 12:54:28.116083:        :-:0xb:<0,0,0>:00 00 00 00 00 00 00 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:28.116158:        :-:0xb:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:28.116310:        :-:0xb:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:28.116446:        :-:0xb:<0,0,0>:Egress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:28.117073:        :-:0xb:<0,0,->:Egress Headers:
:12-01 12:54:28.117144:        :-:0xb:<0,0,->:Header ethernet is valid
:12-01 12:54:28.117162:        :-:0xb:<0,0,->:Header fabric_header is valid
:12-01 12:54:28.117178:        :-:0xb:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:28.117193:        :-:0xb:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:28.117307:    :-:0xb:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:28.120590:    :-:0xb:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:28.124242:    :-:0xb:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:28.127888:    :-:0xb:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:28.131523:    :-:0xb:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:28.135163:    :-:0xb:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:28.138811:    :-:0xb:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:28.142430:    :-:0xb:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:28.146074:    :-:0xb:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:28.149727:    :-:0xb:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:28.153374:    :-:0xb:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:28.157027:    :-:0xb:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:28.163437:        :-:0xb:<0,0,->:Egress Deparser Headers:
:12-01 12:54:28.163520:        :-:0xb:<0,0,->:Header ethernet is valid
:12-01 12:54:28.163539:        :-:0xb:<0,0,->:Header fabric_header is valid
:12-01 12:54:28.163553:        :-:0xb:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:28.163567:        :-:0xb:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:28.169126:    :-:0xb:<0,0,0>:========== Tx Pkt to port 1 (110 bytes) ==========
:12-01 12:54:28.169156:    :-:0xb:<0,0,0>:Packet :
:12-01 12:54:28.169177:        :-:0xb:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:28.169198:        :-:0xb:<0,0,0>:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.169217:        :-:0xb:<0,0,0>:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:28.169235:        :-:0xb:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.169614:    :0xc:-:<0,0,0>:========== Ingress Pkt from port 8 (104 bytes)  ==========
:12-01 12:54:28.169637:    :0xc:-:<0,0,0>:Packet :
:12-01 12:54:28.169654:        :0xc:-:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 08 06 00 01 
:12-01 12:54:28.169671:        :0xc:-:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:28.169699:        :0xc:-:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:28.169720:        :0xc:-:<0,0,0>:00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:28.169750:    :0xc:-:<0,0,->:========== Packet to input parser: from port 8 (120 bytes)  ==========
:12-01 12:54:28.169768:    :0xc:-:<0,0,->:Packet :
:12-01 12:54:28.169787:        :0xc:-:<0,0,->:00 08 00 00 00 00 00 22 00 00 00 00 00 00 00 00 
:12-01 12:54:28.169805:        :0xc:-:<0,0,->:ff ff ff ff ff ff 00 06 07 08 09 0a 08 06 00 01 
:12-01 12:54:28.169824:        :0xc:-:<0,0,->:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:28.169842:        :0xc:-:<0,0,->:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:28.169914:        :0xc:-:<0,0,2>:Ingress Parser State <Shim start state>
:12-01 12:54:28.170003:        :0xc:-:<0,0,2>:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:28.170072:        :0xc:-:<0,0,2>:Ingress Parser State <Phase 0>
:12-01 12:54:28.170203:        :0xc:-:<0,0,2>:Ingress Parser State start_parse_ethernet
:12-01 12:54:28.170651:        :0xc:-:<0,0,->:Ingress Headers:
:12-01 12:54:28.170720:        :0xc:-:<0,0,->:Header ethernet is valid
:12-01 12:54:28.170835:    :0xc:-:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:28.173200:    :0xc:-:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:28.173253:    :0xc:-:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:28.173271:    :0xc:-:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:28.173289:    :0xc:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.173306:        :0xc:-:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:28.173349:        :0xc:-:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:28.173411:        :0xc:-:<0,0,0>:Action Results:
:12-01 12:54:28.173428:        :0xc:-:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:28.173450:        :0xc:-:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:28.173471:        :0xc:-:<0,0,0>:	----- register: cntr -----
:12-01 12:54:28.173804:        :0xc:-:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:28.173830:        :0xc:-:<0,0,0>:	  Not supplied by program.
:12-01 12:54:28.173852:        :0xc:-:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:28.173874:        :0xc:-:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:28.173897:        :0xc:-:<0,0,0>:	--- SALU Update ---
:12-01 12:54:28.173918:        :0xc:-:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:28.173939:        :0xc:-:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:28.173961:        :0xc:-:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:28.173982:        :0xc:-:<0,0,0>:	    Update Lo 1 expression result: 0x0000000c
:12-01 12:54:28.174001:        :0xc:-:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:28.174023:        :0xc:-:<0,0,0>:	        Constant Input Value
:12-01 12:54:28.174044:        :0xc:-:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:28.174067:        :0xc:-:<0,0,0>:	--- SALU Output ---
:12-01 12:54:28.174088:        :0xc:-:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:28.174110:        :0xc:-:<0,0,0>:	---  SALU Register ---
:12-01 12:54:28.174132:        :0xc:-:<0,0,0>:	   Register Index: 0
:12-01 12:54:28.174154:        :0xc:-:<0,0,0>:	     Before stateful alu execution: 0x0000000b
:12-01 12:54:28.174175:        :0xc:-:<0,0,0>:	     After stateful alu execution: 0x0000000c
:12-01 12:54:28.174203:        :0xc:-:<0,0,0>:Next Table = port_tbl
:12-01 12:54:28.174267:    :0xc:-:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:28.174287:    :0xc:-:<0,0,0>:Ingress : Associated table port_tbl is executed
:12-01 12:54:28.174304:    :0xc:-:<0,0,0>:Ingress : Table port_tbl is hit
:12-01 12:54:28.174320:        :0xc:-:<0,0,0>:Key:
:12-01 12:54:28.174452:        :0xc:-:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x8
:12-01 12:54:28.174524:        :0xc:-:<0,0,0>:Execute Action: add_cpu_header
:12-01 12:54:28.175413:        :0xc:-:<0,0,0>:Action Results:
:12-01 12:54:28.175437:        :0xc:-:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:28.175459:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.175480:        :0xc:-:<0,0,0>:	fabric_header=header
:12-01 12:54:28.175501:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.175521:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.175541:        :0xc:-:<0,0,0>:	fabric_header.packetType[2:0] = 0x5
:12-01 12:54:28.175563:        :0xc:-:<0,0,0>:	mask=0x7
:12-01 12:54:28.175585:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.175607:        :0xc:-:<0,0,0>:	Val=0x5
:12-01 12:54:28.175626:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.175647:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.175667:        :0xc:-:<0,0,0>:	fabric_header.headerVersion[1:0] = 0x0
:12-01 12:54:28.175686:        :0xc:-:<0,0,0>:	mask=0x3
:12-01 12:54:28.175706:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.175727:        :0xc:-:<0,0,0>:	Val=0x0
:12-01 12:54:28.175748:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.175770:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.175790:        :0xc:-:<0,0,0>:	fabric_header.packetVersion[1:0] = 0x0
:12-01 12:54:28.175812:        :0xc:-:<0,0,0>:	mask=0x3
:12-01 12:54:28.175833:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.175854:        :0xc:-:<0,0,0>:	Val=0x0
:12-01 12:54:28.175876:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.175897:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.175918:        :0xc:-:<0,0,0>:	fabric_header.pad1[0:0] = 0x0
:12-01 12:54:28.175939:        :0xc:-:<0,0,0>:	mask=0x1
:12-01 12:54:28.175960:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.175982:        :0xc:-:<0,0,0>:	pad1=action_param
:12-01 12:54:28.176003:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.176024:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.176045:        :0xc:-:<0,0,0>:	fabric_header.fabricColor[2:0] = 0x0
:12-01 12:54:28.176067:        :0xc:-:<0,0,0>:	mask=0x7
:12-01 12:54:28.176088:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.176109:        :0xc:-:<0,0,0>:	fabric_color=action_param
:12-01 12:54:28.176130:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.176152:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.176173:        :0xc:-:<0,0,0>:	fabric_header.fabricQos[4:0] = 0x0
:12-01 12:54:28.176195:        :0xc:-:<0,0,0>:	mask=0x1F
:12-01 12:54:28.176216:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.176236:        :0xc:-:<0,0,0>:	fabric_qos=action_param
:12-01 12:54:28.176257:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.176277:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.176298:        :0xc:-:<0,0,0>:	fabric_header.dstDevice[7:0] = 0x0
:12-01 12:54:28.176319:        :0xc:-:<0,0,0>:	mask=0xFF
:12-01 12:54:28.176339:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.176359:        :0xc:-:<0,0,0>:	dst_device=action_param
:12-01 12:54:28.176380:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.176401:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.176421:        :0xc:-:<0,0,0>:	fabric_header.dstPortOrGroup[15:0] = 0x0
:12-01 12:54:28.176442:        :0xc:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:28.176462:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.176484:        :0xc:-:<0,0,0>:	dst_port_or_group=action_param
:12-01 12:54:28.176505:        :0xc:-:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:28.176526:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.176547:        :0xc:-:<0,0,0>:	fabric_header_cpu=header
:12-01 12:54:28.176568:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.176589:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.176609:        :0xc:-:<0,0,0>:	fabric_header_cpu.reserved[1:0] = 0x0
:12-01 12:54:28.176631:        :0xc:-:<0,0,0>:	mask=0x3
:12-01 12:54:28.176658:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.176679:        :0xc:-:<0,0,0>:	reserved1=action_param
:12-01 12:54:28.176700:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.176720:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.176741:        :0xc:-:<0,0,0>:	fabric_header_cpu.ingressIfindex[15:0] = 0x0
:12-01 12:54:28.176762:        :0xc:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:28.176782:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.176802:        :0xc:-:<0,0,0>:	ingress_ifindex=action_param
:12-01 12:54:28.176823:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.176843:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.176863:        :0xc:-:<0,0,0>:	fabric_header_cpu.ingressBd[15:0] = 0x0
:12-01 12:54:28.176884:        :0xc:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:28.176905:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.176925:        :0xc:-:<0,0,0>:	ingress_bd=action_param
:12-01 12:54:28.176946:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.176967:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.176987:        :0xc:-:<0,0,0>:	fabric_header_cpu.reasonCode[15:0] = 0x1
:12-01 12:54:28.177009:        :0xc:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:28.177029:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.177050:        :0xc:-:<0,0,0>:	reason_code=action_param
:12-01 12:54:28.177070:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.177092:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.177112:        :0xc:-:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x8
:12-01 12:54:28.177134:        :0xc:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:28.177153:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.177174:        :0xc:-:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x8
:12-01 12:54:28.177194:        :0xc:-:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:28.177215:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.177235:        :0xc:-:<0,0,0>:	fabric_payload_header=header
:12-01 12:54:28.177255:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.177275:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.177295:        :0xc:-:<0,0,0>:	fabric_payload_header.etherType[15:0] = 0x806
:12-01 12:54:28.177316:        :0xc:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:28.177336:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.177357:        :0xc:-:<0,0,0>:	ethernet.etherType[15:0] = 0x806
:12-01 12:54:28.177378:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.177398:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.177419:        :0xc:-:<0,0,0>:	ethernet.etherType[15:0] = 0x9000
:12-01 12:54:28.177439:        :0xc:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:28.177460:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.177480:        :0xc:-:<0,0,0>:	Val=0x9000
:12-01 12:54:28.177500:        :0xc:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.177521:        :0xc:-:<0,0,0>:	Destination:
:12-01 12:54:28.177542:        :0xc:-:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x40
:12-01 12:54:28.177563:        :0xc:-:<0,0,0>:	mask=0x1FF
:12-01 12:54:28.177583:        :0xc:-:<0,0,0>:	Source 1:
:12-01 12:54:28.177603:        :0xc:-:<0,0,0>:	Val=0x40
:12-01 12:54:28.177637:        :0xc:-:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:28.177693:    :0xc:-:<0,0,0>:Ingress : Table fabric_tbl is not active(inhibited/skipped)
:12-01 12:54:28.179689:    :0xc:-:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:28.183357:    :0xc:-:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:28.187016:    :0xc:-:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:28.190674:    :0xc:-:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:28.194322:    :0xc:-:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:28.197971:    :0xc:-:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:28.201618:    :0xc:-:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:28.205274:    :0xc:-:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:28.208930:    :0xc:-:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:28.212603:    :0xc:-:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:28.216273:    :0xc:-:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:28.222750:        :0xc:-:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:28.222839:        :0xc:-:<0,0,->:Header ethernet is valid
:12-01 12:54:28.222857:        :0xc:-:<0,0,->:Header fabric_header is valid
:12-01 12:54:28.222872:        :0xc:-:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:28.222886:        :0xc:-:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:28.228631:    :0xc:-:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:28.228662:        :0xc:-:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:28.228737:    :0xd:-:<0,0,0>:========== Ingress Pkt from port 64 (98 bytes)  ==========
:12-01 12:54:28.228757:    :0xd:-:<0,0,0>:Packet :
:12-01 12:54:28.228776:        :0xd:-:<0,0,0>:33 33 ff 00 00 00 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:28.228793:        :0xd:-:<0,0,0>:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.228811:        :0xd:-:<0,0,0>:00 00 00 18 3a ff 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:28.228830:        :0xd:-:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.228869:    :0xd:0xc:<0,0,0>:========== Egress Pkt from TM to port 64 (tm 121, real 124 bytes) ==========
:12-01 12:54:28.228887:    :0xd:0xc:<0,0,0>:Packet :
:12-01 12:54:28.228904:        :0xd:0xc:<0,0,0>:00 40 00 00 ff ff ff ff ff ff 00 06 07 08 09 0a 
:12-01 12:54:28.228923:        :0xd:0xc:<0,0,0>:90 00 a0 00 00 00 00 00 00 08 00 00 00 00 00 01 
:12-01 12:54:28.228942:        :0xd:0xc:<0,0,0>:08 06 00 01 08 00 06 04 00 01 00 06 07 08 09 0a 
:12-01 12:54:28.228961:        :0xd:0xc:<0,0,0>:c0 a8 00 01 00 00 00 00 00 00 c0 a8 00 02 00 00 
:12-01 12:54:28.228987:    :0xd:0xc:<0,0,->:========== Packet to input parser: from port 64 (114 bytes)  ==========
:12-01 12:54:28.229005:    :0xd:0xc:<0,0,->:Packet :
:12-01 12:54:28.229023:        :0xd:0xc:<0,0,->:00 40 00 00 00 00 00 24 00 00 00 00 00 00 00 00 
:12-01 12:54:28.229041:        :0xd:0xc:<0,0,->:33 33 ff 00 00 00 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:28.229060:        :0xd:0xc:<0,0,->:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.229077:        :0xd:0xc:<0,0,->:00 00 00 18 3a ff 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:28.229148:        :0xd:0xc:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:28.229234:        :0xd:0xc:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:28.229303:        :0xd:0xc:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:28.229434:        :0xd:0xc:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:28.229567:        :0xd:0xc:<0,0,->:Ingress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:28.230269:        :0xd:0xc:<0,0,->:Egress Parser State <Shim start state>
:12-01 12:54:28.230416:        :0xd:0xc:<0,0,->:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:28.230556:        :0xd:0xc:<0,0,->:Egress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:28.231184:        :0xd:0xc:<0,0,->:Ingress Headers:
:12-01 12:54:28.231257:        :0xd:0xc:<0,0,->:Header ethernet is valid
:12-01 12:54:28.231275:        :0xd:0xc:<0,0,->:Header fabric_header is valid
:12-01 12:54:28.231291:        :0xd:0xc:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:28.231308:        :0xd:0xc:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:28.231324:        :0xd:0xc:<0,0,->:Egress Headers:
:12-01 12:54:28.231381:        :0xd:0xc:<0,0,->:Header ethernet is valid
:12-01 12:54:28.231398:        :0xd:0xc:<0,0,->:Header fabric_header is valid
:12-01 12:54:28.231414:        :0xd:0xc:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:28.231429:        :0xd:0xc:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:28.231590:    :0xd:0xc:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:28.233587:    :0xd:0xc:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:28.233648:    :0xd:0xc:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:28.233668:    :0xd:0xc:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:28.233685:    :0xd:0xc:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.233701:        :0xd:0xc:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:28.233745:        :0xd:0xc:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:28.233806:        :0xd:0xc:<0,0,0>:Action Results:
:12-01 12:54:28.233824:        :0xd:0xc:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:28.233845:        :0xd:0xc:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:28.233867:        :0xd:0xc:<0,0,0>:	----- register: cntr -----
:12-01 12:54:28.234200:        :0xd:0xc:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:28.234226:        :0xd:0xc:<0,0,0>:	  Not supplied by program.
:12-01 12:54:28.234248:        :0xd:0xc:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:28.234269:        :0xd:0xc:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:28.234291:        :0xd:0xc:<0,0,0>:	--- SALU Update ---
:12-01 12:54:28.234312:        :0xd:0xc:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:28.234334:        :0xd:0xc:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:28.234356:        :0xd:0xc:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:28.234377:        :0xd:0xc:<0,0,0>:	    Update Lo 1 expression result: 0x0000000d
:12-01 12:54:28.234398:        :0xd:0xc:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:28.234419:        :0xd:0xc:<0,0,0>:	        Constant Input Value
:12-01 12:54:28.234441:        :0xd:0xc:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:28.234463:        :0xd:0xc:<0,0,0>:	--- SALU Output ---
:12-01 12:54:28.234492:        :0xd:0xc:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:28.234510:        :0xd:0xc:<0,0,0>:	---  SALU Register ---
:12-01 12:54:28.234528:        :0xd:0xc:<0,0,0>:	   Register Index: 0
:12-01 12:54:28.234546:        :0xd:0xc:<0,0,0>:	     Before stateful alu execution: 0x0000000c
:12-01 12:54:28.234568:        :0xd:0xc:<0,0,0>:	     After stateful alu execution: 0x0000000d
:12-01 12:54:28.234595:        :0xd:0xc:<0,0,0>:Next Table = port_tbl
:12-01 12:54:28.234680:    :0xd:0xc:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:28.234701:    :0xd:0xc:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:28.234717:    :0xd:0xc:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.234739:        :0xd:0xc:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:28.234792:    :0xd:0xc:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:28.234810:        :0xd:0xc:<0,0,0>:Key:
:12-01 12:54:28.234949:        :0xd:0xc:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:28.235000:        :0xd:0xc:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:28.235158:        :0xd:0xc:<0,0,0>:Action Results:
:12-01 12:54:28.235177:        :0xd:0xc:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.235198:        :0xd:0xc:<0,0,0>:	Destination:
:12-01 12:54:28.235220:        :0xd:0xc:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x1
:12-01 12:54:28.235243:        :0xd:0xc:<0,0,0>:	mask=0x1FF
:12-01 12:54:28.235264:        :0xd:0xc:<0,0,0>:	Source 1:
:12-01 12:54:28.235285:        :0xd:0xc:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x1
:12-01 12:54:28.235308:        :0xd:0xc:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:28.237293:    :0xd:0xc:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:28.240962:    :0xd:0xc:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:28.244612:    :0xd:0xc:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:28.248260:    :0xd:0xc:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:28.251905:    :0xd:0xc:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:28.255552:    :0xd:0xc:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:28.259214:    :0xd:0xc:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:28.262881:    :0xd:0xc:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:28.266546:    :0xd:0xc:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:28.270191:    :0xd:0xc:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:28.273853:    :0xd:0xc:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:28.280335:        :0xd:0xc:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:28.280424:        :0xd:0xc:<0,0,->:Header ethernet is valid
:12-01 12:54:28.280442:        :0xd:0xc:<0,0,->:Header fabric_header is valid
:12-01 12:54:28.280456:        :0xd:0xc:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:28.280471:        :0xd:0xc:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:28.286606:    :0xd:0xc:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:28.286637:        :0xd:0xc:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:28.286690:        :0xd:0xc:<0,0,->:Egress Deparser Headers:
:12-01 12:54:28.286756:        :0xd:0xc:<0,0,->:Header ethernet is valid
:12-01 12:54:28.286773:        :0xd:0xc:<0,0,->:Header fabric_header is valid
:12-01 12:54:28.286787:        :0xd:0xc:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:28.286805:        :0xd:0xc:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:28.292775:    :0xd:0xc:<0,0,0>:========== Tx Pkt to port 64 (120 bytes) ==========
:12-01 12:54:28.292805:    :0xd:0xc:<0,0,0>:Packet :
:12-01 12:54:28.292827:        :0xd:0xc:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 90 00 a0 00 
:12-01 12:54:28.292848:        :0xd:0xc:<0,0,0>:00 00 00 00 00 08 00 00 00 00 00 01 08 06 00 01 
:12-01 12:54:28.292867:        :0xd:0xc:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:28.292890:        :0xd:0xc:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:28.292976:    :0xe:-:<0,0,0>:========== Ingress Pkt from port 64 (94 bytes)  ==========
:12-01 12:54:28.292999:    :0xe:-:<0,0,0>:Packet :
:12-01 12:54:28.293016:        :0xe:-:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.293036:        :0xe:-:<0,0,0>:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:28.293055:        :0xe:-:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.293073:        :0xe:-:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:28.293109:    :0xe:0xd:<0,0,0>:========== Egress Pkt from TM to port 1 (tm 99, real 102 bytes) ==========
:12-01 12:54:28.293126:    :0xe:0xd:<0,0,0>:Packet :
:12-01 12:54:28.293145:        :0xe:0xd:<0,0,0>:00 01 00 00 33 33 ff 00 00 00 00 00 00 00 00 00 
:12-01 12:54:28.293163:        :0xe:0xd:<0,0,0>:90 00 a0 00 00 00 00 00 00 01 00 00 00 00 00 00 
:12-01 12:54:28.293182:        :0xe:0xd:<0,0,0>:86 dd 60 00 00 00 00 18 3a ff 00 00 00 00 00 00 
:12-01 12:54:28.293200:        :0xe:0xd:<0,0,0>:00 00 00 00 00 00 00 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:28.293226:    :0xe:0xd:<0,0,->:========== Packet to input parser: from port 64 (110 bytes)  ==========
:12-01 12:54:28.293244:    :0xe:0xd:<0,0,->:Packet :
:12-01 12:54:28.293263:        :0xe:0xd:<0,0,->:00 40 00 00 00 00 00 27 00 00 00 00 00 00 00 00 
:12-01 12:54:28.293281:        :0xe:0xd:<0,0,->:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.293299:        :0xe:0xd:<0,0,->:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:28.293317:        :0xe:0xd:<0,0,->:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.293387:        :0xe:0xd:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:28.293475:        :0xe:0xd:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:28.293544:        :0xe:0xd:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:28.293676:        :0xe:0xd:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:28.294165:        :0xe:0xd:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:28.294309:        :0xe:0xd:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:28.294454:        :0xe:0xd:<0,0,0>:Egress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:28.295090:        :0xe:0xd:<0,0,->:Ingress Headers:
:12-01 12:54:28.295158:        :0xe:0xd:<0,0,->:Header ethernet is valid
:12-01 12:54:28.295176:        :0xe:0xd:<0,0,->:Egress Headers:
:12-01 12:54:28.295232:        :0xe:0xd:<0,0,->:Header ethernet is valid
:12-01 12:54:28.295249:        :0xe:0xd:<0,0,->:Header fabric_header is valid
:12-01 12:54:28.295264:        :0xe:0xd:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:28.295280:        :0xe:0xd:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:28.295433:    :0xe:0xd:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:28.297429:    :0xe:0xd:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:28.297481:    :0xe:0xd:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:28.297500:    :0xe:0xd:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:28.297516:    :0xe:0xd:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.297532:        :0xe:0xd:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:28.297576:        :0xe:0xd:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:28.297637:        :0xe:0xd:<0,0,0>:Action Results:
:12-01 12:54:28.297655:        :0xe:0xd:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:28.297676:        :0xe:0xd:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:28.297697:        :0xe:0xd:<0,0,0>:	----- register: cntr -----
:12-01 12:54:28.298032:        :0xe:0xd:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:28.298057:        :0xe:0xd:<0,0,0>:	  Not supplied by program.
:12-01 12:54:28.298077:        :0xe:0xd:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:28.298096:        :0xe:0xd:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:28.298116:        :0xe:0xd:<0,0,0>:	--- SALU Update ---
:12-01 12:54:28.298134:        :0xe:0xd:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:28.298155:        :0xe:0xd:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:28.298176:        :0xe:0xd:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:28.298198:        :0xe:0xd:<0,0,0>:	    Update Lo 1 expression result: 0x0000000e
:12-01 12:54:28.298220:        :0xe:0xd:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:28.298240:        :0xe:0xd:<0,0,0>:	        Constant Input Value
:12-01 12:54:28.298260:        :0xe:0xd:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:28.298282:        :0xe:0xd:<0,0,0>:	--- SALU Output ---
:12-01 12:54:28.298303:        :0xe:0xd:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:28.298325:        :0xe:0xd:<0,0,0>:	---  SALU Register ---
:12-01 12:54:28.298346:        :0xe:0xd:<0,0,0>:	   Register Index: 0
:12-01 12:54:28.298369:        :0xe:0xd:<0,0,0>:	     Before stateful alu execution: 0x0000000d
:12-01 12:54:28.298390:        :0xe:0xd:<0,0,0>:	     After stateful alu execution: 0x0000000e
:12-01 12:54:28.298419:        :0xe:0xd:<0,0,0>:Next Table = port_tbl
:12-01 12:54:28.298510:    :0xe:0xd:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:28.298533:    :0xe:0xd:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:28.298550:    :0xe:0xd:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.298572:        :0xe:0xd:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:28.298624:    :0xe:0xd:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:28.298642:        :0xe:0xd:<0,0,0>:Key:
:12-01 12:54:28.298782:        :0xe:0xd:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:28.298833:        :0xe:0xd:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:28.298992:        :0xe:0xd:<0,0,0>:Action Results:
:12-01 12:54:28.299011:        :0xe:0xd:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.299032:        :0xe:0xd:<0,0,0>:	Destination:
:12-01 12:54:28.299053:        :0xe:0xd:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x0
:12-01 12:54:28.299084:        :0xe:0xd:<0,0,0>:	mask=0x1FF
:12-01 12:54:28.299106:        :0xe:0xd:<0,0,0>:	Source 1:
:12-01 12:54:28.299126:        :0xe:0xd:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x0
:12-01 12:54:28.299150:        :0xe:0xd:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:28.301133:    :0xe:0xd:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:28.304788:    :0xe:0xd:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:28.308429:    :0xe:0xd:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:28.312073:    :0xe:0xd:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:28.315709:    :0xe:0xd:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:28.319363:    :0xe:0xd:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:28.323213:    :0xe:0xd:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:28.326853:    :0xe:0xd:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:28.330504:    :0xe:0xd:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:28.334145:    :0xe:0xd:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:28.337796:    :0xe:0xd:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:28.344252:        :0xe:0xd:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:28.344333:        :0xe:0xd:<0,0,->:Header ethernet is valid
:12-01 12:54:28.349828:    :0xe:0xd:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:28.349860:        :0xe:0xd:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:28.349913:        :0xe:0xd:<0,0,->:Egress Deparser Headers:
:12-01 12:54:28.349979:        :0xe:0xd:<0,0,->:Header ethernet is valid
:12-01 12:54:28.349998:        :0xe:0xd:<0,0,->:Header fabric_header is valid
:12-01 12:54:28.350015:        :0xe:0xd:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:28.350028:        :0xe:0xd:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:28.355868:    :0xe:0xd:<0,0,0>:========== Tx Pkt to port 1 (98 bytes) ==========
:12-01 12:54:28.355898:    :0xe:0xd:<0,0,0>:Packet :
:12-01 12:54:28.355923:        :0xe:0xd:<0,0,0>:33 33 ff 00 00 00 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:28.355944:        :0xe:0xd:<0,0,0>:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.355963:        :0xe:0xd:<0,0,0>:00 00 00 18 3a ff 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:28.355985:        :0xe:0xd:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.356066:    :0xf:-:<0,0,0>:========== Ingress Pkt from port 64 (94 bytes)  ==========
:12-01 12:54:28.356087:    :0xf:-:<0,0,0>:Packet :
:12-01 12:54:28.356105:        :0xf:-:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.356126:        :0xf:-:<0,0,0>:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.356145:        :0xf:-:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.356163:        :0xf:-:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:28.356198:    :0xf:0xe:<0,0,0>:========== Egress Pkt from TM to port 0 (tm 95, real 98 bytes) ==========
:12-01 12:54:28.356216:    :0xf:0xe:<0,0,0>:Packet :
:12-01 12:54:28.356236:        :0xf:0xe:<0,0,0>:00 00 00 00 33 33 00 00 00 16 00 00 00 00 00 00 
:12-01 12:54:28.356255:        :0xf:0xe:<0,0,0>:86 dd 60 00 00 00 00 24 00 01 00 00 00 00 00 00 
:12-01 12:54:28.356274:        :0xf:0xe:<0,0,0>:00 00 00 00 00 00 00 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:28.356293:        :0xf:0xe:<0,0,0>:00 00 00 00 00 00 00 00 00 16 3a 00 05 02 00 00 
:12-01 12:54:28.356319:    :0xf:0xe:<0,0,->:========== Packet to input parser: from port 64 (110 bytes)  ==========
:12-01 12:54:28.356337:    :0xf:0xe:<0,0,->:Packet :
:12-01 12:54:28.356356:        :0xf:0xe:<0,0,->:00 40 00 00 00 00 00 2a 00 00 00 00 00 00 00 00 
:12-01 12:54:28.356374:        :0xf:0xe:<0,0,->:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.356393:        :0xf:0xe:<0,0,->:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.356411:        :0xf:0xe:<0,0,->:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.356494:        :0xf:0xe:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:28.356584:        :0xf:0xe:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:28.356654:        :0xf:0xe:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:28.356784:        :0xf:0xe:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:28.357270:        :0xf:0xe:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:28.357416:        :0xf:0xe:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:28.357821:        :0xf:0xe:<0,0,->:Ingress Headers:
:12-01 12:54:28.357886:        :0xf:0xe:<0,0,->:Header ethernet is valid
:12-01 12:54:28.357905:        :0xf:0xe:<0,0,->:Egress Headers:
:12-01 12:54:28.357955:        :0xf:0xe:<0,0,->:Header ethernet is valid
:12-01 12:54:28.358113:    :0xf:0xe:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:28.360125:    :0xf:0xe:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:28.360179:    :0xf:0xe:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:28.360197:    :0xf:0xe:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:28.360214:    :0xf:0xe:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.360231:        :0xf:0xe:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:28.360273:        :0xf:0xe:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:28.360335:        :0xf:0xe:<0,0,0>:Action Results:
:12-01 12:54:28.360352:        :0xf:0xe:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:28.360374:        :0xf:0xe:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:28.360397:        :0xf:0xe:<0,0,0>:	----- register: cntr -----
:12-01 12:54:28.360730:        :0xf:0xe:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:28.360756:        :0xf:0xe:<0,0,0>:	  Not supplied by program.
:12-01 12:54:28.360778:        :0xf:0xe:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:28.360800:        :0xf:0xe:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:28.360821:        :0xf:0xe:<0,0,0>:	--- SALU Update ---
:12-01 12:54:28.360842:        :0xf:0xe:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:28.360864:        :0xf:0xe:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:28.360886:        :0xf:0xe:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:28.360908:        :0xf:0xe:<0,0,0>:	    Update Lo 1 expression result: 0x0000000f
:12-01 12:54:28.360929:        :0xf:0xe:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:28.360951:        :0xf:0xe:<0,0,0>:	        Constant Input Value
:12-01 12:54:28.360973:        :0xf:0xe:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:28.360995:        :0xf:0xe:<0,0,0>:	--- SALU Output ---
:12-01 12:54:28.361016:        :0xf:0xe:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:28.361038:        :0xf:0xe:<0,0,0>:	---  SALU Register ---
:12-01 12:54:28.361060:        :0xf:0xe:<0,0,0>:	   Register Index: 0
:12-01 12:54:28.361082:        :0xf:0xe:<0,0,0>:	     Before stateful alu execution: 0x0000000e
:12-01 12:54:28.361102:        :0xf:0xe:<0,0,0>:	     After stateful alu execution: 0x0000000f
:12-01 12:54:28.361129:        :0xf:0xe:<0,0,0>:Next Table = port_tbl
:12-01 12:54:28.361217:    :0xf:0xe:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:28.361237:    :0xf:0xe:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:28.361253:    :0xf:0xe:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.361276:        :0xf:0xe:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:28.361328:    :0xf:0xe:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:28.361345:        :0xf:0xe:<0,0,0>:Key:
:12-01 12:54:28.361484:        :0xf:0xe:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:28.361536:        :0xf:0xe:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:28.361695:        :0xf:0xe:<0,0,0>:Action Results:
:12-01 12:54:28.361723:        :0xf:0xe:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.361746:        :0xf:0xe:<0,0,0>:	Destination:
:12-01 12:54:28.361767:        :0xf:0xe:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x0
:12-01 12:54:28.361789:        :0xf:0xe:<0,0,0>:	mask=0x1FF
:12-01 12:54:28.361810:        :0xf:0xe:<0,0,0>:	Source 1:
:12-01 12:54:28.361831:        :0xf:0xe:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x0
:12-01 12:54:28.361855:        :0xf:0xe:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:28.363848:    :0xf:0xe:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:28.367521:    :0xf:0xe:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:28.371167:    :0xf:0xe:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:28.374807:    :0xf:0xe:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:28.378433:    :0xf:0xe:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:28.382062:    :0xf:0xe:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:28.385685:    :0xf:0xe:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:28.389318:    :0xf:0xe:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:28.392966:    :0xf:0xe:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:28.396602:    :0xf:0xe:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:28.400248:    :0xf:0xe:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:28.406689:        :0xf:0xe:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:28.406769:        :0xf:0xe:<0,0,->:Header ethernet is valid
:12-01 12:54:28.412042:    :0xf:0xe:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:28.412074:        :0xf:0xe:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:28.412124:        :0xf:0xe:<0,0,->:Egress Deparser Headers:
:12-01 12:54:28.412185:        :0xf:0xe:<0,0,->:Header ethernet is valid
:12-01 12:54:28.417363:    :0xf:0xe:<0,0,0>:========== Tx Pkt to port 0 (94 bytes) ==========
:12-01 12:54:28.417392:    :0xf:0xe:<0,0,0>:Packet :
:12-01 12:54:28.417415:        :0xf:0xe:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.417435:        :0xf:0xe:<0,0,0>:00 00 00 24 00 01 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:28.417455:        :0xf:0xe:<0,0,0>:00 00 00 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.417477:        :0xf:0xe:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:28.417560:    :0x10:-:<0,0,0>:========== Ingress Pkt from port 64 (74 bytes)  ==========
:12-01 12:54:28.417581:    :0x10:-:<0,0,0>:Packet :
:12-01 12:54:28.417602:        :0x10:-:<0,0,0>:33 33 00 00 00 02 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.417622:        :0x10:-:<0,0,0>:00 00 00 10 3a ff fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.417640:        :0x10:-:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.417658:        :0x10:-:<0,0,0>:00 00 00 00 00 02 85 00 7b 2e 00 00 00 00 01 01 
:12-01 12:54:28.417693:    :0x10:0xf:<0,0,0>:========== Egress Pkt from TM to port 0 (tm 95, real 98 bytes) ==========
:12-01 12:54:28.417711:    :0x10:0xf:<0,0,0>:Packet :
:12-01 12:54:28.417730:        :0x10:0xf:<0,0,0>:00 00 00 00 33 33 00 00 00 16 00 00 00 00 00 00 
:12-01 12:54:28.417749:        :0x10:0xf:<0,0,0>:86 dd 60 00 00 00 00 24 00 01 fe 80 00 00 00 00 
:12-01 12:54:28.417769:        :0x10:0xf:<0,0,0>:00 00 02 00 00 ff fe 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:28.417788:        :0x10:0xf:<0,0,0>:00 00 00 00 00 00 00 00 00 16 3a 00 05 02 00 00 
:12-01 12:54:28.417814:    :0x10:0xf:<0,0,->:========== Packet to input parser: from port 64 (90 bytes)  ==========
:12-01 12:54:28.417831:    :0x10:0xf:<0,0,->:Packet :
:12-01 12:54:28.417849:        :0x10:0xf:<0,0,->:00 40 00 00 00 00 00 2d 00 00 00 00 00 00 00 00 
:12-01 12:54:28.417869:        :0x10:0xf:<0,0,->:33 33 00 00 00 02 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.417887:        :0x10:0xf:<0,0,->:00 00 00 10 3a ff fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.417906:        :0x10:0xf:<0,0,->:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.417975:        :0x10:0xf:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:28.418072:        :0x10:0xf:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:28.418143:        :0x10:0xf:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:28.418275:        :0x10:0xf:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:28.418772:        :0x10:0xf:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:28.418920:        :0x10:0xf:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:28.419325:        :0x10:0xf:<0,0,->:Ingress Headers:
:12-01 12:54:28.419391:        :0x10:0xf:<0,0,->:Header ethernet is valid
:12-01 12:54:28.419409:        :0x10:0xf:<0,0,->:Egress Headers:
:12-01 12:54:28.419459:        :0x10:0xf:<0,0,->:Header ethernet is valid
:12-01 12:54:28.419613:    :0x10:0xf:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:28.421603:    :0x10:0xf:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:28.421654:    :0x10:0xf:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:28.421672:    :0x10:0xf:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:28.421689:    :0x10:0xf:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.421705:        :0x10:0xf:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:28.421749:        :0x10:0xf:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:28.421811:        :0x10:0xf:<0,0,0>:Action Results:
:12-01 12:54:28.421827:        :0x10:0xf:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:28.421850:        :0x10:0xf:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:28.421871:        :0x10:0xf:<0,0,0>:	----- register: cntr -----
:12-01 12:54:28.422202:        :0x10:0xf:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:28.422226:        :0x10:0xf:<0,0,0>:	  Not supplied by program.
:12-01 12:54:28.422247:        :0x10:0xf:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:28.422267:        :0x10:0xf:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:28.422288:        :0x10:0xf:<0,0,0>:	--- SALU Update ---
:12-01 12:54:28.422310:        :0x10:0xf:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:28.422331:        :0x10:0xf:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:28.422353:        :0x10:0xf:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:28.422376:        :0x10:0xf:<0,0,0>:	    Update Lo 1 expression result: 0x00000010
:12-01 12:54:28.422396:        :0x10:0xf:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:28.422419:        :0x10:0xf:<0,0,0>:	        Constant Input Value
:12-01 12:54:28.422440:        :0x10:0xf:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:28.422461:        :0x10:0xf:<0,0,0>:	--- SALU Output ---
:12-01 12:54:28.422492:        :0x10:0xf:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:28.422513:        :0x10:0xf:<0,0,0>:	---  SALU Register ---
:12-01 12:54:28.422535:        :0x10:0xf:<0,0,0>:	   Register Index: 0
:12-01 12:54:28.422556:        :0x10:0xf:<0,0,0>:	     Before stateful alu execution: 0x0000000f
:12-01 12:54:28.422578:        :0x10:0xf:<0,0,0>:	     After stateful alu execution: 0x00000010
:12-01 12:54:28.422606:        :0x10:0xf:<0,0,0>:Next Table = port_tbl
:12-01 12:54:28.422692:    :0x10:0xf:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:28.422713:    :0x10:0xf:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:28.422730:    :0x10:0xf:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.422752:        :0x10:0xf:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:28.422805:    :0x10:0xf:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:28.422822:        :0x10:0xf:<0,0,0>:Key:
:12-01 12:54:28.422961:        :0x10:0xf:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:28.423013:        :0x10:0xf:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:28.423171:        :0x10:0xf:<0,0,0>:Action Results:
:12-01 12:54:28.423201:        :0x10:0xf:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.423223:        :0x10:0xf:<0,0,0>:	Destination:
:12-01 12:54:28.423244:        :0x10:0xf:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x0
:12-01 12:54:28.423266:        :0x10:0xf:<0,0,0>:	mask=0x1FF
:12-01 12:54:28.423288:        :0x10:0xf:<0,0,0>:	Source 1:
:12-01 12:54:28.423309:        :0x10:0xf:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x0
:12-01 12:54:28.423332:        :0x10:0xf:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:28.425320:    :0x10:0xf:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:28.428973:    :0x10:0xf:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:28.432614:    :0x10:0xf:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:28.436250:    :0x10:0xf:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:28.439884:    :0x10:0xf:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:28.443518:    :0x10:0xf:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:28.447145:    :0x10:0xf:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:28.450787:    :0x10:0xf:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:28.454420:    :0x10:0xf:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:28.458065:    :0x10:0xf:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:28.461726:    :0x10:0xf:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:28.468187:        :0x10:0xf:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:28.468269:        :0x10:0xf:<0,0,->:Header ethernet is valid
:12-01 12:54:28.473547:    :0x10:0xf:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:28.473578:        :0x10:0xf:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:28.473630:        :0x10:0xf:<0,0,->:Egress Deparser Headers:
:12-01 12:54:28.473691:        :0x10:0xf:<0,0,->:Header ethernet is valid
:12-01 12:54:28.478868:    :0x10:0xf:<0,0,0>:========== Tx Pkt to port 0 (94 bytes) ==========
:12-01 12:54:28.478897:    :0x10:0xf:<0,0,0>:Packet :
:12-01 12:54:28.478918:        :0x10:0xf:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.478939:        :0x10:0xf:<0,0,0>:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.478957:        :0x10:0xf:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.478975:        :0x10:0xf:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:28.479068:    :-:0x10:<0,0,0>:========== Egress Pkt from TM to port 0 (tm 75, real 78 bytes) ==========
:12-01 12:54:28.479090:    :-:0x10:<0,0,0>:Packet :
:12-01 12:54:28.479108:        :-:0x10:<0,0,0>:00 00 00 00 33 33 00 00 00 02 00 00 00 00 00 00 
:12-01 12:54:28.479131:        :-:0x10:<0,0,0>:86 dd 60 00 00 00 00 10 3a ff fe 80 00 00 00 00 
:12-01 12:54:28.479150:        :-:0x10:<0,0,0>:00 00 02 00 00 ff fe 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:28.479167:        :-:0x10:<0,0,0>:00 00 00 00 00 00 00 00 00 02 85 00 7b 2e 00 00 
:12-01 12:54:28.479242:        :-:0x10:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:28.479393:        :-:0x10:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:28.479802:        :-:0x10:<0,0,->:Egress Headers:
:12-01 12:54:28.479866:        :-:0x10:<0,0,->:Header ethernet is valid
:12-01 12:54:28.479976:    :-:0x10:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:28.483240:    :-:0x10:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:28.486880:    :-:0x10:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:28.490511:    :-:0x10:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:28.494136:    :-:0x10:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:28.497771:    :-:0x10:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:28.501397:    :-:0x10:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:28.505010:    :-:0x10:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:28.508643:    :-:0x10:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:28.512286:    :-:0x10:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:28.515935:    :-:0x10:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:28.519576:    :-:0x10:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:28.525942:        :-:0x10:<0,0,->:Egress Deparser Headers:
:12-01 12:54:28.526018:        :-:0x10:<0,0,->:Header ethernet is valid
:12-01 12:54:28.530854:    :-:0x10:<0,0,0>:========== Tx Pkt to port 0 (74 bytes) ==========
:12-01 12:54:28.530883:    :-:0x10:<0,0,0>:Packet :
:12-01 12:54:28.530907:        :-:0x10:<0,0,0>:33 33 00 00 00 02 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.530927:        :-:0x10:<0,0,0>:00 00 00 10 3a ff fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.530946:        :-:0x10:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.530963:        :-:0x10:<0,0,0>:00 00 00 00 00 02 85 00 7b 2e 00 00 00 00 01 01 
:12-01 12:54:28.531362:    :-:-:<0,0,0>:Waiting for packets to process
:12-01 12:54:28.738681:    :-:-:<0,0,0>:Begin packet processing
:12-01 12:54:28.738772:    :0x11:-:<0,0,0>:========== Ingress Pkt from port 64 (94 bytes)  ==========
:12-01 12:54:28.738792:    :0x11:-:<0,0,0>:Packet :
:12-01 12:54:28.738809:        :0x11:-:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.738828:        :0x11:-:<0,0,0>:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.738845:        :0x11:-:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.738863:        :0x11:-:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:28.738896:    :0x11:-:<0,0,->:========== Packet to input parser: from port 64 (110 bytes)  ==========
:12-01 12:54:28.738914:    :0x11:-:<0,0,->:Packet :
:12-01 12:54:28.738937:        :0x11:-:<0,0,->:00 40 00 00 00 00 00 31 00 00 00 00 00 00 00 00 
:12-01 12:54:28.738956:        :0x11:-:<0,0,->:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.738974:        :0x11:-:<0,0,->:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.738992:        :0x11:-:<0,0,->:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.739071:        :0x11:-:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:28.739162:        :0x11:-:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:28.739232:        :0x11:-:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:28.739363:        :0x11:-:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:28.739810:        :0x11:-:<0,0,->:Ingress Headers:
:12-01 12:54:28.739877:        :0x11:-:<0,0,->:Header ethernet is valid
:12-01 12:54:28.739990:    :0x11:-:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:28.742007:    :0x11:-:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:28.742060:    :0x11:-:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:28.742078:    :0x11:-:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:28.742093:    :0x11:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.742109:        :0x11:-:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:28.742150:        :0x11:-:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:28.742213:        :0x11:-:<0,0,0>:Action Results:
:12-01 12:54:28.742230:        :0x11:-:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:28.742251:        :0x11:-:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:28.742269:        :0x11:-:<0,0,0>:	----- register: cntr -----
:12-01 12:54:28.742610:        :0x11:-:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:28.742638:        :0x11:-:<0,0,0>:	  Not supplied by program.
:12-01 12:54:28.742658:        :0x11:-:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:28.742678:        :0x11:-:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:28.742699:        :0x11:-:<0,0,0>:	--- SALU Update ---
:12-01 12:54:28.742721:        :0x11:-:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:28.742742:        :0x11:-:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:28.742763:        :0x11:-:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:28.742793:        :0x11:-:<0,0,0>:	    Update Lo 1 expression result: 0x00000011
:12-01 12:54:28.742816:        :0x11:-:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:28.742838:        :0x11:-:<0,0,0>:	        Constant Input Value
:12-01 12:54:28.742859:        :0x11:-:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:28.742882:        :0x11:-:<0,0,0>:	--- SALU Output ---
:12-01 12:54:28.742903:        :0x11:-:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:28.742926:        :0x11:-:<0,0,0>:	---  SALU Register ---
:12-01 12:54:28.742947:        :0x11:-:<0,0,0>:	   Register Index: 0
:12-01 12:54:28.742966:        :0x11:-:<0,0,0>:	     Before stateful alu execution: 0x00000010
:12-01 12:54:28.742987:        :0x11:-:<0,0,0>:	     After stateful alu execution: 0x00000011
:12-01 12:54:28.743016:        :0x11:-:<0,0,0>:Next Table = port_tbl
:12-01 12:54:28.743102:    :0x11:-:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:28.743122:    :0x11:-:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:28.743138:    :0x11:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.743161:        :0x11:-:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:28.743212:    :0x11:-:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:28.743229:        :0x11:-:<0,0,0>:Key:
:12-01 12:54:28.743368:        :0x11:-:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:28.743419:        :0x11:-:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:28.743577:        :0x11:-:<0,0,0>:Action Results:
:12-01 12:54:28.743596:        :0x11:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.743617:        :0x11:-:<0,0,0>:	Destination:
:12-01 12:54:28.743639:        :0x11:-:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x0
:12-01 12:54:28.743661:        :0x11:-:<0,0,0>:	mask=0x1FF
:12-01 12:54:28.743682:        :0x11:-:<0,0,0>:	Source 1:
:12-01 12:54:28.743704:        :0x11:-:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x0
:12-01 12:54:28.743728:        :0x11:-:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:28.745716:    :0x11:-:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:28.749376:    :0x11:-:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:28.753032:    :0x11:-:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:28.756688:    :0x11:-:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:28.760341:    :0x11:-:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:28.764000:    :0x11:-:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:28.767653:    :0x11:-:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:28.771303:    :0x11:-:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:28.774953:    :0x11:-:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:28.778623:    :0x11:-:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:28.782278:    :0x11:-:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:28.788756:        :0x11:-:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:28.788837:        :0x11:-:<0,0,->:Header ethernet is valid
:12-01 12:54:28.793912:    :0x11:-:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:28.793942:        :0x11:-:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:28.794011:    :0x12:-:<0,0,0>:========== Ingress Pkt from port 64 (74 bytes)  ==========
:12-01 12:54:28.794032:    :0x12:-:<0,0,0>:Packet :
:12-01 12:54:28.794049:        :0x12:-:<0,0,0>:33 33 00 00 00 02 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.794068:        :0x12:-:<0,0,0>:00 00 00 10 3a ff fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.794086:        :0x12:-:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.794104:        :0x12:-:<0,0,0>:00 00 00 00 00 02 85 00 7b 2e 00 00 00 00 01 01 
:12-01 12:54:28.794141:    :0x12:0x11:<0,0,0>:========== Egress Pkt from TM to port 0 (tm 95, real 98 bytes) ==========
:12-01 12:54:28.794159:    :0x12:0x11:<0,0,0>:Packet :
:12-01 12:54:28.794189:        :0x12:0x11:<0,0,0>:00 00 00 00 33 33 00 00 00 16 00 00 00 00 00 00 
:12-01 12:54:28.794209:        :0x12:0x11:<0,0,0>:86 dd 60 00 00 00 00 24 00 01 fe 80 00 00 00 00 
:12-01 12:54:28.794229:        :0x12:0x11:<0,0,0>:00 00 02 00 00 ff fe 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:28.794247:        :0x12:0x11:<0,0,0>:00 00 00 00 00 00 00 00 00 16 3a 00 05 02 00 00 
:12-01 12:54:28.794274:    :0x12:0x11:<0,0,->:========== Packet to input parser: from port 64 (90 bytes)  ==========
:12-01 12:54:28.794292:    :0x12:0x11:<0,0,->:Packet :
:12-01 12:54:28.794310:        :0x12:0x11:<0,0,->:00 40 00 00 00 00 00 33 00 00 00 00 00 00 00 00 
:12-01 12:54:28.794329:        :0x12:0x11:<0,0,->:33 33 00 00 00 02 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.794347:        :0x12:0x11:<0,0,->:00 00 00 10 3a ff fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.794368:        :0x12:0x11:<0,0,->:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.794439:        :0x12:0x11:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:28.794533:        :0x12:0x11:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:28.794604:        :0x12:0x11:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:28.794737:        :0x12:0x11:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:28.795221:        :0x12:0x11:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:28.795368:        :0x12:0x11:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:28.795775:        :0x12:0x11:<0,0,->:Ingress Headers:
:12-01 12:54:28.795841:        :0x12:0x11:<0,0,->:Header ethernet is valid
:12-01 12:54:28.795860:        :0x12:0x11:<0,0,->:Egress Headers:
:12-01 12:54:28.795912:        :0x12:0x11:<0,0,->:Header ethernet is valid
:12-01 12:54:28.796064:    :0x12:0x11:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:28.798047:    :0x12:0x11:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:28.798099:    :0x12:0x11:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:28.798118:    :0x12:0x11:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:28.798134:    :0x12:0x11:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.798151:        :0x12:0x11:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:28.798193:        :0x12:0x11:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:28.798255:        :0x12:0x11:<0,0,0>:Action Results:
:12-01 12:54:28.798272:        :0x12:0x11:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:28.798293:        :0x12:0x11:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:28.798315:        :0x12:0x11:<0,0,0>:	----- register: cntr -----
:12-01 12:54:28.798656:        :0x12:0x11:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:28.798685:        :0x12:0x11:<0,0,0>:	  Not supplied by program.
:12-01 12:54:28.798706:        :0x12:0x11:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:28.798728:        :0x12:0x11:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:28.798750:        :0x12:0x11:<0,0,0>:	--- SALU Update ---
:12-01 12:54:28.798771:        :0x12:0x11:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:28.798788:        :0x12:0x11:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:28.798810:        :0x12:0x11:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:28.798832:        :0x12:0x11:<0,0,0>:	    Update Lo 1 expression result: 0x00000012
:12-01 12:54:28.798854:        :0x12:0x11:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:28.798876:        :0x12:0x11:<0,0,0>:	        Constant Input Value
:12-01 12:54:28.798898:        :0x12:0x11:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:28.798919:        :0x12:0x11:<0,0,0>:	--- SALU Output ---
:12-01 12:54:28.798940:        :0x12:0x11:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:28.798963:        :0x12:0x11:<0,0,0>:	---  SALU Register ---
:12-01 12:54:28.798984:        :0x12:0x11:<0,0,0>:	   Register Index: 0
:12-01 12:54:28.799014:        :0x12:0x11:<0,0,0>:	     Before stateful alu execution: 0x00000011
:12-01 12:54:28.799036:        :0x12:0x11:<0,0,0>:	     After stateful alu execution: 0x00000012
:12-01 12:54:28.799063:        :0x12:0x11:<0,0,0>:Next Table = port_tbl
:12-01 12:54:28.799150:    :0x12:0x11:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:28.799171:    :0x12:0x11:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:28.799187:    :0x12:0x11:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.799209:        :0x12:0x11:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:28.799260:    :0x12:0x11:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:28.799278:        :0x12:0x11:<0,0,0>:Key:
:12-01 12:54:28.799416:        :0x12:0x11:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:28.799468:        :0x12:0x11:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:28.799627:        :0x12:0x11:<0,0,0>:Action Results:
:12-01 12:54:28.799645:        :0x12:0x11:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.799666:        :0x12:0x11:<0,0,0>:	Destination:
:12-01 12:54:28.799688:        :0x12:0x11:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x0
:12-01 12:54:28.799709:        :0x12:0x11:<0,0,0>:	mask=0x1FF
:12-01 12:54:28.799731:        :0x12:0x11:<0,0,0>:	Source 1:
:12-01 12:54:28.799753:        :0x12:0x11:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x0
:12-01 12:54:28.799777:        :0x12:0x11:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:28.801760:    :0x12:0x11:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:28.805410:    :0x12:0x11:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:28.809052:    :0x12:0x11:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:28.812681:    :0x12:0x11:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:28.816316:    :0x12:0x11:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:28.819951:    :0x12:0x11:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:28.823569:    :0x12:0x11:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:28.827203:    :0x12:0x11:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:28.830847:    :0x12:0x11:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:28.834490:    :0x12:0x11:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:28.838120:    :0x12:0x11:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:28.844551:        :0x12:0x11:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:28.844634:        :0x12:0x11:<0,0,->:Header ethernet is valid
:12-01 12:54:28.849935:    :0x12:0x11:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:28.849966:        :0x12:0x11:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:28.850017:        :0x12:0x11:<0,0,->:Egress Deparser Headers:
:12-01 12:54:28.850076:        :0x12:0x11:<0,0,->:Header ethernet is valid
:12-01 12:54:28.855256:    :0x12:0x11:<0,0,0>:========== Tx Pkt to port 0 (94 bytes) ==========
:12-01 12:54:28.855285:    :0x12:0x11:<0,0,0>:Packet :
:12-01 12:54:28.855307:        :0x12:0x11:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.855328:        :0x12:0x11:<0,0,0>:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.855347:        :0x12:0x11:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.855364:        :0x12:0x11:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:28.855458:    :-:0x12:<0,0,0>:========== Egress Pkt from TM to port 0 (tm 75, real 78 bytes) ==========
:12-01 12:54:28.855481:    :-:0x12:<0,0,0>:Packet :
:12-01 12:54:28.855506:        :-:0x12:<0,0,0>:00 00 00 00 33 33 00 00 00 02 00 00 00 00 00 00 
:12-01 12:54:28.855525:        :-:0x12:<0,0,0>:86 dd 60 00 00 00 00 10 3a ff fe 80 00 00 00 00 
:12-01 12:54:28.855544:        :-:0x12:<0,0,0>:00 00 02 00 00 ff fe 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:28.855563:        :-:0x12:<0,0,0>:00 00 00 00 00 00 00 00 00 02 85 00 7b 2e 00 00 
:12-01 12:54:28.855637:        :-:0x12:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:28.855797:        :-:0x12:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:28.856208:        :-:0x12:<0,0,->:Egress Headers:
:12-01 12:54:28.856271:        :-:0x12:<0,0,->:Header ethernet is valid
:12-01 12:54:28.856385:    :-:0x12:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:28.859656:    :-:0x12:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:28.863293:    :-:0x12:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:28.866939:    :-:0x12:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:28.870567:    :-:0x12:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:28.874191:    :-:0x12:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:28.877818:    :-:0x12:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:28.881429:    :-:0x12:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:28.885050:    :-:0x12:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:28.888688:    :-:0x12:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:28.892323:    :-:0x12:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:28.895966:    :-:0x12:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:28.902341:        :-:0x12:<0,0,->:Egress Deparser Headers:
:12-01 12:54:28.902418:        :-:0x12:<0,0,->:Header ethernet is valid
:12-01 12:54:28.907325:    :-:0x12:<0,0,0>:========== Tx Pkt to port 0 (74 bytes) ==========
:12-01 12:54:28.907354:    :-:0x12:<0,0,0>:Packet :
:12-01 12:54:28.907375:        :-:0x12:<0,0,0>:33 33 00 00 00 02 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.907394:        :-:0x12:<0,0,0>:00 00 00 10 3a ff fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.907413:        :-:0x12:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.907432:        :-:0x12:<0,0,0>:00 00 00 00 00 02 85 00 7b 2e 00 00 00 00 01 01 
:12-01 12:54:28.907807:    :0x13:-:<0,0,0>:========== Ingress Pkt from port 64 (94 bytes)  ==========
:12-01 12:54:28.907831:    :0x13:-:<0,0,0>:Packet :
:12-01 12:54:28.907848:        :0x13:-:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.907867:        :0x13:-:<0,0,0>:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.907886:        :0x13:-:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.907906:        :0x13:-:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:28.907936:    :0x13:-:<0,0,->:========== Packet to input parser: from port 64 (110 bytes)  ==========
:12-01 12:54:28.907954:    :0x13:-:<0,0,->:Packet :
:12-01 12:54:28.907973:        :0x13:-:<0,0,->:00 40 00 00 00 00 00 37 00 00 00 00 00 00 00 00 
:12-01 12:54:28.907991:        :0x13:-:<0,0,->:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.908011:        :0x13:-:<0,0,->:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.908029:        :0x13:-:<0,0,->:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.908103:        :0x13:-:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:28.908188:        :0x13:-:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:28.908258:        :0x13:-:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:28.908389:        :0x13:-:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:28.908827:        :0x13:-:<0,0,->:Ingress Headers:
:12-01 12:54:28.908893:        :0x13:-:<0,0,->:Header ethernet is valid
:12-01 12:54:28.909006:    :0x13:-:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:28.911010:    :0x13:-:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:28.911062:    :0x13:-:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:28.911081:    :0x13:-:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:28.911097:    :0x13:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.911113:        :0x13:-:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:28.911156:        :0x13:-:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:28.911233:        :0x13:-:<0,0,0>:Action Results:
:12-01 12:54:28.911252:        :0x13:-:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:28.911274:        :0x13:-:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:28.911296:        :0x13:-:<0,0,0>:	----- register: cntr -----
:12-01 12:54:28.911628:        :0x13:-:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:28.911653:        :0x13:-:<0,0,0>:	  Not supplied by program.
:12-01 12:54:28.911675:        :0x13:-:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:28.911697:        :0x13:-:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:28.911718:        :0x13:-:<0,0,0>:	--- SALU Update ---
:12-01 12:54:28.911741:        :0x13:-:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:28.911760:        :0x13:-:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:28.911782:        :0x13:-:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:28.911804:        :0x13:-:<0,0,0>:	    Update Lo 1 expression result: 0x00000013
:12-01 12:54:28.911824:        :0x13:-:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:28.911847:        :0x13:-:<0,0,0>:	        Constant Input Value
:12-01 12:54:28.911869:        :0x13:-:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:28.911891:        :0x13:-:<0,0,0>:	--- SALU Output ---
:12-01 12:54:28.911913:        :0x13:-:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:28.911934:        :0x13:-:<0,0,0>:	---  SALU Register ---
:12-01 12:54:28.911955:        :0x13:-:<0,0,0>:	   Register Index: 0
:12-01 12:54:28.911978:        :0x13:-:<0,0,0>:	     Before stateful alu execution: 0x00000012
:12-01 12:54:28.912000:        :0x13:-:<0,0,0>:	     After stateful alu execution: 0x00000013
:12-01 12:54:28.912027:        :0x13:-:<0,0,0>:Next Table = port_tbl
:12-01 12:54:28.912113:    :0x13:-:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:28.912134:    :0x13:-:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:28.912150:    :0x13:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.912172:        :0x13:-:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:28.912223:    :0x13:-:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:28.912242:        :0x13:-:<0,0,0>:Key:
:12-01 12:54:28.912381:        :0x13:-:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:28.912432:        :0x13:-:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:28.912589:        :0x13:-:<0,0,0>:Action Results:
:12-01 12:54:28.912608:        :0x13:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.912629:        :0x13:-:<0,0,0>:	Destination:
:12-01 12:54:28.912648:        :0x13:-:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x0
:12-01 12:54:28.912668:        :0x13:-:<0,0,0>:	mask=0x1FF
:12-01 12:54:28.912688:        :0x13:-:<0,0,0>:	Source 1:
:12-01 12:54:28.912709:        :0x13:-:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x0
:12-01 12:54:28.912732:        :0x13:-:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:28.914726:    :0x13:-:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:28.918370:    :0x13:-:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:28.922012:    :0x13:-:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:28.925655:    :0x13:-:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:28.929290:    :0x13:-:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:28.932931:    :0x13:-:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:28.936565:    :0x13:-:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:28.940202:    :0x13:-:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:28.943850:    :0x13:-:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:28.947497:    :0x13:-:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:28.951152:    :0x13:-:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:28.957586:        :0x13:-:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:28.957667:        :0x13:-:<0,0,->:Header ethernet is valid
:12-01 12:54:28.962739:    :0x13:-:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:28.962770:        :0x13:-:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:28.962836:    :0x14:-:<0,0,0>:========== Ingress Pkt from port 64 (94 bytes)  ==========
:12-01 12:54:28.962856:    :0x14:-:<0,0,0>:Packet :
:12-01 12:54:28.962878:        :0x14:-:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.962896:        :0x14:-:<0,0,0>:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.962915:        :0x14:-:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.962934:        :0x14:-:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:28.962970:    :0x14:0x13:<0,0,0>:========== Egress Pkt from TM to port 0 (tm 95, real 98 bytes) ==========
:12-01 12:54:28.962988:    :0x14:0x13:<0,0,0>:Packet :
:12-01 12:54:28.963005:        :0x14:0x13:<0,0,0>:00 00 00 00 33 33 00 00 00 16 00 00 00 00 00 00 
:12-01 12:54:28.963024:        :0x14:0x13:<0,0,0>:86 dd 60 00 00 00 00 24 00 01 fe 80 00 00 00 00 
:12-01 12:54:28.963043:        :0x14:0x13:<0,0,0>:00 00 02 00 00 ff fe 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:28.963061:        :0x14:0x13:<0,0,0>:00 00 00 00 00 00 00 00 00 16 3a 00 05 02 00 00 
:12-01 12:54:28.963087:    :0x14:0x13:<0,0,->:========== Packet to input parser: from port 64 (110 bytes)  ==========
:12-01 12:54:28.963104:    :0x14:0x13:<0,0,->:Packet :
:12-01 12:54:28.963122:        :0x14:0x13:<0,0,->:00 40 00 00 00 00 00 39 00 00 00 00 00 00 00 00 
:12-01 12:54:28.963140:        :0x14:0x13:<0,0,->:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:28.963159:        :0x14:0x13:<0,0,->:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:28.963177:        :0x14:0x13:<0,0,->:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:28.963248:        :0x14:0x13:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:28.963335:        :0x14:0x13:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:28.963404:        :0x14:0x13:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:28.963535:        :0x14:0x13:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:28.964022:        :0x14:0x13:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:28.964167:        :0x14:0x13:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:28.964572:        :0x14:0x13:<0,0,->:Ingress Headers:
:12-01 12:54:28.964638:        :0x14:0x13:<0,0,->:Header ethernet is valid
:12-01 12:54:28.964657:        :0x14:0x13:<0,0,->:Egress Headers:
:12-01 12:54:28.964708:        :0x14:0x13:<0,0,->:Header ethernet is valid
:12-01 12:54:28.964862:    :0x14:0x13:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:28.966868:    :0x14:0x13:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:28.966921:    :0x14:0x13:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:28.966940:    :0x14:0x13:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:28.966956:    :0x14:0x13:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.966972:        :0x14:0x13:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:28.967015:        :0x14:0x13:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:28.967077:        :0x14:0x13:<0,0,0>:Action Results:
:12-01 12:54:28.967095:        :0x14:0x13:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:28.967117:        :0x14:0x13:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:28.967139:        :0x14:0x13:<0,0,0>:	----- register: cntr -----
:12-01 12:54:28.967473:        :0x14:0x13:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:28.967499:        :0x14:0x13:<0,0,0>:	  Not supplied by program.
:12-01 12:54:28.967520:        :0x14:0x13:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:28.967543:        :0x14:0x13:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:28.967563:        :0x14:0x13:<0,0,0>:	--- SALU Update ---
:12-01 12:54:28.967592:        :0x14:0x13:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:28.967614:        :0x14:0x13:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:28.967635:        :0x14:0x13:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:28.967655:        :0x14:0x13:<0,0,0>:	    Update Lo 1 expression result: 0x00000014
:12-01 12:54:28.967676:        :0x14:0x13:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:28.967698:        :0x14:0x13:<0,0,0>:	        Constant Input Value
:12-01 12:54:28.967719:        :0x14:0x13:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:28.967740:        :0x14:0x13:<0,0,0>:	--- SALU Output ---
:12-01 12:54:28.967762:        :0x14:0x13:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:28.967784:        :0x14:0x13:<0,0,0>:	---  SALU Register ---
:12-01 12:54:28.967805:        :0x14:0x13:<0,0,0>:	   Register Index: 0
:12-01 12:54:28.967827:        :0x14:0x13:<0,0,0>:	     Before stateful alu execution: 0x00000013
:12-01 12:54:28.967849:        :0x14:0x13:<0,0,0>:	     After stateful alu execution: 0x00000014
:12-01 12:54:28.967876:        :0x14:0x13:<0,0,0>:Next Table = port_tbl
:12-01 12:54:28.967961:    :0x14:0x13:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:28.967981:    :0x14:0x13:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:28.967998:    :0x14:0x13:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:28.968020:        :0x14:0x13:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:28.968071:    :0x14:0x13:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:28.968089:        :0x14:0x13:<0,0,0>:Key:
:12-01 12:54:28.968228:        :0x14:0x13:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:28.968278:        :0x14:0x13:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:28.968437:        :0x14:0x13:<0,0,0>:Action Results:
:12-01 12:54:28.968456:        :0x14:0x13:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:28.968477:        :0x14:0x13:<0,0,0>:	Destination:
:12-01 12:54:28.968499:        :0x14:0x13:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x0
:12-01 12:54:28.968521:        :0x14:0x13:<0,0,0>:	mask=0x1FF
:12-01 12:54:28.968542:        :0x14:0x13:<0,0,0>:	Source 1:
:12-01 12:54:28.968563:        :0x14:0x13:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x0
:12-01 12:54:28.968587:        :0x14:0x13:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:28.970581:    :0x14:0x13:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:28.974229:    :0x14:0x13:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:28.977880:    :0x14:0x13:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:28.981524:    :0x14:0x13:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:28.985167:    :0x14:0x13:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:28.988797:    :0x14:0x13:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:28.992425:    :0x14:0x13:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:28.996066:    :0x14:0x13:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:28.999707:    :0x14:0x13:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:29.003358:    :0x14:0x13:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:29.007002:    :0x14:0x13:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:29.013448:        :0x14:0x13:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:29.013529:        :0x14:0x13:<0,0,->:Header ethernet is valid
:12-01 12:54:29.018805:    :0x14:0x13:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:29.018836:        :0x14:0x13:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:29.018888:        :0x14:0x13:<0,0,->:Egress Deparser Headers:
:12-01 12:54:29.018949:        :0x14:0x13:<0,0,->:Header ethernet is valid
:12-01 12:54:29.024117:    :0x14:0x13:<0,0,0>:========== Tx Pkt to port 0 (94 bytes) ==========
:12-01 12:54:29.024147:    :0x14:0x13:<0,0,0>:Packet :
:12-01 12:54:29.024168:        :0x14:0x13:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:29.024197:        :0x14:0x13:<0,0,0>:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:29.024217:        :0x14:0x13:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:29.024236:        :0x14:0x13:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:29.024328:    :-:0x14:<0,0,0>:========== Egress Pkt from TM to port 0 (tm 95, real 98 bytes) ==========
:12-01 12:54:29.024350:    :-:0x14:<0,0,0>:Packet :
:12-01 12:54:29.024370:        :-:0x14:<0,0,0>:00 00 00 00 33 33 00 00 00 16 00 00 00 00 00 00 
:12-01 12:54:29.024390:        :-:0x14:<0,0,0>:86 dd 60 00 00 00 00 24 00 01 fe 80 00 00 00 00 
:12-01 12:54:29.024409:        :-:0x14:<0,0,0>:00 00 02 00 00 ff fe 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:29.024428:        :-:0x14:<0,0,0>:00 00 00 00 00 00 00 00 00 16 3a 00 05 02 00 00 
:12-01 12:54:29.024502:        :-:0x14:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:29.024654:        :-:0x14:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:29.025064:        :-:0x14:<0,0,->:Egress Headers:
:12-01 12:54:29.025127:        :-:0x14:<0,0,->:Header ethernet is valid
:12-01 12:54:29.025241:    :-:0x14:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:29.028510:    :-:0x14:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:29.032152:    :-:0x14:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:29.035789:    :-:0x14:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:29.039416:    :-:0x14:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:29.043039:    :-:0x14:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:29.046666:    :-:0x14:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:29.050272:    :-:0x14:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:29.053895:    :-:0x14:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:29.057527:    :-:0x14:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:29.061176:    :-:0x14:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:29.064811:    :-:0x14:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:29.071201:        :-:0x14:<0,0,->:Egress Deparser Headers:
:12-01 12:54:29.071278:        :-:0x14:<0,0,->:Header ethernet is valid
:12-01 12:54:29.076171:    :-:0x14:<0,0,0>:========== Tx Pkt to port 0 (94 bytes) ==========
:12-01 12:54:29.076201:    :-:0x14:<0,0,0>:Packet :
:12-01 12:54:29.076221:        :-:0x14:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:29.076242:        :-:0x14:<0,0,0>:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:29.076260:        :-:0x14:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:29.076277:        :-:0x14:<0,0,0>:00 00 00 00 00 16 3a 00 05 02 00 00 01 00 8f 00 
:12-01 12:54:29.076675:    :-:-:<0,0,0>:Waiting for packets to process
:12-01 12:54:29.119746:    :-:-:<0,0,0>:Begin packet processing
:12-01 12:54:29.119838:    :0x15:-:<0,0,0>:========== Ingress Pkt from port 5 (104 bytes)  ==========
:12-01 12:54:29.119857:    :0x15:-:<0,0,0>:Packet :
:12-01 12:54:29.119875:        :0x15:-:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 08 06 00 01 
:12-01 12:54:29.119894:        :0x15:-:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:29.119913:        :0x15:-:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:29.119932:        :0x15:-:<0,0,0>:00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:29.119965:    :0x15:-:<0,0,->:========== Packet to input parser: from port 5 (120 bytes)  ==========
:12-01 12:54:29.119984:    :0x15:-:<0,0,->:Packet :
:12-01 12:54:29.120003:        :0x15:-:<0,0,->:00 05 00 00 00 00 00 3d 00 00 00 00 00 00 00 00 
:12-01 12:54:29.120021:        :0x15:-:<0,0,->:ff ff ff ff ff ff 00 06 07 08 09 0a 08 06 00 01 
:12-01 12:54:29.120040:        :0x15:-:<0,0,->:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:29.120058:        :0x15:-:<0,0,->:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:29.120142:        :0x15:-:<0,0,1>:Ingress Parser State <Shim start state>
:12-01 12:54:29.120240:        :0x15:-:<0,0,1>:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:29.120310:        :0x15:-:<0,0,1>:Ingress Parser State <Phase 0>
:12-01 12:54:29.120441:        :0x15:-:<0,0,1>:Ingress Parser State start_parse_ethernet
:12-01 12:54:29.120886:        :0x15:-:<0,0,->:Ingress Headers:
:12-01 12:54:29.120952:        :0x15:-:<0,0,->:Header ethernet is valid
:12-01 12:54:29.121065:    :0x15:-:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:29.123442:    :0x15:-:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:29.123496:    :0x15:-:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:29.123514:    :0x15:-:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:29.123529:    :0x15:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:29.123544:        :0x15:-:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:29.123585:        :0x15:-:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:29.123648:        :0x15:-:<0,0,0>:Action Results:
:12-01 12:54:29.123665:        :0x15:-:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:29.123687:        :0x15:-:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:29.123706:        :0x15:-:<0,0,0>:	----- register: cntr -----
:12-01 12:54:29.124039:        :0x15:-:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:29.124064:        :0x15:-:<0,0,0>:	  Not supplied by program.
:12-01 12:54:29.124086:        :0x15:-:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:29.124106:        :0x15:-:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:29.124126:        :0x15:-:<0,0,0>:	--- SALU Update ---
:12-01 12:54:29.124146:        :0x15:-:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:29.124165:        :0x15:-:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:29.124185:        :0x15:-:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:29.124207:        :0x15:-:<0,0,0>:	    Update Lo 1 expression result: 0x00000015
:12-01 12:54:29.124230:        :0x15:-:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:29.124252:        :0x15:-:<0,0,0>:	        Constant Input Value
:12-01 12:54:29.124273:        :0x15:-:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:29.124294:        :0x15:-:<0,0,0>:	--- SALU Output ---
:12-01 12:54:29.124316:        :0x15:-:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:29.124338:        :0x15:-:<0,0,0>:	---  SALU Register ---
:12-01 12:54:29.124359:        :0x15:-:<0,0,0>:	   Register Index: 0
:12-01 12:54:29.124381:        :0x15:-:<0,0,0>:	     Before stateful alu execution: 0x00000014
:12-01 12:54:29.124402:        :0x15:-:<0,0,0>:	     After stateful alu execution: 0x00000015
:12-01 12:54:29.124430:        :0x15:-:<0,0,0>:Next Table = port_tbl
:12-01 12:54:29.124496:    :0x15:-:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:29.124517:    :0x15:-:<0,0,0>:Ingress : Associated table port_tbl is executed
:12-01 12:54:29.124533:    :0x15:-:<0,0,0>:Ingress : Table port_tbl is hit
:12-01 12:54:29.124549:        :0x15:-:<0,0,0>:Key:
:12-01 12:54:29.124681:        :0x15:-:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x5
:12-01 12:54:29.124734:        :0x15:-:<0,0,0>:Execute Action: add_cpu_header
:12-01 12:54:29.125620:        :0x15:-:<0,0,0>:Action Results:
:12-01 12:54:29.125643:        :0x15:-:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:29.125665:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.125687:        :0x15:-:<0,0,0>:	fabric_header=header
:12-01 12:54:29.125708:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.125730:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.125751:        :0x15:-:<0,0,0>:	fabric_header.packetType[2:0] = 0x5
:12-01 12:54:29.125773:        :0x15:-:<0,0,0>:	mask=0x7
:12-01 12:54:29.125794:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.125814:        :0x15:-:<0,0,0>:	Val=0x5
:12-01 12:54:29.125843:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.125865:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.125886:        :0x15:-:<0,0,0>:	fabric_header.headerVersion[1:0] = 0x0
:12-01 12:54:29.125908:        :0x15:-:<0,0,0>:	mask=0x3
:12-01 12:54:29.125929:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.125949:        :0x15:-:<0,0,0>:	Val=0x0
:12-01 12:54:29.125969:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.125991:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.126012:        :0x15:-:<0,0,0>:	fabric_header.packetVersion[1:0] = 0x0
:12-01 12:54:29.126034:        :0x15:-:<0,0,0>:	mask=0x3
:12-01 12:54:29.126056:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.126076:        :0x15:-:<0,0,0>:	Val=0x0
:12-01 12:54:29.126097:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.126119:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.126140:        :0x15:-:<0,0,0>:	fabric_header.pad1[0:0] = 0x0
:12-01 12:54:29.126162:        :0x15:-:<0,0,0>:	mask=0x1
:12-01 12:54:29.126182:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.126201:        :0x15:-:<0,0,0>:	pad1=action_param
:12-01 12:54:29.126221:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.126242:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.126263:        :0x15:-:<0,0,0>:	fabric_header.fabricColor[2:0] = 0x0
:12-01 12:54:29.126285:        :0x15:-:<0,0,0>:	mask=0x7
:12-01 12:54:29.126306:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.126328:        :0x15:-:<0,0,0>:	fabric_color=action_param
:12-01 12:54:29.126349:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.126370:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.126393:        :0x15:-:<0,0,0>:	fabric_header.fabricQos[4:0] = 0x0
:12-01 12:54:29.126415:        :0x15:-:<0,0,0>:	mask=0x1F
:12-01 12:54:29.126436:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.126456:        :0x15:-:<0,0,0>:	fabric_qos=action_param
:12-01 12:54:29.126487:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.126508:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.126529:        :0x15:-:<0,0,0>:	fabric_header.dstDevice[7:0] = 0x0
:12-01 12:54:29.126549:        :0x15:-:<0,0,0>:	mask=0xFF
:12-01 12:54:29.126569:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.126591:        :0x15:-:<0,0,0>:	dst_device=action_param
:12-01 12:54:29.126612:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.126632:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.126653:        :0x15:-:<0,0,0>:	fabric_header.dstPortOrGroup[15:0] = 0x0
:12-01 12:54:29.126674:        :0x15:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:29.126696:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.126717:        :0x15:-:<0,0,0>:	dst_port_or_group=action_param
:12-01 12:54:29.126738:        :0x15:-:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:29.126759:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.126780:        :0x15:-:<0,0,0>:	fabric_header_cpu=header
:12-01 12:54:29.126801:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.126822:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.126843:        :0x15:-:<0,0,0>:	fabric_header_cpu.reserved[1:0] = 0x1
:12-01 12:54:29.126865:        :0x15:-:<0,0,0>:	mask=0x3
:12-01 12:54:29.126886:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.126907:        :0x15:-:<0,0,0>:	reserved1=action_param
:12-01 12:54:29.126929:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.126950:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.126971:        :0x15:-:<0,0,0>:	fabric_header_cpu.ingressIfindex[15:0] = 0x0
:12-01 12:54:29.126992:        :0x15:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:29.127014:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.127034:        :0x15:-:<0,0,0>:	ingress_ifindex=action_param
:12-01 12:54:29.127056:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.127077:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.127104:        :0x15:-:<0,0,0>:	fabric_header_cpu.ingressBd[15:0] = 0x0
:12-01 12:54:29.127126:        :0x15:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:29.127147:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.127168:        :0x15:-:<0,0,0>:	ingress_bd=action_param
:12-01 12:54:29.127189:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.127210:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.127231:        :0x15:-:<0,0,0>:	fabric_header_cpu.reasonCode[15:0] = 0x0
:12-01 12:54:29.127251:        :0x15:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:29.127272:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.127293:        :0x15:-:<0,0,0>:	reason_code=action_param
:12-01 12:54:29.127314:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.127336:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.127357:        :0x15:-:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x5
:12-01 12:54:29.127379:        :0x15:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:29.127400:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.127421:        :0x15:-:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x5
:12-01 12:54:29.127443:        :0x15:-:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:29.127464:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.127485:        :0x15:-:<0,0,0>:	fabric_payload_header=header
:12-01 12:54:29.127506:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.127527:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.127548:        :0x15:-:<0,0,0>:	fabric_payload_header.etherType[15:0] = 0x806
:12-01 12:54:29.127570:        :0x15:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:29.127592:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.127613:        :0x15:-:<0,0,0>:	ethernet.etherType[15:0] = 0x806
:12-01 12:54:29.127633:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.127654:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.127675:        :0x15:-:<0,0,0>:	ethernet.etherType[15:0] = 0x9000
:12-01 12:54:29.127696:        :0x15:-:<0,0,0>:	mask=0xFFFF
:12-01 12:54:29.127716:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.127737:        :0x15:-:<0,0,0>:	Val=0x9000
:12-01 12:54:29.127757:        :0x15:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.127779:        :0x15:-:<0,0,0>:	Destination:
:12-01 12:54:29.127800:        :0x15:-:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x40
:12-01 12:54:29.127821:        :0x15:-:<0,0,0>:	mask=0x1FF
:12-01 12:54:29.127843:        :0x15:-:<0,0,0>:	Source 1:
:12-01 12:54:29.127864:        :0x15:-:<0,0,0>:	Val=0x40
:12-01 12:54:29.127899:        :0x15:-:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:29.127955:    :0x15:-:<0,0,0>:Ingress : Table fabric_tbl is not active(inhibited/skipped)
:12-01 12:54:29.129950:    :0x15:-:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:29.133613:    :0x15:-:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:29.137266:    :0x15:-:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:29.140917:    :0x15:-:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:29.144560:    :0x15:-:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:29.148210:    :0x15:-:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:29.151850:    :0x15:-:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:29.155502:    :0x15:-:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:29.159169:    :0x15:-:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:29.162826:    :0x15:-:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:29.166496:    :0x15:-:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:29.172998:        :0x15:-:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:29.173088:        :0x15:-:<0,0,->:Header ethernet is valid
:12-01 12:54:29.173107:        :0x15:-:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.173122:        :0x15:-:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.173139:        :0x15:-:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.178876:    :0x15:-:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:29.178918:        :0x15:-:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:29.178997:    :0x16:-:<0,0,0>:========== Ingress Pkt from port 64 (110 bytes)  ==========
:12-01 12:54:29.179018:    :0x16:-:<0,0,0>:Packet :
:12-01 12:54:29.179036:        :0x16:-:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:29.179055:        :0x16:-:<0,0,0>:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:29.179074:        :0x16:-:<0,0,0>:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:29.179092:        :0x16:-:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:29.179129:    :0x16:0x15:<0,0,0>:========== Egress Pkt from TM to port 64 (tm 121, real 124 bytes) ==========
:12-01 12:54:29.179147:    :0x16:0x15:<0,0,0>:Packet :
:12-01 12:54:29.179166:        :0x16:0x15:<0,0,0>:00 40 00 00 ff ff ff ff ff ff 00 06 07 08 09 0a 
:12-01 12:54:29.179185:        :0x16:0x15:<0,0,0>:90 00 a0 00 00 00 00 01 00 05 00 00 00 00 00 00 
:12-01 12:54:29.179205:        :0x16:0x15:<0,0,0>:08 06 00 01 08 00 06 04 00 01 00 06 07 08 09 0a 
:12-01 12:54:29.179224:        :0x16:0x15:<0,0,0>:c0 a8 00 01 00 00 00 00 00 00 c0 a8 00 02 00 00 
:12-01 12:54:29.179250:    :0x16:0x15:<0,0,->:========== Packet to input parser: from port 64 (126 bytes)  ==========
:12-01 12:54:29.179268:    :0x16:0x15:<0,0,->:Packet :
:12-01 12:54:29.179286:        :0x16:0x15:<0,0,->:00 40 00 00 00 00 00 3f 00 00 00 00 00 00 00 00 
:12-01 12:54:29.179305:        :0x16:0x15:<0,0,->:33 33 00 00 00 16 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:29.179324:        :0x16:0x15:<0,0,->:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:29.179343:        :0x16:0x15:<0,0,->:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:29.179416:        :0x16:0x15:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:29.179507:        :0x16:0x15:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:29.179577:        :0x16:0x15:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:29.179709:        :0x16:0x15:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:29.179843:        :0x16:0x15:<0,0,->:Ingress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:29.180545:        :0x16:0x15:<0,0,->:Egress Parser State <Shim start state>
:12-01 12:54:29.180693:        :0x16:0x15:<0,0,->:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:29.180825:        :0x16:0x15:<0,0,->:Egress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:29.181449:        :0x16:0x15:<0,0,->:Ingress Headers:
:12-01 12:54:29.181523:        :0x16:0x15:<0,0,->:Header ethernet is valid
:12-01 12:54:29.181541:        :0x16:0x15:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.181556:        :0x16:0x15:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.181572:        :0x16:0x15:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.181589:        :0x16:0x15:<0,0,->:Egress Headers:
:12-01 12:54:29.181645:        :0x16:0x15:<0,0,->:Header ethernet is valid
:12-01 12:54:29.181662:        :0x16:0x15:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.181678:        :0x16:0x15:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.181693:        :0x16:0x15:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.181847:    :0x16:0x15:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:29.183878:    :0x16:0x15:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:29.183931:    :0x16:0x15:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:29.183950:    :0x16:0x15:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:29.183968:    :0x16:0x15:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:29.183985:        :0x16:0x15:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:29.184026:        :0x16:0x15:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:29.184088:        :0x16:0x15:<0,0,0>:Action Results:
:12-01 12:54:29.184117:        :0x16:0x15:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:29.184140:        :0x16:0x15:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:29.184159:        :0x16:0x15:<0,0,0>:	----- register: cntr -----
:12-01 12:54:29.184494:        :0x16:0x15:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:29.184519:        :0x16:0x15:<0,0,0>:	  Not supplied by program.
:12-01 12:54:29.184541:        :0x16:0x15:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:29.184563:        :0x16:0x15:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:29.184585:        :0x16:0x15:<0,0,0>:	--- SALU Update ---
:12-01 12:54:29.184606:        :0x16:0x15:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:29.184628:        :0x16:0x15:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:29.184651:        :0x16:0x15:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:29.184673:        :0x16:0x15:<0,0,0>:	    Update Lo 1 expression result: 0x00000016
:12-01 12:54:29.184697:        :0x16:0x15:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:29.184721:        :0x16:0x15:<0,0,0>:	        Constant Input Value
:12-01 12:54:29.184740:        :0x16:0x15:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:29.184760:        :0x16:0x15:<0,0,0>:	--- SALU Output ---
:12-01 12:54:29.184780:        :0x16:0x15:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:29.184803:        :0x16:0x15:<0,0,0>:	---  SALU Register ---
:12-01 12:54:29.184824:        :0x16:0x15:<0,0,0>:	   Register Index: 0
:12-01 12:54:29.184845:        :0x16:0x15:<0,0,0>:	     Before stateful alu execution: 0x00000015
:12-01 12:54:29.184865:        :0x16:0x15:<0,0,0>:	     After stateful alu execution: 0x00000016
:12-01 12:54:29.184891:        :0x16:0x15:<0,0,0>:Next Table = port_tbl
:12-01 12:54:29.184977:    :0x16:0x15:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:29.184996:    :0x16:0x15:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:29.185013:    :0x16:0x15:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:29.185036:        :0x16:0x15:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:29.185088:    :0x16:0x15:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:29.185105:        :0x16:0x15:<0,0,0>:Key:
:12-01 12:54:29.185244:        :0x16:0x15:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:29.185295:        :0x16:0x15:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:29.185454:        :0x16:0x15:<0,0,0>:Action Results:
:12-01 12:54:29.185473:        :0x16:0x15:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.185494:        :0x16:0x15:<0,0,0>:	Destination:
:12-01 12:54:29.185513:        :0x16:0x15:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x1
:12-01 12:54:29.185534:        :0x16:0x15:<0,0,0>:	mask=0x1FF
:12-01 12:54:29.185555:        :0x16:0x15:<0,0,0>:	Source 1:
:12-01 12:54:29.185576:        :0x16:0x15:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x1
:12-01 12:54:29.185600:        :0x16:0x15:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:29.187597:    :0x16:0x15:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:29.191271:    :0x16:0x15:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:29.194932:    :0x16:0x15:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:29.198590:    :0x16:0x15:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:29.202232:    :0x16:0x15:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:29.205871:    :0x16:0x15:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:29.209512:    :0x16:0x15:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:29.213167:    :0x16:0x15:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:29.216831:    :0x16:0x15:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:29.220493:    :0x16:0x15:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:29.224156:    :0x16:0x15:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:29.230625:        :0x16:0x15:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:29.230722:        :0x16:0x15:<0,0,->:Header ethernet is valid
:12-01 12:54:29.230743:        :0x16:0x15:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.230759:        :0x16:0x15:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.230773:        :0x16:0x15:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.236924:    :0x16:0x15:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:29.236956:        :0x16:0x15:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:29.237009:        :0x16:0x15:<0,0,->:Egress Deparser Headers:
:12-01 12:54:29.237075:        :0x16:0x15:<0,0,->:Header ethernet is valid
:12-01 12:54:29.237093:        :0x16:0x15:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.237108:        :0x16:0x15:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.237121:        :0x16:0x15:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.243165:    :0x16:0x15:<0,0,0>:========== Tx Pkt to port 64 (120 bytes) ==========
:12-01 12:54:29.243194:    :0x16:0x15:<0,0,0>:Packet :
:12-01 12:54:29.243215:        :0x16:0x15:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 90 00 a0 00 
:12-01 12:54:29.243234:        :0x16:0x15:<0,0,0>:00 00 00 01 00 05 00 00 00 00 00 00 08 06 00 01 
:12-01 12:54:29.243254:        :0x16:0x15:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:29.243273:        :0x16:0x15:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:29.243361:    :0x17:-:<0,0,0>:========== Ingress Pkt from port 64 (90 bytes)  ==========
:12-01 12:54:29.243384:    :0x17:-:<0,0,0>:Packet :
:12-01 12:54:29.243402:        :0x17:-:<0,0,0>:33 33 00 00 00 02 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:29.243420:        :0x17:-:<0,0,0>:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:29.243439:        :0x17:-:<0,0,0>:00 00 00 10 3a ff fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:29.243457:        :0x17:-:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:29.243493:    :0x17:0x16:<0,0,0>:========== Egress Pkt from TM to port 1 (tm 111, real 114 bytes) ==========
:12-01 12:54:29.243512:    :0x17:0x16:<0,0,0>:Packet :
:12-01 12:54:29.243531:        :0x17:0x16:<0,0,0>:00 01 00 00 33 33 00 00 00 16 00 00 00 00 00 00 
:12-01 12:54:29.243550:        :0x17:0x16:<0,0,0>:90 00 a0 00 00 00 00 00 00 01 00 00 00 00 00 00 
:12-01 12:54:29.243571:        :0x17:0x16:<0,0,0>:86 dd 60 00 00 00 00 24 00 01 fe 80 00 00 00 00 
:12-01 12:54:29.243591:        :0x17:0x16:<0,0,0>:00 00 02 00 00 ff fe 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:29.243618:    :0x17:0x16:<0,0,->:========== Packet to input parser: from port 64 (106 bytes)  ==========
:12-01 12:54:29.243638:    :0x17:0x16:<0,0,->:Packet :
:12-01 12:54:29.243655:        :0x17:0x16:<0,0,->:00 40 00 00 00 00 00 42 00 00 00 00 00 00 00 00 
:12-01 12:54:29.243675:        :0x17:0x16:<0,0,->:33 33 00 00 00 02 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:29.243693:        :0x17:0x16:<0,0,->:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:29.243712:        :0x17:0x16:<0,0,->:00 00 00 10 3a ff fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:29.243786:        :0x17:0x16:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:29.243873:        :0x17:0x16:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:29.243943:        :0x17:0x16:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:29.244074:        :0x17:0x16:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:29.244208:        :0x17:0x16:<0,0,->:Ingress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:29.244909:        :0x17:0x16:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:29.245056:        :0x17:0x16:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:29.245188:        :0x17:0x16:<0,0,0>:Egress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:29.245810:        :0x17:0x16:<0,0,->:Ingress Headers:
:12-01 12:54:29.245883:        :0x17:0x16:<0,0,->:Header ethernet is valid
:12-01 12:54:29.245910:        :0x17:0x16:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.245927:        :0x17:0x16:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.245943:        :0x17:0x16:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.245959:        :0x17:0x16:<0,0,->:Egress Headers:
:12-01 12:54:29.246017:        :0x17:0x16:<0,0,->:Header ethernet is valid
:12-01 12:54:29.246034:        :0x17:0x16:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.246050:        :0x17:0x16:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.246065:        :0x17:0x16:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.246217:    :0x17:0x16:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:29.248237:    :0x17:0x16:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:29.248291:    :0x17:0x16:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:29.248309:    :0x17:0x16:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:29.248326:    :0x17:0x16:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:29.248342:        :0x17:0x16:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:29.248386:        :0x17:0x16:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:29.248448:        :0x17:0x16:<0,0,0>:Action Results:
:12-01 12:54:29.248465:        :0x17:0x16:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:29.248487:        :0x17:0x16:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:29.248509:        :0x17:0x16:<0,0,0>:	----- register: cntr -----
:12-01 12:54:29.248843:        :0x17:0x16:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:29.248869:        :0x17:0x16:<0,0,0>:	  Not supplied by program.
:12-01 12:54:29.248890:        :0x17:0x16:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:29.248909:        :0x17:0x16:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:29.248930:        :0x17:0x16:<0,0,0>:	--- SALU Update ---
:12-01 12:54:29.248952:        :0x17:0x16:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:29.248973:        :0x17:0x16:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:29.248995:        :0x17:0x16:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:29.249016:        :0x17:0x16:<0,0,0>:	    Update Lo 1 expression result: 0x00000017
:12-01 12:54:29.249038:        :0x17:0x16:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:29.249060:        :0x17:0x16:<0,0,0>:	        Constant Input Value
:12-01 12:54:29.249081:        :0x17:0x16:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:29.249102:        :0x17:0x16:<0,0,0>:	--- SALU Output ---
:12-01 12:54:29.249124:        :0x17:0x16:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:29.249146:        :0x17:0x16:<0,0,0>:	---  SALU Register ---
:12-01 12:54:29.249168:        :0x17:0x16:<0,0,0>:	   Register Index: 0
:12-01 12:54:29.249190:        :0x17:0x16:<0,0,0>:	     Before stateful alu execution: 0x00000016
:12-01 12:54:29.249211:        :0x17:0x16:<0,0,0>:	     After stateful alu execution: 0x00000017
:12-01 12:54:29.249238:        :0x17:0x16:<0,0,0>:Next Table = port_tbl
:12-01 12:54:29.249322:    :0x17:0x16:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:29.249343:    :0x17:0x16:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:29.249359:    :0x17:0x16:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:29.249382:        :0x17:0x16:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:29.249434:    :0x17:0x16:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:29.249452:        :0x17:0x16:<0,0,0>:Key:
:12-01 12:54:29.249591:        :0x17:0x16:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:29.249642:        :0x17:0x16:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:29.249801:        :0x17:0x16:<0,0,0>:Action Results:
:12-01 12:54:29.249820:        :0x17:0x16:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.249850:        :0x17:0x16:<0,0,0>:	Destination:
:12-01 12:54:29.249873:        :0x17:0x16:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x1
:12-01 12:54:29.249895:        :0x17:0x16:<0,0,0>:	mask=0x1FF
:12-01 12:54:29.249918:        :0x17:0x16:<0,0,0>:	Source 1:
:12-01 12:54:29.249940:        :0x17:0x16:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x1
:12-01 12:54:29.249964:        :0x17:0x16:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:29.251966:    :0x17:0x16:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:29.255643:    :0x17:0x16:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:29.259315:    :0x17:0x16:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:29.262974:    :0x17:0x16:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:29.266644:    :0x17:0x16:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:29.270285:    :0x17:0x16:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:29.273919:    :0x17:0x16:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:29.277579:    :0x17:0x16:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:29.281246:    :0x17:0x16:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:29.284912:    :0x17:0x16:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:29.288579:    :0x17:0x16:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:29.295053:        :0x17:0x16:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:29.295141:        :0x17:0x16:<0,0,->:Header ethernet is valid
:12-01 12:54:29.295160:        :0x17:0x16:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.295174:        :0x17:0x16:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.295191:        :0x17:0x16:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.301374:    :0x17:0x16:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:29.301406:        :0x17:0x16:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:29.301459:        :0x17:0x16:<0,0,->:Egress Deparser Headers:
:12-01 12:54:29.301524:        :0x17:0x16:<0,0,->:Header ethernet is valid
:12-01 12:54:29.301542:        :0x17:0x16:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.301557:        :0x17:0x16:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.301573:        :0x17:0x16:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.307621:    :0x17:0x16:<0,0,0>:========== Tx Pkt to port 1 (110 bytes) ==========
:12-01 12:54:29.307650:    :0x17:0x16:<0,0,0>:Packet :
:12-01 12:54:29.307671:        :0x17:0x16:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:29.307690:        :0x17:0x16:<0,0,0>:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:29.307710:        :0x17:0x16:<0,0,0>:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:29.307729:        :0x17:0x16:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:29.307813:    :0x18:-:<0,0,0>:========== Ingress Pkt from port 0 (104 bytes)  ==========
:12-01 12:54:29.307835:    :0x18:-:<0,0,0>:Packet :
:12-01 12:54:29.307852:        :0x18:-:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 08 06 00 01 
:12-01 12:54:29.307871:        :0x18:-:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:29.307889:        :0x18:-:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:29.307907:        :0x18:-:<0,0,0>:00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:29.307942:    :0x18:0x17:<0,0,0>:========== Egress Pkt from TM to port 1 (tm 91, real 94 bytes) ==========
:12-01 12:54:29.307960:    :0x18:0x17:<0,0,0>:Packet :
:12-01 12:54:29.307979:        :0x18:0x17:<0,0,0>:00 01 00 00 33 33 00 00 00 02 00 00 00 00 00 00 
:12-01 12:54:29.307998:        :0x18:0x17:<0,0,0>:90 00 a0 00 00 00 00 00 00 01 00 00 00 00 00 00 
:12-01 12:54:29.308018:        :0x18:0x17:<0,0,0>:86 dd 60 00 00 00 00 10 3a ff fe 80 00 00 00 00 
:12-01 12:54:29.308037:        :0x18:0x17:<0,0,0>:00 00 02 00 00 ff fe 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:29.308064:    :0x18:0x17:<0,0,->:========== Packet to input parser: from port 0 (120 bytes)  ==========
:12-01 12:54:29.308092:    :0x18:0x17:<0,0,->:Packet :
:12-01 12:54:29.308112:        :0x18:0x17:<0,0,->:00 00 00 00 00 00 00 45 00 00 00 00 00 00 00 00 
:12-01 12:54:29.308131:        :0x18:0x17:<0,0,->:ff ff ff ff ff ff 00 06 07 08 09 0a 08 06 00 01 
:12-01 12:54:29.308150:        :0x18:0x17:<0,0,->:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:29.308168:        :0x18:0x17:<0,0,->:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:29.308244:        :0x18:0x17:<0,0,0>:Ingress Parser State <Shim start state>
:12-01 12:54:29.308333:        :0x18:0x17:<0,0,0>:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:29.308402:        :0x18:0x17:<0,0,0>:Ingress Parser State <Phase 0>
:12-01 12:54:29.308534:        :0x18:0x17:<0,0,0>:Ingress Parser State start_parse_ethernet
:12-01 12:54:29.309018:        :0x18:0x17:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:29.309165:        :0x18:0x17:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:29.309296:        :0x18:0x17:<0,0,0>:Egress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:29.309918:        :0x18:0x17:<0,0,->:Ingress Headers:
:12-01 12:54:29.309986:        :0x18:0x17:<0,0,->:Header ethernet is valid
:12-01 12:54:29.310004:        :0x18:0x17:<0,0,->:Egress Headers:
:12-01 12:54:29.310061:        :0x18:0x17:<0,0,->:Header ethernet is valid
:12-01 12:54:29.310078:        :0x18:0x17:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.310093:        :0x18:0x17:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.310109:        :0x18:0x17:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.310265:    :0x18:0x17:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:29.312633:    :0x18:0x17:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:29.312687:    :0x18:0x17:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:29.312706:    :0x18:0x17:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:29.312721:    :0x18:0x17:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:29.312737:        :0x18:0x17:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:29.312779:        :0x18:0x17:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:29.312841:        :0x18:0x17:<0,0,0>:Action Results:
:12-01 12:54:29.312858:        :0x18:0x17:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:29.312880:        :0x18:0x17:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:29.312902:        :0x18:0x17:<0,0,0>:	----- register: cntr -----
:12-01 12:54:29.313234:        :0x18:0x17:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:29.313259:        :0x18:0x17:<0,0,0>:	  Not supplied by program.
:12-01 12:54:29.313280:        :0x18:0x17:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:29.313302:        :0x18:0x17:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:29.313323:        :0x18:0x17:<0,0,0>:	--- SALU Update ---
:12-01 12:54:29.313345:        :0x18:0x17:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:29.313366:        :0x18:0x17:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:29.313389:        :0x18:0x17:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:29.313411:        :0x18:0x17:<0,0,0>:	    Update Lo 1 expression result: 0x00000018
:12-01 12:54:29.313432:        :0x18:0x17:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:29.313454:        :0x18:0x17:<0,0,0>:	        Constant Input Value
:12-01 12:54:29.313474:        :0x18:0x17:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:29.313493:        :0x18:0x17:<0,0,0>:	--- SALU Output ---
:12-01 12:54:29.313514:        :0x18:0x17:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:29.313536:        :0x18:0x17:<0,0,0>:	---  SALU Register ---
:12-01 12:54:29.313556:        :0x18:0x17:<0,0,0>:	   Register Index: 0
:12-01 12:54:29.313578:        :0x18:0x17:<0,0,0>:	     Before stateful alu execution: 0x00000017
:12-01 12:54:29.313600:        :0x18:0x17:<0,0,0>:	     After stateful alu execution: 0x00000018
:12-01 12:54:29.313637:        :0x18:0x17:<0,0,0>:Next Table = port_tbl
:12-01 12:54:29.313704:    :0x18:0x17:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:29.313725:    :0x18:0x17:<0,0,0>:Ingress : Associated table port_tbl is executed
:12-01 12:54:29.313741:    :0x18:0x17:<0,0,0>:Ingress : Table port_tbl is hit
:12-01 12:54:29.313757:        :0x18:0x17:<0,0,0>:Key:
:12-01 12:54:29.313890:        :0x18:0x17:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x0
:12-01 12:54:29.313942:        :0x18:0x17:<0,0,0>:Execute Action: add_cpu_header
:12-01 12:54:29.314838:        :0x18:0x17:<0,0,0>:Action Results:
:12-01 12:54:29.314864:        :0x18:0x17:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:29.314886:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.314904:        :0x18:0x17:<0,0,0>:	fabric_header=header
:12-01 12:54:29.314925:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.314946:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.314968:        :0x18:0x17:<0,0,0>:	fabric_header.packetType[2:0] = 0x5
:12-01 12:54:29.314989:        :0x18:0x17:<0,0,0>:	mask=0x7
:12-01 12:54:29.315011:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.315032:        :0x18:0x17:<0,0,0>:	Val=0x5
:12-01 12:54:29.315054:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.315076:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.315097:        :0x18:0x17:<0,0,0>:	fabric_header.headerVersion[1:0] = 0x0
:12-01 12:54:29.315119:        :0x18:0x17:<0,0,0>:	mask=0x3
:12-01 12:54:29.315140:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.315161:        :0x18:0x17:<0,0,0>:	Val=0x0
:12-01 12:54:29.315183:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.315205:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.315226:        :0x18:0x17:<0,0,0>:	fabric_header.packetVersion[1:0] = 0x0
:12-01 12:54:29.315248:        :0x18:0x17:<0,0,0>:	mask=0x3
:12-01 12:54:29.315267:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.315288:        :0x18:0x17:<0,0,0>:	Val=0x0
:12-01 12:54:29.315310:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.315331:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.315352:        :0x18:0x17:<0,0,0>:	fabric_header.pad1[0:0] = 0x1
:12-01 12:54:29.315374:        :0x18:0x17:<0,0,0>:	mask=0x1
:12-01 12:54:29.315396:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.315418:        :0x18:0x17:<0,0,0>:	pad1=action_param
:12-01 12:54:29.315440:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.315461:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.315482:        :0x18:0x17:<0,0,0>:	fabric_header.fabricColor[2:0] = 0x0
:12-01 12:54:29.315504:        :0x18:0x17:<0,0,0>:	mask=0x7
:12-01 12:54:29.315525:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.315546:        :0x18:0x17:<0,0,0>:	fabric_color=action_param
:12-01 12:54:29.315569:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.315590:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.315612:        :0x18:0x17:<0,0,0>:	fabric_header.fabricQos[4:0] = 0x0
:12-01 12:54:29.315630:        :0x18:0x17:<0,0,0>:	mask=0x1F
:12-01 12:54:29.315652:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.315674:        :0x18:0x17:<0,0,0>:	fabric_qos=action_param
:12-01 12:54:29.315695:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.315717:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.315737:        :0x18:0x17:<0,0,0>:	fabric_header.dstDevice[7:0] = 0x0
:12-01 12:54:29.315760:        :0x18:0x17:<0,0,0>:	mask=0xFF
:12-01 12:54:29.315780:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.315801:        :0x18:0x17:<0,0,0>:	dst_device=action_param
:12-01 12:54:29.315822:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.315845:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.315866:        :0x18:0x17:<0,0,0>:	fabric_header.dstPortOrGroup[15:0] = 0x0
:12-01 12:54:29.315896:        :0x18:0x17:<0,0,0>:	mask=0xFFFF
:12-01 12:54:29.315918:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.315939:        :0x18:0x17:<0,0,0>:	dst_port_or_group=action_param
:12-01 12:54:29.315960:        :0x18:0x17:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:29.315981:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.316001:        :0x18:0x17:<0,0,0>:	fabric_header_cpu=header
:12-01 12:54:29.316022:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.316043:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.316063:        :0x18:0x17:<0,0,0>:	fabric_header_cpu.reserved[1:0] = 0x0
:12-01 12:54:29.316083:        :0x18:0x17:<0,0,0>:	mask=0x3
:12-01 12:54:29.316104:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.316121:        :0x18:0x17:<0,0,0>:	reserved1=action_param
:12-01 12:54:29.316143:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.316164:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.316187:        :0x18:0x17:<0,0,0>:	fabric_header_cpu.ingressIfindex[15:0] = 0x0
:12-01 12:54:29.316207:        :0x18:0x17:<0,0,0>:	mask=0xFFFF
:12-01 12:54:29.316229:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.316251:        :0x18:0x17:<0,0,0>:	ingress_ifindex=action_param
:12-01 12:54:29.316272:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.316293:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.316314:        :0x18:0x17:<0,0,0>:	fabric_header_cpu.ingressBd[15:0] = 0x0
:12-01 12:54:29.316333:        :0x18:0x17:<0,0,0>:	mask=0xFFFF
:12-01 12:54:29.316352:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.316372:        :0x18:0x17:<0,0,0>:	ingress_bd=action_param
:12-01 12:54:29.316393:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.316414:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.316434:        :0x18:0x17:<0,0,0>:	fabric_header_cpu.reasonCode[15:0] = 0x0
:12-01 12:54:29.316453:        :0x18:0x17:<0,0,0>:	mask=0xFFFF
:12-01 12:54:29.316473:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.316495:        :0x18:0x17:<0,0,0>:	reason_code=action_param
:12-01 12:54:29.316516:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.316537:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.316559:        :0x18:0x17:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x0
:12-01 12:54:29.316580:        :0x18:0x17:<0,0,0>:	mask=0xFFFF
:12-01 12:54:29.316601:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.316622:        :0x18:0x17:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x0
:12-01 12:54:29.316644:        :0x18:0x17:<0,0,0>:	----- AddHeaderPrimitive -----
:12-01 12:54:29.316666:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.316688:        :0x18:0x17:<0,0,0>:	fabric_payload_header=header
:12-01 12:54:29.316706:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.316727:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.316748:        :0x18:0x17:<0,0,0>:	fabric_payload_header.etherType[15:0] = 0x806
:12-01 12:54:29.316771:        :0x18:0x17:<0,0,0>:	mask=0xFFFF
:12-01 12:54:29.316792:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.316814:        :0x18:0x17:<0,0,0>:	ethernet.etherType[15:0] = 0x806
:12-01 12:54:29.316836:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.316858:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.316879:        :0x18:0x17:<0,0,0>:	ethernet.etherType[15:0] = 0x9000
:12-01 12:54:29.316900:        :0x18:0x17:<0,0,0>:	mask=0xFFFF
:12-01 12:54:29.316922:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.316943:        :0x18:0x17:<0,0,0>:	Val=0x9000
:12-01 12:54:29.316964:        :0x18:0x17:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.316985:        :0x18:0x17:<0,0,0>:	Destination:
:12-01 12:54:29.317007:        :0x18:0x17:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x40
:12-01 12:54:29.317030:        :0x18:0x17:<0,0,0>:	mask=0x1FF
:12-01 12:54:29.317054:        :0x18:0x17:<0,0,0>:	Source 1:
:12-01 12:54:29.317076:        :0x18:0x17:<0,0,0>:	Val=0x40
:12-01 12:54:29.317110:        :0x18:0x17:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:29.317166:    :0x18:0x17:<0,0,0>:Ingress : Table fabric_tbl is not active(inhibited/skipped)
:12-01 12:54:29.319168:    :0x18:0x17:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:29.322828:    :0x18:0x17:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:29.326481:    :0x18:0x17:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:29.330125:    :0x18:0x17:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:29.333757:    :0x18:0x17:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:29.337396:    :0x18:0x17:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:29.341028:    :0x18:0x17:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:29.344676:    :0x18:0x17:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:29.348327:    :0x18:0x17:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:29.351974:    :0x18:0x17:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:29.355628:    :0x18:0x17:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:29.362087:        :0x18:0x17:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:29.362174:        :0x18:0x17:<0,0,->:Header ethernet is valid
:12-01 12:54:29.362192:        :0x18:0x17:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.362207:        :0x18:0x17:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.362223:        :0x18:0x17:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.368405:    :0x18:0x17:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:29.368438:        :0x18:0x17:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:29.368492:        :0x18:0x17:<0,0,->:Egress Deparser Headers:
:12-01 12:54:29.368558:        :0x18:0x17:<0,0,->:Header ethernet is valid
:12-01 12:54:29.368576:        :0x18:0x17:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.368591:        :0x18:0x17:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.368605:        :0x18:0x17:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.374652:    :0x18:0x17:<0,0,0>:========== Tx Pkt to port 1 (90 bytes) ==========
:12-01 12:54:29.374681:    :0x18:0x17:<0,0,0>:Packet :
:12-01 12:54:29.374699:        :0x18:0x17:<0,0,0>:33 33 00 00 00 02 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:29.374718:        :0x18:0x17:<0,0,0>:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:29.374737:        :0x18:0x17:<0,0,0>:00 00 00 10 3a ff fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:29.374756:        :0x18:0x17:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:29.374857:    :-:0x18:<0,0,0>:========== Egress Pkt from TM to port 64 (tm 121, real 124 bytes) ==========
:12-01 12:54:29.374880:    :-:0x18:<0,0,0>:Packet :
:12-01 12:54:29.374898:        :-:0x18:<0,0,0>:00 40 00 00 ff ff ff ff ff ff 00 06 07 08 09 0a 
:12-01 12:54:29.374917:        :-:0x18:<0,0,0>:90 00 a1 00 00 00 00 00 00 00 00 00 00 00 00 00 
:12-01 12:54:29.374936:        :-:0x18:<0,0,0>:08 06 00 01 08 00 06 04 00 01 00 06 07 08 09 0a 
:12-01 12:54:29.374954:        :-:0x18:<0,0,0>:c0 a8 00 01 00 00 00 00 00 00 c0 a8 00 02 00 00 
:12-01 12:54:29.375029:        :-:0x18:<0,0,->:Egress Parser State <Shim start state>
:12-01 12:54:29.375181:        :-:0x18:<0,0,->:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:29.375317:        :-:0x18:<0,0,->:Egress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:29.375944:        :-:0x18:<0,0,->:Egress Headers:
:12-01 12:54:29.376015:        :-:0x18:<0,0,->:Header ethernet is valid
:12-01 12:54:29.376032:        :-:0x18:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.376046:        :-:0x18:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.376063:        :-:0x18:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.376174:    :-:0x18:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:29.379464:    :-:0x18:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:29.383113:    :-:0x18:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:29.386754:    :-:0x18:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:29.390391:    :-:0x18:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:29.394022:    :-:0x18:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:29.397664:    :-:0x18:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:29.401291:    :-:0x18:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:29.404931:    :-:0x18:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:29.408580:    :-:0x18:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:29.412233:    :-:0x18:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:29.415882:    :-:0x18:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:29.422274:        :-:0x18:<0,0,->:Egress Deparser Headers:
:12-01 12:54:29.422357:        :-:0x18:<0,0,->:Header ethernet is valid
:12-01 12:54:29.422375:        :-:0x18:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.422390:        :-:0x18:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.422404:        :-:0x18:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.427963:    :-:0x18:<0,0,0>:========== Tx Pkt to port 64 (120 bytes) ==========
:12-01 12:54:29.427993:    :-:0x18:<0,0,0>:Packet :
:12-01 12:54:29.428013:        :-:0x18:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 90 00 a1 00 
:12-01 12:54:29.428031:        :-:0x18:<0,0,0>:00 00 00 00 00 00 00 00 00 00 00 00 08 06 00 01 
:12-01 12:54:29.428050:        :-:0x18:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:29.428068:        :-:0x18:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:29.428450:    :0x19:-:<0,0,0>:========== Ingress Pkt from port 64 (110 bytes)  ==========
:12-01 12:54:29.428475:    :0x19:-:<0,0,0>:Packet :
:12-01 12:54:29.428493:        :0x19:-:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:29.428511:        :0x19:-:<0,0,0>:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:29.428530:        :0x19:-:<0,0,0>:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:29.428548:        :0x19:-:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:29.428579:    :0x19:-:<0,0,->:========== Packet to input parser: from port 64 (126 bytes)  ==========
:12-01 12:54:29.428597:    :0x19:-:<0,0,->:Packet :
:12-01 12:54:29.428616:        :0x19:-:<0,0,->:00 40 00 00 00 00 00 49 00 00 00 00 00 00 00 00 
:12-01 12:54:29.428634:        :0x19:-:<0,0,->:33 33 00 00 00 16 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:29.428657:        :0x19:-:<0,0,->:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:29.428674:        :0x19:-:<0,0,->:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:29.428749:        :0x19:-:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:29.428838:        :0x19:-:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:29.428907:        :0x19:-:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:29.429038:        :0x19:-:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:29.429171:        :0x19:-:<0,0,->:Ingress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:29.429828:        :0x19:-:<0,0,->:Ingress Headers:
:12-01 12:54:29.429901:        :0x19:-:<0,0,->:Header ethernet is valid
:12-01 12:54:29.429919:        :0x19:-:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.429934:        :0x19:-:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.429948:        :0x19:-:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.430060:    :0x19:-:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:29.432099:    :0x19:-:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:29.432152:    :0x19:-:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:29.432171:    :0x19:-:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:29.432187:    :0x19:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:29.432217:        :0x19:-:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:29.432261:        :0x19:-:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:29.432324:        :0x19:-:<0,0,0>:Action Results:
:12-01 12:54:29.432341:        :0x19:-:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:29.432363:        :0x19:-:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:29.432385:        :0x19:-:<0,0,0>:	----- register: cntr -----
:12-01 12:54:29.432721:        :0x19:-:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:29.432745:        :0x19:-:<0,0,0>:	  Not supplied by program.
:12-01 12:54:29.432767:        :0x19:-:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:29.432788:        :0x19:-:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:29.432810:        :0x19:-:<0,0,0>:	--- SALU Update ---
:12-01 12:54:29.432832:        :0x19:-:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:29.432851:        :0x19:-:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:29.432873:        :0x19:-:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:29.432895:        :0x19:-:<0,0,0>:	    Update Lo 1 expression result: 0x00000019
:12-01 12:54:29.432914:        :0x19:-:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:29.432936:        :0x19:-:<0,0,0>:	        Constant Input Value
:12-01 12:54:29.432959:        :0x19:-:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:29.432980:        :0x19:-:<0,0,0>:	--- SALU Output ---
:12-01 12:54:29.433003:        :0x19:-:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:29.433025:        :0x19:-:<0,0,0>:	---  SALU Register ---
:12-01 12:54:29.433045:        :0x19:-:<0,0,0>:	   Register Index: 0
:12-01 12:54:29.433068:        :0x19:-:<0,0,0>:	     Before stateful alu execution: 0x00000018
:12-01 12:54:29.433089:        :0x19:-:<0,0,0>:	     After stateful alu execution: 0x00000019
:12-01 12:54:29.433118:        :0x19:-:<0,0,0>:Next Table = port_tbl
:12-01 12:54:29.433202:    :0x19:-:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:29.433222:    :0x19:-:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:29.433239:    :0x19:-:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:29.433261:        :0x19:-:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:29.433312:    :0x19:-:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:29.433330:        :0x19:-:<0,0,0>:Key:
:12-01 12:54:29.433471:        :0x19:-:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:29.433522:        :0x19:-:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:29.433682:        :0x19:-:<0,0,0>:Action Results:
:12-01 12:54:29.433701:        :0x19:-:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.433723:        :0x19:-:<0,0,0>:	Destination:
:12-01 12:54:29.433742:        :0x19:-:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x1
:12-01 12:54:29.433763:        :0x19:-:<0,0,0>:	mask=0x1FF
:12-01 12:54:29.433785:        :0x19:-:<0,0,0>:	Source 1:
:12-01 12:54:29.433807:        :0x19:-:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x1
:12-01 12:54:29.433831:        :0x19:-:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:29.435824:    :0x19:-:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:29.439496:    :0x19:-:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:29.443152:    :0x19:-:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:29.446812:    :0x19:-:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:29.450458:    :0x19:-:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:29.454113:    :0x19:-:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:29.457751:    :0x19:-:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:29.461416:    :0x19:-:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:29.465081:    :0x19:-:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:29.468754:    :0x19:-:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:29.472436:    :0x19:-:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:29.478925:        :0x19:-:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:29.479013:        :0x19:-:<0,0,->:Header ethernet is valid
:12-01 12:54:29.479032:        :0x19:-:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.479046:        :0x19:-:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.479062:        :0x19:-:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.484798:    :0x19:-:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:29.484830:        :0x19:-:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:29.484900:    :0x1a:-:<0,0,0>:========== Ingress Pkt from port 64 (120 bytes)  ==========
:12-01 12:54:29.484920:    :0x1a:-:<0,0,0>:Packet :
:12-01 12:54:29.484941:        :0x1a:-:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 90 00 a0 00 
:12-01 12:54:29.484959:        :0x1a:-:<0,0,0>:00 00 00 00 00 01 00 00 00 00 00 00 08 06 00 01 
:12-01 12:54:29.484978:        :0x1a:-:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:29.484996:        :0x1a:-:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:29.485031:    :0x1a:0x19:<0,0,0>:========== Egress Pkt from TM to port 1 (tm 111, real 114 bytes) ==========
:12-01 12:54:29.485049:    :0x1a:0x19:<0,0,0>:Packet :
:12-01 12:54:29.485068:        :0x1a:0x19:<0,0,0>:00 01 00 00 33 33 00 00 00 16 00 00 00 00 00 00 
:12-01 12:54:29.485088:        :0x1a:0x19:<0,0,0>:90 00 a0 00 00 00 00 00 00 01 00 00 00 00 00 00 
:12-01 12:54:29.485105:        :0x1a:0x19:<0,0,0>:86 dd 60 00 00 00 00 24 00 01 fe 80 00 00 00 00 
:12-01 12:54:29.485124:        :0x1a:0x19:<0,0,0>:00 00 02 00 00 ff fe 00 00 00 ff 02 00 00 00 00 
:12-01 12:54:29.485150:    :0x1a:0x19:<0,0,->:========== Packet to input parser: from port 64 (136 bytes)  ==========
:12-01 12:54:29.485168:    :0x1a:0x19:<0,0,->:Packet :
:12-01 12:54:29.485186:        :0x1a:0x19:<0,0,->:00 40 00 00 00 00 00 4b 00 00 00 00 00 00 00 00 
:12-01 12:54:29.485205:        :0x1a:0x19:<0,0,->:ff ff ff ff ff ff 00 06 07 08 09 0a 90 00 a0 00 
:12-01 12:54:29.485224:        :0x1a:0x19:<0,0,->:00 00 00 00 00 01 00 00 00 00 00 00 08 06 00 01 
:12-01 12:54:29.485242:        :0x1a:0x19:<0,0,->:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:29.485312:        :0x1a:0x19:<0,0,->:Ingress Parser State <Shim start state>
:12-01 12:54:29.485405:        :0x1a:0x19:<0,0,->:Ingress Parser State <POV initialization>_<Ingress intrinsic metadata>
:12-01 12:54:29.485475:        :0x1a:0x19:<0,0,->:Ingress Parser State <Phase 0>
:12-01 12:54:29.485606:        :0x1a:0x19:<0,0,->:Ingress Parser State start_parse_ethernet
:12-01 12:54:29.485740:        :0x1a:0x19:<0,0,->:Ingress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:29.486444:        :0x1a:0x19:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:29.486601:        :0x1a:0x19:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:29.486735:        :0x1a:0x19:<0,0,0>:Egress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:29.487361:        :0x1a:0x19:<0,0,->:Ingress Headers:
:12-01 12:54:29.487435:        :0x1a:0x19:<0,0,->:Header ethernet is valid
:12-01 12:54:29.487452:        :0x1a:0x19:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.487468:        :0x1a:0x19:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.487484:        :0x1a:0x19:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.487501:        :0x1a:0x19:<0,0,->:Egress Headers:
:12-01 12:54:29.487559:        :0x1a:0x19:<0,0,->:Header ethernet is valid
:12-01 12:54:29.487576:        :0x1a:0x19:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.487592:        :0x1a:0x19:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.487608:        :0x1a:0x19:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.487758:    :0x1a:0x19:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:29.489764:    :0x1a:0x19:<0,0,0>:Ingress : Gateway table condition (True) matched.
:12-01 12:54:29.489826:    :0x1a:0x19:<0,0,0>:Ingress : Gateway attached to update_cntr_t
:12-01 12:54:29.489847:    :0x1a:0x19:<0,0,0>:Ingress : Associated table update_cntr_t is executed
:12-01 12:54:29.489863:    :0x1a:0x19:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:29.489879:        :0x1a:0x19:<0,0,0>:Executed StatefulALU 3 with instruction 0
:12-01 12:54:29.489923:        :0x1a:0x19:<0,0,0>:Execute Action: update_cntr_action
:12-01 12:54:29.489985:        :0x1a:0x19:<0,0,0>:Action Results:
:12-01 12:54:29.490003:        :0x1a:0x19:<0,0,0>:	----- ExecuteStatefulAluPrimitive -----
:12-01 12:54:29.490025:        :0x1a:0x19:<0,0,0>:	----- BlackBox: update_cntr -----
:12-01 12:54:29.490047:        :0x1a:0x19:<0,0,0>:	----- register: cntr -----
:12-01 12:54:29.490379:        :0x1a:0x19:<0,0,0>:	--- SALU Condition ---
:12-01 12:54:29.490403:        :0x1a:0x19:<0,0,0>:	  Not supplied by program.
:12-01 12:54:29.490422:        :0x1a:0x19:<0,0,0>:	    SALU ConditionLo: FALSE
:12-01 12:54:29.490442:        :0x1a:0x19:<0,0,0>:	    SALU ConditionHi: FALSE
:12-01 12:54:29.490462:        :0x1a:0x19:<0,0,0>:	--- SALU Update ---
:12-01 12:54:29.490492:        :0x1a:0x19:<0,0,0>:	  --- SALU Update Lo 1 ---
:12-01 12:54:29.490516:        :0x1a:0x19:<0,0,0>:	    Update Lo 1 predicate not supplied by program
:12-01 12:54:29.490538:        :0x1a:0x19:<0,0,0>:	    Update Lo 1 PredicateResult: TRUE
:12-01 12:54:29.490559:        :0x1a:0x19:<0,0,0>:	    Update Lo 1 expression result: 0x0000001a
:12-01 12:54:29.490581:        :0x1a:0x19:<0,0,0>:	    Update Lo 1 expression result computed using fields:
:12-01 12:54:29.490602:        :0x1a:0x19:<0,0,0>:	        Constant Input Value
:12-01 12:54:29.490624:        :0x1a:0x19:<0,0,0>:	        0x1: 0x00000000
:12-01 12:54:29.490646:        :0x1a:0x19:<0,0,0>:	--- SALU Output ---
:12-01 12:54:29.490667:        :0x1a:0x19:<0,0,0>:	    Output destination supplied by program
:12-01 12:54:29.490690:        :0x1a:0x19:<0,0,0>:	---  SALU Register ---
:12-01 12:54:29.490710:        :0x1a:0x19:<0,0,0>:	   Register Index: 0
:12-01 12:54:29.490732:        :0x1a:0x19:<0,0,0>:	     Before stateful alu execution: 0x00000019
:12-01 12:54:29.490754:        :0x1a:0x19:<0,0,0>:	     After stateful alu execution: 0x0000001a
:12-01 12:54:29.490782:        :0x1a:0x19:<0,0,0>:Next Table = port_tbl
:12-01 12:54:29.490868:    :0x1a:0x19:<0,0,0>:Ingress : Gateway table condition ((ig_intr_md.ingress_port != 64)) matched.
:12-01 12:54:29.490888:    :0x1a:0x19:<0,0,0>:Ingress : Table port_tbl is inhibited by a gateway condition
:12-01 12:54:29.490905:    :0x1a:0x19:<0,0,0>:Ingress : Gateway did provide payload.
:12-01 12:54:29.490927:        :0x1a:0x19:<0,0,0>:Next Table = fabric_tbl
:12-01 12:54:29.490978:    :0x1a:0x19:<0,0,0>:Ingress : Table fabric_tbl is miss
:12-01 12:54:29.490995:        :0x1a:0x19:<0,0,0>:Key:
:12-01 12:54:29.491135:        :0x1a:0x19:<0,0,0>:	ig_intr_md.ingress_port[8:0] = 0x40
:12-01 12:54:29.491186:        :0x1a:0x19:<0,0,0>:Execute Default Action: set_egress_port
:12-01 12:54:29.491345:        :0x1a:0x19:<0,0,0>:Action Results:
:12-01 12:54:29.491364:        :0x1a:0x19:<0,0,0>:	----- ModifyFieldPrimitive -----
:12-01 12:54:29.491385:        :0x1a:0x19:<0,0,0>:	Destination:
:12-01 12:54:29.491407:        :0x1a:0x19:<0,0,0>:	ig_intr_md_for_tm.ucast_egress_port[8:0] = 0x1
:12-01 12:54:29.491429:        :0x1a:0x19:<0,0,0>:	mask=0x1FF
:12-01 12:54:29.491450:        :0x1a:0x19:<0,0,0>:	Source 1:
:12-01 12:54:29.491472:        :0x1a:0x19:<0,0,0>:	fabric_header_cpu.ingressPort[15:0] = 0x1
:12-01 12:54:29.491496:        :0x1a:0x19:<0,0,0>:Next Table = --END_OF_PIPELINE--
:12-01 12:54:29.493482:    :0x1a:0x19:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:29.497147:    :0x1a:0x19:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:29.500789:    :0x1a:0x19:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:29.504437:    :0x1a:0x19:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:29.508089:    :0x1a:0x19:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:29.511744:    :0x1a:0x19:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:29.515405:    :0x1a:0x19:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:29.519076:    :0x1a:0x19:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:29.522767:    :0x1a:0x19:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:29.526460:    :0x1a:0x19:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:29.530150:    :0x1a:0x19:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:29.536910:        :0x1a:0x19:<0,0,->:Ingress Deparser Headers:
:12-01 12:54:29.537004:        :0x1a:0x19:<0,0,->:Header ethernet is valid
:12-01 12:54:29.537023:        :0x1a:0x19:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.537037:        :0x1a:0x19:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.537051:        :0x1a:0x19:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.543235:    :0x1a:0x19:<0,0,->:---- Mirroring session 0 : ingress  ----
:12-01 12:54:29.543266:        :0x1a:0x19:<0,0,->:Mirroring session 0 is not enabled
:12-01 12:54:29.543322:        :0x1a:0x19:<0,0,->:Egress Deparser Headers:
:12-01 12:54:29.543388:        :0x1a:0x19:<0,0,->:Header ethernet is valid
:12-01 12:54:29.543406:        :0x1a:0x19:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.543420:        :0x1a:0x19:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.543436:        :0x1a:0x19:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.549469:    :0x1a:0x19:<0,0,0>:========== Tx Pkt to port 1 (110 bytes) ==========
:12-01 12:54:29.549498:    :0x1a:0x19:<0,0,0>:Packet :
:12-01 12:54:29.549519:        :0x1a:0x19:<0,0,0>:33 33 00 00 00 16 00 00 00 00 00 00 90 00 a0 00 
:12-01 12:54:29.549538:        :0x1a:0x19:<0,0,0>:00 00 00 00 00 01 00 00 00 00 00 00 86 dd 60 00 
:12-01 12:54:29.549558:        :0x1a:0x19:<0,0,0>:00 00 00 24 00 01 fe 80 00 00 00 00 00 00 02 00 
:12-01 12:54:29.549577:        :0x1a:0x19:<0,0,0>:00 ff fe 00 00 00 ff 02 00 00 00 00 00 00 00 00 
:12-01 12:54:29.549673:    :-:0x1a:<0,0,0>:========== Egress Pkt from TM to port 1 (tm 121, real 124 bytes) ==========
:12-01 12:54:29.549696:    :-:0x1a:<0,0,0>:Packet :
:12-01 12:54:29.549714:        :-:0x1a:<0,0,0>:00 01 00 00 ff ff ff ff ff ff 00 06 07 08 09 0a 
:12-01 12:54:29.549731:        :-:0x1a:<0,0,0>:90 00 a0 00 00 00 00 00 00 01 00 00 00 00 00 00 
:12-01 12:54:29.549753:        :-:0x1a:<0,0,0>:08 06 00 01 08 00 06 04 00 01 00 06 07 08 09 0a 
:12-01 12:54:29.549770:        :-:0x1a:<0,0,0>:c0 a8 00 01 00 00 00 00 00 00 c0 a8 00 02 00 00 
:12-01 12:54:29.549849:        :-:0x1a:<0,0,0>:Egress Parser State <Shim start state>
:12-01 12:54:29.550019:        :-:0x1a:<0,0,0>:Egress Parser State <POV initialization>_<Egress intrinsic metadata>_<POV skip>_start_parse_ethernet
:12-01 12:54:29.550155:        :-:0x1a:<0,0,0>:Egress Parser State parse_fabric_header_parse_fabric_header_cpu
:12-01 12:54:29.550792:        :-:0x1a:<0,0,->:Egress Headers:
:12-01 12:54:29.550864:        :-:0x1a:<0,0,->:Header ethernet is valid
:12-01 12:54:29.550882:        :-:0x1a:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.550896:        :-:0x1a:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.550912:        :-:0x1a:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.551025:    :-:0x1a:<0,0,->:------------ Stage 0 ------------
:12-01 12:54:29.554305:    :-:0x1a:<0,0,->:------------ Stage 1 ------------
:12-01 12:54:29.557964:    :-:0x1a:<0,0,->:------------ Stage 2 ------------
:12-01 12:54:29.561621:    :-:0x1a:<0,0,->:------------ Stage 3 ------------
:12-01 12:54:29.565271:    :-:0x1a:<0,0,->:------------ Stage 4 ------------
:12-01 12:54:29.568932:    :-:0x1a:<0,0,->:------------ Stage 5 ------------
:12-01 12:54:29.572581:    :-:0x1a:<0,0,->:------------ Stage 6 ------------
:12-01 12:54:29.576210:    :-:0x1a:<0,0,->:------------ Stage 7 ------------
:12-01 12:54:29.579855:    :-:0x1a:<0,0,->:------------ Stage 8 ------------
:12-01 12:54:29.583506:    :-:0x1a:<0,0,->:------------ Stage 9 ------------
:12-01 12:54:29.587152:    :-:0x1a:<0,0,->:------------ Stage 10 ------------
:12-01 12:54:29.590819:    :-:0x1a:<0,0,->:------------ Stage 11 ------------
:12-01 12:54:29.597199:        :-:0x1a:<0,0,->:Egress Deparser Headers:
:12-01 12:54:29.597282:        :-:0x1a:<0,0,->:Header ethernet is valid
:12-01 12:54:29.597300:        :-:0x1a:<0,0,->:Header fabric_header is valid
:12-01 12:54:29.597315:        :-:0x1a:<0,0,->:Header fabric_header_cpu is valid
:12-01 12:54:29.597329:        :-:0x1a:<0,0,->:Header fabric_payload_header is valid
:12-01 12:54:29.602880:    :-:0x1a:<0,0,0>:========== Tx Pkt to port 1 (120 bytes) ==========
:12-01 12:54:29.602909:    :-:0x1a:<0,0,0>:Packet :
:12-01 12:54:29.602927:        :-:0x1a:<0,0,0>:ff ff ff ff ff ff 00 06 07 08 09 0a 90 00 a0 00 
:12-01 12:54:29.602947:        :-:0x1a:<0,0,0>:00 00 00 00 00 01 00 00 00 00 00 00 08 06 00 01 
:12-01 12:54:29.602967:        :-:0x1a:<0,0,0>:08 00 06 04 00 01 00 06 07 08 09 0a c0 a8 00 01 
:12-01 12:54:29.602986:        :-:0x1a:<0,0,0>:00 00 00 00 00 00 c0 a8 00 02 00 00 00 00 00 00 
:12-01 12:54:29.603387:    :-:-:<0,0,0>:Waiting for packets to process
