;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 10, @10
	JMP @12, #200
	SUB 10, @10
	MOV -7, <-20
	JMN 1, -1
	SLT #270, <1
	SPL <127, 106
	MOV -7, <-20
	SPL -100, -209
	SUB @121, 103
	JMP 1, -1
	ADD 210, 60
	MOV -7, <-20
	JMN 0, <2
	JMN 0, <2
	SUB 121, 0
	SLT 350, -220
	SUB -1, <-20
	SUB -1, <-20
	DJN @12, #200
	ADD <10, -42
	SUB 210, 60
	JMN <730, -1
	JMN 1, @-0
	SUB @187, 106
	SUB 121, 0
	SUB 121, 0
	SUB 121, 0
	JMN <700, #-1
	SUB @0, @2
	SUB @0, @2
	SUB 121, 0
	SUB @187, 106
	CMP @121, 103
	MOV -1, <-20
	MOV -1, <-20
	ADD @5, -12
	SPL 380, <-220
	SPL 380, <-220
	SPL 380, <-220
	SUB @121, 103
	ADD 3, 21
	SUB 12, @0
	SUB 12, @0
	ADD 3, 21
