vhdl work "D:\Lab_4_as18181_dsw9740\Lab 1-2\Processor_Sim\common.vhd"
vhdl work "D:\Lab_4_as18181_dsw9740\Lab 1-2\Processor_Sim\Registers.vhd"
vhdl work "D:\Lab_4_as18181_dsw9740\Lab 1-2\Processor_Sim\PC.vhd"
vhdl work "D:\Lab_4_as18181_dsw9740\Lab 1-2\Processor_Sim\Instructions_ROM.vhd"
vhdl work "D:\Lab_4_as18181_dsw9740\Lab 1-2\Processor_Sim\Decoder.vhd"
vhdl work "D:\Lab_4_as18181_dsw9740\Lab 1-2\Processor_Sim\Controller.vhd"
vhdl work "D:\Lab_4_as18181_dsw9740\Lab 1-2\Processor_Sim\ALU.vhd"
vhdl work "D:\Lab_4_as18181_dsw9740\Lab 1-2\Processor_Sim\top_processor_FPGA.vhd"
