Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.2.1.288.0

Wed Jun 26 14:55:10 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 7_High-Performance_1.0V -hsp m -pwrprd -html -rpt Mycpu_impl_1.twr Mycpu_impl_1.udb -gui -msgset C:/Users/javos/workspace/Mycpu/promote.xml

-------------------------------------------
Design:          Mycpu
Family:          LFD2NX
Device:          LFD2NX-40
Package:         CABGA196
Performance:     7_High-Performance_1.0V
Package Status:                     Final          Version 4
Performance Hardware Data Status :   Final Version 107.1
-------------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade 7_High-Performance_1.0V Corner at 85 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Setup at Speed Grade 7_High-Performance_1.0V Corner at 0 Degrees
        3.1  Clock Summary
        3.2  Endpoint slacks
        3.3  Detailed Report
    4  Hold at Speed Grade m Corner at 0 Degrees
        4.1  Endpoint slacks
        4.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {pll0_inst_clkos_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] 
create_generated_clock -name {pll0_inst_clkop_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 6 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] 
create_clock -name {osc0_inst_hf_clk_out_o} -period 55.556 -waveform {0.000 27.778} [get_pins osc0_inst/lscc_osc_inst/gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT]
set_clock_uncertainty 5 [get_clocks {pll0_inst_clkop_o_net pll0_inst_clkos_o_net}]

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 99.7654%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade 7_High-Performance_1.0V Corner at 85 Degrees    Timing Errors: 2532 endpoints;  Total Negative Slack: 6363.711 ns 
 Setup at Speed Grade 7_High-Performance_1.0V Corner at 0 Degrees     Timing Errors: 2515 endpoints;  Total Negative Slack: 6339.119 ns 
 Hold at Speed Grade m Corner at 0 Degrees                            Timing Errors: 6983 endpoints;  Total Negative Slack: 28871.360 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_4/secured_instance_59_4/secured_instance_54_36/secured_instance_49_34/Q                           
                                        |          No required time
uart0_inst/lscc_uart_inst/u_txmitt/nfifo_fsm.tx_output.ff_inst/Q                           
                                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_6/DF                           
                                        |           No arrival time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_7/DF                           
                                        |           No arrival time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_8/DF                           
                                        |           No arrival time
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_9/LSR                           
                                        |           No arrival time
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_4/secured_instance_59_2/secured_instance_46_4/DF                           
                                        |           No arrival time
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_4/secured_instance_59_3/secured_instance_47_5/DF                           
                                        |           No arrival time
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genblk1.u_BB_data.PIC_inst_in/D                           
                                        |           No arrival time
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[3].genblk1.genblk1.u_BB_data.PIC_inst_in/D                           
                                        |           No arrival time
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[2].genblk1.genblk1.u_BB_data.PIC_inst_in/D                           
                                        |           No arrival time
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[1].genblk1.genblk1.u_BB_data.PIC_inst_in/D                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        15
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
led_o[0]                                |                     input
led_o[3]                                |                     input
led_o[2]                                |                     input
led_o[1]                                |                     input
led_o[4]                                |                     input
led_o[7]                                |                     input
led_o[6]                                |                     input
led_o[5]                                |                     input
scl0                                    |                     input
sda0                                    |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        27
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade 7_High-Performance_1.0V Corner at 85 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "pll0_inst_clkop_o_net"
=======================
create_generated_clock -name {pll0_inst_clkop_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 6 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |             Target |           9.259 ns |        107.999 MHz 
                                        | Actual (all paths) |          15.211 ns |         65.742 MHz 
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_4482/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           3.704 ns |        269.978 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |                     9.259 ns |            slack = -1.539 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "pll0_inst_clkos_o_net"
=======================
create_generated_clock -name {pll0_inst_clkos_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |          12.876 ns |         77.664 MHz 
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genblk1.u_BB_data.PIC_inst_in/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                     9.259 ns |            slack = -0.228 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.3 Clock "osc0_inst_hf_clk_out_o"
=======================
create_clock -name {osc0_inst_hf_clk_out_o} -period 55.556 -waveform {0.000 27.778} [get_pins osc0_inst/lscc_osc_inst/gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From osc0_inst_hf_clk_out_o            |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |           4.354 ns |        229.674 MHz 
osc0_inst/lscc_osc_inst/gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT (MPW)                                                                
                                        |   (50% duty cycle) |           4.354 ns |        229.674 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                         ---- |                      No path 
 From pll0_inst_clkos_o_net             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/CE              
                                         |   -5.953 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[17].ff_inst/CE              
                                         |   -5.953 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[20].ff_inst/CE              
                                         |   -5.946 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/DF              
                                         |   -5.938 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[28].ff_inst/CE              
                                         |   -5.922 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[26].ff_inst/CE              
                                         |   -5.922 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[24].ff_inst/CE              
                                         |   -5.922 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/CE              
                                         |   -5.922 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[10].ff_inst/CE              
                                         |   -5.922 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[5].ff_inst/CE              
                                         |   -5.922 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|        2532 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/CE  (SLICE_R42C50B)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.6% (route), 36.4% (logic)
Clock Skew       : -0.400 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.281 ns 
Path Slack       : -5.952 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.367                  6.291  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.887                  7.178  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.354                  7.532  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.475                  8.007  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.268                  8.275  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.505                  8.780  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.397                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.353                  9.794  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.764                 10.558  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.268                 10.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.334                 11.160  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.268                 11.428  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.208                 11.636  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.259                 11.895  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.696                 12.591  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.259                 12.850  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.129                 13.979  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.259                 14.238  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.522                 14.760  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.268                 15.028  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.744                 15.772  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.772  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.743                 14.783  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 14.783  1       
                                                                   Uncertainty       -(5.000)                  9.783  
                                                                   Common Path Skew     0.281                 10.064  
                                                                   Setup time        -(0.245)                  9.819  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                  9.819  
Arrival Time                                                                                               -(15.772)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.952  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[17].ff_inst/CE  (SLICE_R41C50D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.6% (route), 36.4% (logic)
Clock Skew       : -0.400 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.281 ns 
Path Slack       : -5.952 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.367                  6.291  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.887                  7.178  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.354                  7.532  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.475                  8.007  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.268                  8.275  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.505                  8.780  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.397                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.353                  9.794  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.764                 10.558  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.268                 10.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.334                 11.160  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.268                 11.428  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.208                 11.636  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.259                 11.895  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.696                 12.591  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.259                 12.850  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.129                 13.979  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.259                 14.238  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.522                 14.760  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.268                 15.028  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.744                 15.772  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[17].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.772  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.743                 14.783  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[17].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 14.783  1       
                                                                   Uncertainty       -(5.000)                  9.783  
                                                                   Common Path Skew     0.281                 10.064  
                                                                   Setup time        -(0.245)                  9.819  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                  9.819  
Arrival Time                                                                                               -(15.772)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.952  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[20].ff_inst/CE  (SLICE_R42C49D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.8% (route), 36.2% (logic)
Clock Skew       : -0.400 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.337 ns 
Path Slack       : -5.945 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.367                  6.291  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.887                  7.178  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.354                  7.532  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.475                  8.007  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.268                  8.275  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.505                  8.780  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.397                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.353                  9.794  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.764                 10.558  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.268                 10.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.334                 11.160  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.268                 11.428  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.208                 11.636  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.259                 11.895  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.696                 12.591  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.259                 12.850  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.129                 13.979  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.259                 14.238  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.522                 14.760  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.268                 15.028  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.793                 15.821  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[20].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.821  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.743                 14.783  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[20].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 14.783  1       
                                                                   Uncertainty       -(5.000)                  9.783  
                                                                   Common Path Skew     0.337                 10.120  
                                                                   Setup time        -(0.245)                  9.875  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                  9.875  
Arrival Time                                                                                               -(15.821)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.945  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/DF  (SLICE_R35C51C)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 17
Delay Ratio      : 59.3% (route), 40.7% (logic)
Clock Skew       : -0.400 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.281 ns 
Path Slack       : -5.937 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY         0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY             2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.990  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.990  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY             2.934                  5.924  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN             0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL               0.367                  6.291  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY             0.887                  7.178  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL             0.354                  7.532  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY             0.475                  8.007  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL              0.268                  8.275  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY             0.505                  8.780  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL           0.397                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY             0.000                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL          0.066                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY             0.000                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL          0.066                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY             0.000                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL          0.066                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY             0.000                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL          0.066                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY             0.000                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL           0.353                  9.794  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY             0.764                 10.558  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL              0.268                 10.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY             0.334                 11.160  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL              0.268                 11.428  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY             0.208                 11.636  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL              0.259                 11.895  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY             0.696                 12.591  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL              0.259                 12.850  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY             1.002                 13.852  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_1_sqmuxa_d_N_5L8_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_1_sqmuxa_d_N_5L8_cZ/Z
                                          SLICE_R36C50A            CTOF_DEL              0.268                 14.120  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_1_sqmuxa_d_N_5L8
                                                                   NET DELAY             0.337                 14.457  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_1_sqmuxa_d_cZ/C->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_1_sqmuxa_d_cZ/Z
                                          SLICE_R36C52A            CTOF_DEL              0.268                 14.725  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_1_sqmuxa_d
                                                                   NET DELAY             0.334                 15.059  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_8_m_RNO_0/A->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_8_m_RNO_0/Z
                                          SLICE_R34C52D            CTOF_DEL              0.268                 15.327  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_0_sn_N_3
                                                                   NET DELAY             0.479                 15.806  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_8_m/C->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_8_m/Z
                                          SLICE_R35C51C            CTOF_DEL              0.268                 16.074  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_8
                                                                   NET DELAY             0.000                 16.074  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/DF
                                                                   ENDPOINT              0.000                 16.074  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
                                                                   CONSTRAINT            0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY         0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY             2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                 12.040  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                 12.040  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY             2.743                 14.783  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN             0.000                 14.783  1       
                                                                   Uncertainty        -(5.000)                  9.783  
                                                                   Common Path Skew      0.281                 10.064  
                                                                   Setup time        -(-0.072)                 10.136  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                  10.136  
Arrival Time                                                                                                -(16.074)  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                           -5.937  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[28].ff_inst/CE  (SLICE_R39C48B)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.7% (route), 36.3% (logic)
Clock Skew       : -0.400 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.337 ns 
Path Slack       : -5.921 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.367                  6.291  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.887                  7.178  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.354                  7.532  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.475                  8.007  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.268                  8.275  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.505                  8.780  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.397                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.353                  9.794  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.764                 10.558  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.268                 10.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.334                 11.160  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.268                 11.428  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.208                 11.636  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.259                 11.895  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.696                 12.591  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.259                 12.850  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.129                 13.979  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.259                 14.238  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.522                 14.760  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.268                 15.028  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.769                 15.797  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[28].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.797  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.743                 14.783  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[28].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 14.783  1       
                                                                   Uncertainty       -(5.000)                  9.783  
                                                                   Common Path Skew     0.337                 10.120  
                                                                   Setup time        -(0.245)                  9.875  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                  9.875  
Arrival Time                                                                                               -(15.797)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.921  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[26].ff_inst/CE  (SLICE_R41C48C)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.7% (route), 36.3% (logic)
Clock Skew       : -0.400 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.337 ns 
Path Slack       : -5.921 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.367                  6.291  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.887                  7.178  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.354                  7.532  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.475                  8.007  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.268                  8.275  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.505                  8.780  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.397                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.353                  9.794  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.764                 10.558  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.268                 10.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.334                 11.160  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.268                 11.428  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.208                 11.636  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.259                 11.895  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.696                 12.591  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.259                 12.850  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.129                 13.979  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.259                 14.238  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.522                 14.760  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.268                 15.028  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.769                 15.797  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[26].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.797  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.743                 14.783  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[26].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 14.783  1       
                                                                   Uncertainty       -(5.000)                  9.783  
                                                                   Common Path Skew     0.337                 10.120  
                                                                   Setup time        -(0.245)                  9.875  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                  9.875  
Arrival Time                                                                                               -(15.797)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.921  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[24].ff_inst/CE  (SLICE_R41C49D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.7% (route), 36.3% (logic)
Clock Skew       : -0.400 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.337 ns 
Path Slack       : -5.921 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.367                  6.291  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.887                  7.178  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.354                  7.532  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.475                  8.007  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.268                  8.275  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.505                  8.780  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.397                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.353                  9.794  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.764                 10.558  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.268                 10.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.334                 11.160  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.268                 11.428  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.208                 11.636  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.259                 11.895  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.696                 12.591  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.259                 12.850  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.129                 13.979  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.259                 14.238  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.522                 14.760  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.268                 15.028  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.769                 15.797  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[24].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.797  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.743                 14.783  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[24].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 14.783  1       
                                                                   Uncertainty       -(5.000)                  9.783  
                                                                   Common Path Skew     0.337                 10.120  
                                                                   Setup time        -(0.245)                  9.875  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                  9.875  
Arrival Time                                                                                               -(15.797)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.921  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/CE  (SLICE_R39C48C)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.7% (route), 36.3% (logic)
Clock Skew       : -0.400 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.337 ns 
Path Slack       : -5.921 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.367                  6.291  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.887                  7.178  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.354                  7.532  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.475                  8.007  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.268                  8.275  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.505                  8.780  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.397                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.353                  9.794  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.764                 10.558  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.268                 10.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.334                 11.160  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.268                 11.428  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.208                 11.636  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.259                 11.895  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.696                 12.591  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.259                 12.850  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.129                 13.979  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.259                 14.238  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.522                 14.760  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.268                 15.028  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.769                 15.797  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.797  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.743                 14.783  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 14.783  1       
                                                                   Uncertainty       -(5.000)                  9.783  
                                                                   Common Path Skew     0.337                 10.120  
                                                                   Setup time        -(0.245)                  9.875  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                  9.875  
Arrival Time                                                                                               -(15.797)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.921  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[10].ff_inst/CE  (SLICE_R39C48D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.7% (route), 36.3% (logic)
Clock Skew       : -0.400 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.337 ns 
Path Slack       : -5.921 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.367                  6.291  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.887                  7.178  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.354                  7.532  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.475                  8.007  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.268                  8.275  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.505                  8.780  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.397                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.353                  9.794  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.764                 10.558  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.268                 10.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.334                 11.160  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.268                 11.428  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.208                 11.636  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.259                 11.895  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.696                 12.591  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.259                 12.850  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.129                 13.979  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.259                 14.238  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.522                 14.760  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.268                 15.028  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.769                 15.797  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[10].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.797  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.743                 14.783  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[10].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 14.783  1       
                                                                   Uncertainty       -(5.000)                  9.783  
                                                                   Common Path Skew     0.337                 10.120  
                                                                   Setup time        -(0.245)                  9.875  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                  9.875  
Arrival Time                                                                                               -(15.797)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.921  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[5].ff_inst/CE  (SLICE_R41C48D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.7% (route), 36.3% (logic)
Clock Skew       : -0.400 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.337 ns 
Path Slack       : -5.921 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.367                  6.291  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.887                  7.178  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.354                  7.532  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.475                  8.007  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.268                  8.275  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.505                  8.780  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.397                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.177  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.243  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.309  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.375  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.441  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.353                  9.794  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.764                 10.558  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.268                 10.826  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.334                 11.160  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.268                 11.428  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.208                 11.636  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.259                 11.895  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.696                 12.591  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.259                 12.850  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.129                 13.979  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.259                 14.238  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.522                 14.760  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.268                 15.028  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.769                 15.797  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[5].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.797  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.743                 14.783  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[5].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 14.783  1       
                                                                   Uncertainty       -(5.000)                  9.783  
                                                                   Common Path Skew     0.337                 10.120  
                                                                   Setup time        -(0.245)                  9.875  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                  9.875  
Arrival Time                                                                                               -(15.797)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.921  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Setup at Speed Grade 7_High-Performance_1.0V Corner at 0 Degrees
===============================================================

3.1  Clock Summary
=======================

3.1.1 Clock "pll0_inst_clkop_o_net"
=======================
create_generated_clock -name {pll0_inst_clkop_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 6 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |             Target |           9.259 ns |        107.999 MHz 
                                        | Actual (all paths) |          15.142 ns |         66.041 MHz 
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_4482/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           3.704 ns |        269.978 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |                     9.259 ns |            slack = -1.509 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.2 Clock "pll0_inst_clkos_o_net"
=======================
create_generated_clock -name {pll0_inst_clkos_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |          12.838 ns |         77.894 MHz 
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genblk1.u_BB_data.PIC_inst_in/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                     9.259 ns |            slack = -0.328 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.3 Clock "osc0_inst_hf_clk_out_o"
=======================
create_clock -name {osc0_inst_hf_clk_out_o} -period 55.556 -waveform {0.000 27.778} [get_pins osc0_inst/lscc_osc_inst/gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From osc0_inst_hf_clk_out_o            |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |           4.354 ns |        229.674 MHz 
osc0_inst/lscc_osc_inst/gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT (MPW)                                                                
                                        |   (50% duty cycle) |           4.354 ns |        229.674 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                         ---- |                      No path 
 From pll0_inst_clkos_o_net             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/CE              
                                         |   -5.884 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[17].ff_inst/CE              
                                         |   -5.884 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[20].ff_inst/CE              
                                         |   -5.869 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/DF              
                                         |   -5.859 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[15].ff_inst/CE              
                                         |   -5.840 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[24].ff_inst/CE              
                                         |   -5.837 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/CE              
                                         |   -5.837 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[10].ff_inst/CE              
                                         |   -5.837 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[5].ff_inst/CE              
                                         |   -5.837 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[3].ff_inst/CE              
                                         |   -5.837 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|        2515 
                                         |             
-------------------------------------------------------

3.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/CE  (SLICE_R42C50B)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.2% (route), 36.8% (logic)
Clock Skew       : -0.416 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.292 ns 
Path Slack       : -5.883 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.372                  6.550  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.882                  7.432  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.350                  7.782  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.468                  8.250  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.262                  8.512  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.502                  9.014  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.402                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.358                 10.038  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.723                 10.761  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.272                 11.033  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.319                 11.352  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.272                 11.624  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.201                 11.825  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.262                 12.087  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.691                 12.778  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.262                 13.040  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.121                 14.161  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.262                 14.423  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.519                 14.942  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.262                 15.204  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.761                 15.965  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.965  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.865                 15.021  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 15.021  1       
                                                                   Uncertainty       -(5.000)                 10.021  
                                                                   Common Path Skew     0.292                 10.313  
                                                                   Setup time        -(0.232)                 10.081  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 10.081  
Arrival Time                                                                                               -(15.965)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.883  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[17].ff_inst/CE  (SLICE_R41C50D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.2% (route), 36.8% (logic)
Clock Skew       : -0.416 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.292 ns 
Path Slack       : -5.883 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.372                  6.550  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.882                  7.432  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.350                  7.782  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.468                  8.250  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.262                  8.512  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.502                  9.014  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.402                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.358                 10.038  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.723                 10.761  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.272                 11.033  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.319                 11.352  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.272                 11.624  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.201                 11.825  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.262                 12.087  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.691                 12.778  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.262                 13.040  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.121                 14.161  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.262                 14.423  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.519                 14.942  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.262                 15.204  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.761                 15.965  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[17].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.965  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.865                 15.021  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[17].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 15.021  1       
                                                                   Uncertainty       -(5.000)                 10.021  
                                                                   Common Path Skew     0.292                 10.313  
                                                                   Setup time        -(0.232)                 10.081  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 10.081  
Arrival Time                                                                                               -(15.965)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.883  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[20].ff_inst/CE  (SLICE_R42C49D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.4% (route), 36.6% (logic)
Clock Skew       : -0.416 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.351 ns 
Path Slack       : -5.868 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.372                  6.550  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.882                  7.432  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.350                  7.782  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.468                  8.250  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.262                  8.512  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.502                  9.014  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.402                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.358                 10.038  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.723                 10.761  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.272                 11.033  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.319                 11.352  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.272                 11.624  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.201                 11.825  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.262                 12.087  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.691                 12.778  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.262                 13.040  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.121                 14.161  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.262                 14.423  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.519                 14.942  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.262                 15.204  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.805                 16.009  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[20].ff_inst/CE
                                                                   ENDPOINT             0.000                 16.009  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.865                 15.021  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[20].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 15.021  1       
                                                                   Uncertainty       -(5.000)                 10.021  
                                                                   Common Path Skew     0.351                 10.372  
                                                                   Setup time        -(0.232)                 10.140  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 10.140  
Arrival Time                                                                                               -(16.009)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.868  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/DF  (SLICE_R35C51C)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 17
Delay Ratio      : 58.8% (route), 41.2% (logic)
Clock Skew       : -0.416 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.292 ns 
Path Slack       : -5.858 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY         0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY             3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  3.114  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  3.114  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY             3.064                  6.178  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN             0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL               0.372                  6.550  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY             0.882                  7.432  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL             0.350                  7.782  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY             0.468                  8.250  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL              0.262                  8.512  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY             0.502                  9.014  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL           0.402                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY             0.000                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL          0.066                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY             0.000                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL          0.066                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY             0.000                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL          0.066                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY             0.000                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL          0.066                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY             0.000                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL           0.358                 10.038  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY             0.723                 10.761  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL              0.272                 11.033  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY             0.319                 11.352  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL              0.272                 11.624  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY             0.201                 11.825  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL              0.262                 12.087  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY             0.691                 12.778  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL              0.262                 13.040  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY             0.995                 14.035  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_1_sqmuxa_d_N_5L8_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_1_sqmuxa_d_N_5L8_cZ/Z
                                          SLICE_R36C50A            CTOF_DEL              0.262                 14.297  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_1_sqmuxa_d_N_5L8
                                                                   NET DELAY             0.340                 14.637  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_1_sqmuxa_d_cZ/C->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_1_sqmuxa_d_cZ/Z
                                          SLICE_R36C52A            CTOF_DEL              0.272                 14.909  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_1_sqmuxa_d
                                                                   NET DELAY             0.319                 15.228  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_8_m_RNO_0/A->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_8_m_RNO_0/Z
                                          SLICE_R34C52D            CTOF_DEL              0.262                 15.490  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_0_sn_N_3
                                                                   NET DELAY             0.483                 15.973  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_8_m/C->ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_8_m/Z
                                          SLICE_R35C51C            CTOF_DEL              0.272                 16.245  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o_8
                                                                   NET DELAY             0.000                 16.245  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/DF
                                                                   ENDPOINT              0.000                 16.245  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
                                                                   CONSTRAINT            0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY         0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY             2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                 12.156  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                 12.156  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY             2.865                 15.021  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/ahbl_hreadyout_o.ff_inst/CLK
                                                                   CLOCK PIN             0.000                 15.021  1       
                                                                   Uncertainty        -(5.000)                 10.021  
                                                                   Common Path Skew      0.292                 10.313  
                                                                   Setup time        -(-0.073)                 10.386  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                  10.386  
Arrival Time                                                                                                -(16.245)  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                           -5.858  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[15].ff_inst/CE  (SLICE_R39C49D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : -0.416 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.351 ns 
Path Slack       : -5.839 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.372                  6.550  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.882                  7.432  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.350                  7.782  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.468                  8.250  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.262                  8.512  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.502                  9.014  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.402                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.358                 10.038  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.723                 10.761  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.272                 11.033  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.319                 11.352  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.272                 11.624  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.201                 11.825  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.262                 12.087  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.691                 12.778  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.262                 13.040  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.121                 14.161  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.262                 14.423  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.519                 14.942  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.262                 15.204  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.776                 15.980  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[15].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.980  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.865                 15.021  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[15].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 15.021  1       
                                                                   Uncertainty       -(5.000)                 10.021  
                                                                   Common Path Skew     0.351                 10.372  
                                                                   Setup time        -(0.232)                 10.140  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 10.140  
Arrival Time                                                                                               -(15.980)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.839  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[24].ff_inst/CE  (SLICE_R41C49D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : -0.416 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.351 ns 
Path Slack       : -5.836 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.372                  6.550  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.882                  7.432  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.350                  7.782  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.468                  8.250  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.262                  8.512  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.502                  9.014  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.402                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.358                 10.038  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.723                 10.761  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.272                 11.033  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.319                 11.352  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.272                 11.624  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.201                 11.825  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.262                 12.087  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.691                 12.778  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.262                 13.040  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.121                 14.161  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.262                 14.423  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.519                 14.942  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.262                 15.204  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.773                 15.977  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[24].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.977  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.865                 15.021  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[24].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 15.021  1       
                                                                   Uncertainty       -(5.000)                 10.021  
                                                                   Common Path Skew     0.351                 10.372  
                                                                   Setup time        -(0.232)                 10.140  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 10.140  
Arrival Time                                                                                               -(15.977)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.836  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/CE  (SLICE_R39C48C)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : -0.416 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.351 ns 
Path Slack       : -5.836 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.372                  6.550  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.882                  7.432  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.350                  7.782  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.468                  8.250  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.262                  8.512  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.502                  9.014  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.402                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.358                 10.038  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.723                 10.761  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.272                 11.033  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.319                 11.352  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.272                 11.624  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.201                 11.825  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.262                 12.087  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.691                 12.778  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.262                 13.040  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.121                 14.161  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.262                 14.423  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.519                 14.942  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.262                 15.204  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.773                 15.977  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.977  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.865                 15.021  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 15.021  1       
                                                                   Uncertainty       -(5.000)                 10.021  
                                                                   Common Path Skew     0.351                 10.372  
                                                                   Setup time        -(0.232)                 10.140  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 10.140  
Arrival Time                                                                                               -(15.977)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.836  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[10].ff_inst/CE  (SLICE_R39C48D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : -0.416 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.351 ns 
Path Slack       : -5.836 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.372                  6.550  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.882                  7.432  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.350                  7.782  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.468                  8.250  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.262                  8.512  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.502                  9.014  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.402                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.358                 10.038  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.723                 10.761  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.272                 11.033  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.319                 11.352  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.272                 11.624  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.201                 11.825  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.262                 12.087  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.691                 12.778  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.262                 13.040  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.121                 14.161  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.262                 14.423  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.519                 14.942  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.262                 15.204  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.773                 15.977  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[10].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.977  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.865                 15.021  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[10].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 15.021  1       
                                                                   Uncertainty       -(5.000)                 10.021  
                                                                   Common Path Skew     0.351                 10.372  
                                                                   Setup time        -(0.232)                 10.140  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 10.140  
Arrival Time                                                                                               -(15.977)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.836  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[5].ff_inst/CE  (SLICE_R41C48D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : -0.416 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.351 ns 
Path Slack       : -5.836 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.372                  6.550  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.882                  7.432  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.350                  7.782  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.468                  8.250  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.262                  8.512  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.502                  9.014  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.402                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.358                 10.038  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.723                 10.761  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.272                 11.033  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.319                 11.352  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.272                 11.624  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.201                 11.825  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.262                 12.087  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.691                 12.778  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.262                 13.040  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.121                 14.161  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.262                 14.423  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.519                 14.942  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.262                 15.204  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.773                 15.977  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[5].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.977  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.865                 15.021  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[5].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 15.021  1       
                                                                   Uncertainty       -(5.000)                 10.021  
                                                                   Common Path Skew     0.351                 10.372  
                                                                   Setup time        -(0.232)                 10.140  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 10.140  
Arrival Time                                                                                               -(15.977)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.836  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q  (SLICE_R45C21D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[3].ff_inst/CE  (SLICE_R38C48D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 15
Delay Ratio      : 63.3% (route), 36.7% (logic)
Clock Skew       : -0.416 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.351 ns 
Path Slack       : -5.836 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_3657/Q
                                          SLICE_R45C21D            REG_DEL              0.372                  6.550  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_465
                                                                   NET DELAY            0.882                  7.432  4       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/A->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2515/Z
                                          SLICE_R33C25D            CTOOF_DEL            0.350                  7.782  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_617
                                                                   NET DELAY            0.468                  8.250  7       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/B->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_1366/Z
                                          SLICE_R35C27C            CTOF_DEL             0.262                  8.512  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_3351
                                                                   NET DELAY            0.502                  9.014  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/A0->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2491/COUT
                                          SLICE_R33C26B            C0TOFCO_DEL          0.402                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5048
                                                                   NET DELAY            0.000                  9.416  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2490/COUT
                                          SLICE_R33C26C            FCITOFCO_DEL         0.066                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5047
                                                                   NET DELAY            0.000                  9.482  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2489/COUT
                                          SLICE_R33C26D            FCITOFCO_DEL         0.066                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5046
                                                                   NET DELAY            0.000                  9.548  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2488/COUT
                                          SLICE_R33C27A            FCITOFCO_DEL         0.066                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5045
                                                                   NET DELAY            0.000                  9.614  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2487/COUT
                                          SLICE_R33C27B            FCITOFCO_DEL         0.066                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_signal_39_5044
                                                                   NET DELAY            0.000                  9.680  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/CIN->cpu0_inst/riscvsmall_inst/secured_instance_40_5/secured_instance_39_2486/S1
                                          SLICE_R33C27C            FCITOF1_DEL          0.358                 10.038  10      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[1].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl0_inst_AHBL_M00_interconnect_HADDR[12]
                                                                   NET DELAY            0.723                 10.761  10      
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/B->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_165/Z
                                          SLICE_R34C38C            CTOF_DEL             0.272                 11.033  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_392
                                                                   NET DELAY            0.319                 11.352  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_166/Z
                                          SLICE_R34C37B            CTOF_DEL             0.272                 11.624  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_393
                                                                   NET DELAY            0.201                 11.825  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/C->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_167/Z
                                          SLICE_R34C37A            CTOF_DEL             0.262                 12.087  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_signal_21_207
                                                                   NET DELAY            0.691                 12.778  3       
cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/D->cpu0_inst/riscvsmall_inst/secured_instance_40_1/secured_instance_21_168/Z
                                          SLICE_R42C35C            CTOF_DEL             0.262                 13.040  29      
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            1.121                 14.161  29      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/D->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn_cZ/Z
                                          SLICE_R33C50A            CTOF_DEL             0.262                 14.423  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_sn
                                                                   NET DELAY            0.519                 14.942  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/B->ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb_cZ/Z
                                          SLICE_R34C53B            CTOF_DEL             0.262                 15.204  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/un2_ns_ahbl_sm_1_mb_mb_mb_mb
                                                                   NET DELAY            0.773                 15.977  27      
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[3].ff_inst/CE
                                                                   ENDPOINT             0.000                 15.977  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.865                 15.021  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[3].ff_inst/CLK
                                                                   CLOCK PIN            0.000                 15.021  1       
                                                                   Uncertainty       -(5.000)                 10.021  
                                                                   Common Path Skew     0.351                 10.372  
                                                                   Setup time        -(0.232)                 10.140  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 10.140  
Arrival Time                                                                                               -(15.977)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -5.836  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
4  Hold at Speed Grade m Corner at 0 Degrees
===============================================================

4.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_116/secured_instance_67_0/secured_instance_66_0/secured_instance_65_0/secured_instance_64_244/WD0              
                                         |   -4.912 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_done_d1_r.ff_inst/DF              
                                         |   -4.901 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[5].ff_inst/DF              
                                         |   -4.901 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[20].ff_inst/DF              
                                         |   -4.896 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[29].ff_inst/DF              
                                         |   -4.869 ns 
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_115/secured_instance_63_0/secured_instance_62_0/secured_instance_61_0/secured_instance_60_230/WAD2              
                                         |   -4.865 ns 
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_4/secured_instance_36_50/DF              
                                         |   -4.862 ns 
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_116/secured_instance_67_0/secured_instance_66_0/secured_instance_65_0/secured_instance_64_250/WD0              
                                         |   -4.855 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[17].ff_inst/DF              
                                         |   -4.849 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[2].ff_inst/DF              
                                         |   -4.843 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |        6983 
                                         |             
-------------------------------------------------------

4.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_4/secured_instance_59_5/secured_instance_58_19/secured_instance_57_24/Q  (SLICE_R36C76B)
Path End         : i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_116/secured_instance_67_0/secured_instance_66_0/secured_instance_65_0/secured_instance_64_244/WD0  (SLICE_R34C76C)
Source Clock     : pll0_inst_clkos_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 39.7% (route), 60.3% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.160 ns 
Path Slack       : -4.912 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  844     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.398                  2.811  844     
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_4/secured_instance_59_5/secured_instance_58_19/secured_instance_57_24/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_4/secured_instance_59_5/secured_instance_58_19/secured_instance_57_24/CLK->i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_4/secured_instance_59_5/secured_instance_58_19/secured_instance_57_24/Q
                                          SLICE_R36C76B            REG_DEL            0.178                  2.989  4       
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_4/secured_instance_59_5/secured_instance_58_19/secured_signal_57_7
                                                                   NET DELAY          0.117                  3.106  4       
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_116/secured_instance_67_0/secured_instance_66_0/secured_instance_65_0/secured_instance_64_244/WD0
                                                                   ENDPOINT           0.000                  3.106  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.506  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  844     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  2.984  844     
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_116/secured_instance_67_0/secured_instance_66_0/secured_instance_65_0/secured_instance_64_244/WCK
                                                                   CLOCK PIN          0.000                  2.984  1       
                                                                   Uncertainty        5.000                  7.984  
                                                                   Common Path Skew  -0.160                  7.824  
                                                                   Hold time          0.194                  8.018  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -8.018  
Arrival Time                                                                                                 3.106  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                        -4.912  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_done_r.ff_inst/Q  (SLICE_R34C57D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_done_d1_r.ff_inst/DF  (SLICE_R33C57B)
Source Clock     : pll0_inst_clkos_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 1
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : -4.901 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  844     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.398                  2.811  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_done_r.ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_done_r.ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_done_r.ff_inst/Q
                                          SLICE_R34C57D            REG_DEL            0.173                  2.984  2       
ahbl2apb0_inst/lscc_ahbl2apb_inst/p_done_r
                                                                   NET DELAY          0.103                  3.087  2       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_done_d1_r.ff_inst/DF
                                                                   ENDPOINT           0.000                  3.087  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.506  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.478                  2.984  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.h_done_d1_r.ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.984  1       
                                                                   Uncertainty        5.000                  7.984  
                                                                   Common Path Skew  -0.093                  7.891  
                                                                   Hold time          0.097                  7.988  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -7.988  
Arrival Time                                                                                                 3.087  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                        -4.901  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[5].ff_inst/Q  (SLICE_R38C50C)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[5].ff_inst/DF  (SLICE_R39C50B)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : -4.900 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  2.811  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[5].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[5].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[5].ff_inst/Q
                                          SLICE_R38C50C            REG_DEL            0.173                  2.984  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r[5]
                                                                   NET DELAY          0.103                  3.087  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[5].ff_inst/DF
                                                                   ENDPOINT           0.000                  3.087  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  844     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  2.983  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[5].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.983  1       
                                                                   Uncertainty        5.000                  7.983  
                                                                   Common Path Skew  -0.093                  7.890  
                                                                   Hold time          0.097                  7.987  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -7.987  
Arrival Time                                                                                                 3.087  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                        -4.900  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[20].ff_inst/Q  (SLICE_R42C49D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[20].ff_inst/DF  (SLICE_R42C50C)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : -4.895 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  2.811  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[20].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[20].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[20].ff_inst/Q
                                          SLICE_R42C49D            REG_DEL            0.173                  2.984  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[20]
                                                                   NET DELAY          0.108                  3.092  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[20].ff_inst/DF
                                                                   ENDPOINT           0.000                  3.092  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  844     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  2.983  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[20].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.983  1       
                                                                   Uncertainty        5.000                  7.983  
                                                                   Common Path Skew  -0.093                  7.890  
                                                                   Hold time          0.097                  7.987  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -7.987  
Arrival Time                                                                                                 3.092  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                        -4.895  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/Q  (SLICE_R42C50B)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[29].ff_inst/DF  (SLICE_R42C51A)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : -4.868 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  2.811  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[29].ff_inst/Q
                                          SLICE_R42C50B            REG_DEL            0.173                  2.984  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[29]
                                                                   NET DELAY          0.135                  3.119  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[29].ff_inst/DF
                                                                   ENDPOINT           0.000                  3.119  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  844     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  2.983  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[29].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.983  1       
                                                                   Uncertainty        5.000                  7.983  
                                                                   Common Path Skew  -0.093                  7.890  
                                                                   Hold time          0.097                  7.987  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -7.987  
Arrival Time                                                                                                 3.119  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                        -4.868  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_115/secured_instance_63_0/secured_instance_62_0/secured_instance_61_0/secured_instance_60_178/Q  (SLICE_R52C60C)
Path End         : i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_115/secured_instance_63_0/secured_instance_62_0/secured_instance_61_0/secured_instance_60_230/WAD2  (SLICE_R51C60C)
Source Clock     : pll0_inst_clkos_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 50.3% (route), 49.7% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.160 ns 
Path Slack       : -4.865 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  844     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.398                  2.811  844     
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_115/secured_instance_63_0/secured_instance_62_0/secured_instance_61_0/secured_instance_60_178/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_115/secured_instance_63_0/secured_instance_62_0/secured_instance_61_0/secured_instance_60_178/CLK->i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_115/secured_instance_63_0/secured_instance_62_0/secured_instance_61_0/secured_instance_60_178/Q
                                          SLICE_R52C60C            REG_DEL            0.178                  2.989  8       
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_115/secured_instance_63_0/secured_instance_62_0/secured_instance_61_0/secured_signal_60_95
                                                                   NET DELAY          0.180                  3.169  8       
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_115/secured_instance_63_0/secured_instance_62_0/secured_instance_61_0/secured_instance_60_230/WAD2
                                                                   ENDPOINT           0.000                  3.169  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.506  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  844     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  2.984  844     
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_115/secured_instance_63_0/secured_instance_62_0/secured_instance_61_0/secured_instance_60_230/WCK
                                                                   CLOCK PIN          0.000                  2.984  1       
                                                                   Uncertainty        5.000                  7.984  
                                                                   Common Path Skew  -0.160                  7.824  
                                                                   Hold time          0.210                  8.034  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -8.034  
Arrival Time                                                                                                 3.169  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                        -4.865  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_4/secured_instance_36_51/Q  (SLICE_R18C49D)
Path End         : cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_4/secured_instance_36_50/DF  (SLICE_R18C50D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.127 ns 
Path Slack       : -4.862 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  2.811  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_4/secured_instance_36_51/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_4/secured_instance_36_51/CLK->cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_4/secured_instance_36_51/Q
                                          SLICE_R18C49D            REG_DEL            0.173                  2.984  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_4/secured_signal_36_62
                                                                   NET DELAY          0.108                  3.092  1       
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_4/secured_instance_36_50/DF
                                                                   ENDPOINT           0.000                  3.092  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.506  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.478                  2.984  1941    
cpu0_inst/riscvsmall_inst/secured_instance_40_4/secured_instance_37_4/secured_instance_36_50/CLK
                                                                   CLOCK PIN          0.000                  2.984  1       
                                                                   Uncertainty        5.000                  7.984  
                                                                   Common Path Skew  -0.127                  7.857  
                                                                   Hold time          0.097                  7.954  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -7.954  
Arrival Time                                                                                                 3.092  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                        -4.862  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_4/secured_instance_59_5/secured_instance_58_19/secured_instance_57_24/Q  (SLICE_R36C76B)
Path End         : i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_116/secured_instance_67_0/secured_instance_66_0/secured_instance_65_0/secured_instance_64_250/WD0  (SLICE_R33C76C)
Source Clock     : pll0_inst_clkos_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 49.4% (route), 50.6% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.160 ns 
Path Slack       : -4.855 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  844     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.398                  2.811  844     
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_4/secured_instance_59_5/secured_instance_58_19/secured_instance_57_24/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_4/secured_instance_59_5/secured_instance_58_19/secured_instance_57_24/CLK->i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_4/secured_instance_59_5/secured_instance_58_19/secured_instance_57_24/Q
                                          SLICE_R36C76B            REG_DEL            0.178                  2.989  4       
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_4/secured_instance_59_5/secured_instance_58_19/secured_signal_57_7
                                                                   NET DELAY          0.174                  3.163  4       
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_116/secured_instance_67_0/secured_instance_66_0/secured_instance_65_0/secured_instance_64_250/WD0
                                                                   ENDPOINT           0.000                  3.163  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.506  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  844     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  2.984  844     
i2c0_inst/lscc_i2c_master_inst/secured_instance_71_5/secured_instance_69_5/secured_instance_68_116/secured_instance_67_0/secured_instance_66_0/secured_instance_65_0/secured_instance_64_250/WCK
                                                                   CLOCK PIN          0.000                  2.984  1       
                                                                   Uncertainty        5.000                  7.984  
                                                                   Common Path Skew  -0.160                  7.824  
                                                                   Hold time          0.194                  8.018  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -8.018  
Arrival Time                                                                                                 3.163  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                        -4.855  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[17].ff_inst/Q  (SLICE_R41C50D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[17].ff_inst/DF  (SLICE_R42C50D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 47.3% (route), 52.7% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : -4.848 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  2.811  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[17].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[17].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[17].ff_inst/Q
                                          SLICE_R41C50D            REG_DEL            0.173                  2.984  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[17]
                                                                   NET DELAY          0.155                  3.139  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[17].ff_inst/DF
                                                                   ENDPOINT           0.000                  3.139  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  844     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  2.983  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[17].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.983  1       
                                                                   Uncertainty        5.000                  7.983  
                                                                   Common Path Skew  -0.093                  7.890  
                                                                   Hold time          0.097                  7.987  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -7.987  
Arrival Time                                                                                                 3.139  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                        -4.848  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[2].ff_inst/Q  (SLICE_R39C53B)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[2].ff_inst/DF  (SLICE_R39C56D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 48.2% (route), 51.8% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : -4.842 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1941    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  1941    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  2.811  1941    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[2].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[2].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[2].ff_inst/Q
                                          SLICE_R39C53B            REG_DEL            0.173                  2.984  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r[2]
                                                                   NET DELAY          0.161                  3.145  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[2].ff_inst/DF
                                                                   ENDPOINT           0.000                  3.145  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  844     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  2.983  844     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[2].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.983  1       
                                                                   Uncertainty        5.000                  7.983  
                                                                   Common Path Skew  -0.093                  7.890  
                                                                   Hold time          0.097                  7.987  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -7.987  
Arrival Time                                                                                                 3.145  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Failed)                                                                                        -4.842  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



