// Seed: 3134371630
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  type_2(
      1, id_2, id_2
  );
  always @(posedge id_2 < id_2 or posedge id_2) begin
    id_1 <= id_2;
  end
endmodule
