Analysis & Elaboration report for FinalProject
Wed Aug  9 10:59:31 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |FinalProject
  5. Parameter Settings for User Entity Instance: timeclk:timeclk
  6. Analysis & Elaboration Settings
  7. Port Connectivity Checks: "Temperature:tempcontrol"
  8. Port Connectivity Checks: "HeatControl:heatcontrol"
  9. Port Connectivity Checks: "ovenDisplay:display"
 10. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                      ;
+------------------------------------+------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Wed Aug  9 10:59:31 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; FinalProject                                   ;
; Top-level Entity Name              ; FinalProject                                   ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
; UFM blocks                         ; N/A until Partition Merge                      ;
; ADC blocks                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |FinalProject ;
+----------------+---------+---------------------------------------------------+
; Parameter Name ; Value   ; Type                                              ;
+----------------+---------+---------------------------------------------------+
; default_temp   ; 300     ; Signed Integer                                    ;
; max_temp       ; 500     ; Signed Integer                                    ;
; min_temp       ; 65      ; Signed Integer                                    ;
; max_time       ; 1800    ; Signed Integer                                    ;
; MAX_COUNT      ; 5000000 ; Signed Integer                                    ;
+----------------+---------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timeclk:timeclk ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; max_count      ; 50000000 ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; FinalProject       ; FinalProject       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Temperature:tempcontrol"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; heat[1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; preheated ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HeatControl:heatcontrol"                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; heat[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "ovenDisplay:display"      ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; current_temp[9..7] ; Input ; Info     ; Stuck at GND ;
; current_temp[5..1] ; Input ; Info     ; Stuck at GND ;
; current_temp[6]    ; Input ; Info     ; Stuck at VCC ;
; current_temp[0]    ; Input ; Info     ; Stuck at VCC ;
+--------------------+-------+----------+--------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Wed Aug  9 10:59:25 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file timeclk.v
    Info (12023): Found entity 1: timeclk File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/timeclk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ovendisplay.v
    Info (12023): Found entity 1: ovenDisplay File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file finalproject.v
    Info (12023): Found entity 1: FinalProject File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file heatcontrol.v
    Info (12023): Found entity 1: HeatControl File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/HeatControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file temperature.v
    Info (12023): Found entity 1: Temperature File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/Temperature.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oventimer.v
    Info (12023): Found entity 1: OvenTimer File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/OvenTimer.v Line: 1
Info (12127): Elaborating entity "FinalProject" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at FinalProject.v(12): truncated value with size 32 to match size of target (26) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 12
Info (10264): Verilog HDL Case Statement information at FinalProject.v(47): all case item expressions in this case statement are onehot File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 47
Info (10264): Verilog HDL Case Statement information at FinalProject.v(79): all case item expressions in this case statement are onehot File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 79
Info (12128): Elaborating entity "timeclk" for hierarchy "timeclk:timeclk" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 37
Warning (10230): Verilog HDL assignment warning at timeclk.v(10): truncated value with size 32 to match size of target (13) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/timeclk.v Line: 10
Info (12128): Elaborating entity "ovenDisplay" for hierarchy "ovenDisplay:display" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at ovenDisplay.v(16): object "current_temp_hundreds_place" assigned a value but never read File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 16
Warning (10762): Verilog HDL Case Statement warning at ovenDisplay.v(52): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 52
Warning (10270): Verilog HDL Case Statement warning at ovenDisplay.v(52): incomplete case statement has no default case item File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 52
Warning (10762): Verilog HDL Case Statement warning at ovenDisplay.v(64): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 64
Warning (10270): Verilog HDL Case Statement warning at ovenDisplay.v(64): incomplete case statement has no default case item File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 64
Warning (10762): Verilog HDL Case Statement warning at ovenDisplay.v(76): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 76
Warning (10270): Verilog HDL Case Statement warning at ovenDisplay.v(76): incomplete case statement has no default case item File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 76
Warning (10762): Verilog HDL Case Statement warning at ovenDisplay.v(95): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 95
Warning (10270): Verilog HDL Case Statement warning at ovenDisplay.v(95): incomplete case statement has no default case item File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 95
Warning (10762): Verilog HDL Case Statement warning at ovenDisplay.v(107): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 107
Warning (10270): Verilog HDL Case Statement warning at ovenDisplay.v(107): incomplete case statement has no default case item File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 107
Warning (10762): Verilog HDL Case Statement warning at ovenDisplay.v(115): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 115
Warning (10270): Verilog HDL Case Statement warning at ovenDisplay.v(115): incomplete case statement has no default case item File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 115
Warning (10762): Verilog HDL Case Statement warning at ovenDisplay.v(127): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 127
Warning (10270): Verilog HDL Case Statement warning at ovenDisplay.v(127): incomplete case statement has no default case item File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 127
Warning (10762): Verilog HDL Case Statement warning at ovenDisplay.v(142): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 142
Warning (10270): Verilog HDL Case Statement warning at ovenDisplay.v(142): incomplete case statement has no default case item File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 142
Warning (10762): Verilog HDL Case Statement warning at ovenDisplay.v(154): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 154
Warning (10270): Verilog HDL Case Statement warning at ovenDisplay.v(154): incomplete case statement has no default case item File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 154
Warning (10762): Verilog HDL Case Statement warning at ovenDisplay.v(162): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 162
Warning (10270): Verilog HDL Case Statement warning at ovenDisplay.v(162): incomplete case statement has no default case item File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 162
Warning (10762): Verilog HDL Case Statement warning at ovenDisplay.v(174): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 174
Warning (10270): Verilog HDL Case Statement warning at ovenDisplay.v(174): incomplete case statement has no default case item File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 174
Warning (10240): Verilog HDL Always Construct warning at ovenDisplay.v(50): inferring latch(es) for variable "hex0", which holds its previous value in one or more paths through the always construct File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at ovenDisplay.v(50): inferring latch(es) for variable "hex1", which holds its previous value in one or more paths through the always construct File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at ovenDisplay.v(50): inferring latch(es) for variable "hex2", which holds its previous value in one or more paths through the always construct File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at ovenDisplay.v(50): inferring latch(es) for variable "hex3", which holds its previous value in one or more paths through the always construct File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at ovenDisplay.v(50): inferring latch(es) for variable "hex4", which holds its previous value in one or more paths through the always construct File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at ovenDisplay.v(50): inferring latch(es) for variable "hex5", which holds its previous value in one or more paths through the always construct File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 50
Info (10041): Inferred latch for "hex5[6]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex5[5]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex5[4]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex5[3]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex5[2]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex5[1]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex5[0]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex4[6]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex4[5]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex4[4]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex4[3]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex4[2]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex4[1]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex4[0]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex3[6]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex3[5]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex3[4]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex3[3]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex3[2]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex3[1]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex3[0]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex2[6]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex2[5]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex2[4]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex2[3]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex2[2]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex2[1]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex2[0]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex1[6]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex1[5]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex1[4]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex1[3]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex1[2]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex1[1]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex1[0]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex0[6]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex0[5]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex0[4]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex0[3]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex0[2]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex0[1]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (10041): Inferred latch for "hex0[0]" at ovenDisplay.v(140) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/ovenDisplay.v Line: 140
Info (12128): Elaborating entity "HeatControl" for hierarchy "HeatControl:heatcontrol" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 39
Warning (10230): Verilog HDL assignment warning at HeatControl.v(7): truncated value with size 32 to match size of target (2) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/HeatControl.v Line: 7
Info (12128): Elaborating entity "Temperature" for hierarchy "Temperature:tempcontrol" File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/FinalProject.v Line: 40
Warning (10230): Verilog HDL assignment warning at Temperature.v(14): truncated value with size 32 to match size of target (10) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/Temperature.v Line: 14
Info (10041): Inferred latch for "currentTemp[0]" at Temperature.v(4) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/Temperature.v Line: 4
Info (10041): Inferred latch for "currentTemp[1]" at Temperature.v(4) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/Temperature.v Line: 4
Info (10041): Inferred latch for "currentTemp[2]" at Temperature.v(4) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/Temperature.v Line: 4
Info (10041): Inferred latch for "currentTemp[3]" at Temperature.v(4) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/Temperature.v Line: 4
Info (10041): Inferred latch for "currentTemp[4]" at Temperature.v(4) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/Temperature.v Line: 4
Info (10041): Inferred latch for "currentTemp[5]" at Temperature.v(4) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/Temperature.v Line: 4
Info (10041): Inferred latch for "currentTemp[6]" at Temperature.v(4) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/Temperature.v Line: 4
Info (10041): Inferred latch for "currentTemp[7]" at Temperature.v(4) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/Temperature.v Line: 4
Info (10041): Inferred latch for "currentTemp[8]" at Temperature.v(4) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/Temperature.v Line: 4
Info (10041): Inferred latch for "currentTemp[9]" at Temperature.v(4) File: C:/Users/Ethan/Documents/WIT/23_Summer/AdvancedDigitalCircuitDesign/FinalProject/Temperature.v Line: 4
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4732 megabytes
    Info: Processing ended: Wed Aug  9 10:59:31 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:16


