# 555 Timer IC Design (0.18Î¼m CMOS)

<div align="center">

[![Competition](https://img.shields.io/badge/CICC-National_3rd_Prize-orange.svg)](https://www.cciced.org.cn)
[![Technology](https://img.shields.io/badge/Process-0.18Î¼m_CMOS-blue.svg)](https://docs.google.com/document/d/1aNiKTewdfVq6mismomvq2n81nvol8A6N/edit?usp=sharing&ouid=100188557469530936292&rtpof=true&sd=true)
[![Power](https://img.shields.io/badge/Power-52Î¼W@3V-green.svg)](https://docs.google.com/document/d/1aNiKTewdfVq6mismomvq2n81nvol8A6N/edit?usp=sharing&ouid=100188557469530936292&rtpof=true&sd=true)

**Full-Custom Design of 555 Timer Chip**

*Winner of National Third Prize - 9th China Integrated Circuit Innovation & Entrepreneurship Competition (Huichuang Cup)*

**Author:** Jiayi Li | **Team:** No Idea Team | **Institution:** Ocean University of China

</div>

---

## ğŸ“‹ Overview

This project presents a **full-custom design and verification** of the classic **555 timer integrated circuit** using **0.18Î¼m CMOS technology**. The chip achieves superior performance compared to design specifications, featuring **ultra-low power consumption** (52-55Î¼W @3V), **extended frequency range** (0.09Hz-7.9MHz), and **wide adjustable duty cycle** (0.49%-100%).

The 555 timer, one of the most iconic ICs in history with **over 1 billion units produced annually**, finds applications ranging from toys to aerospace systems. Our implementation demonstrates modern low-power design techniques while maintaining the versatility and reliability that made the original 555 famous.

<div align="center">

<img width="368" height="225" alt="Image" src="https://github.com/user-attachments/assets/5b1fe0fb-69c1-4fb4-900f-ca1e047c97e2" />

*Complete 555 timer circuit with internal architecture and external astable multivibrator configuration*
</div>

---

## ğŸ† Competition Achievement

**ğŸ¥‰ National Third Prize**  
9th China National Integrated Circuit Innovation & Entrepreneurship Competition (CICC)  
**Huichuang Cup** - Analog IC Design Track  
Organized by: Ministry of Industry and Information Technology of China

**Team:** No Idea Team (æ²¡æƒ³æ³•é˜Ÿ)  
**Project ID:** CICC0900001

---

## âœ¨ Key Highlights

### ğŸ¯ **Performance Metrics**

| Specification | Design Target | Achieved | Status |
|---------------|---------------|----------|---------|
| **Supply Voltage** | 3V - 15V | 3V - 15V | âœ… Met |
| **Frequency Range** | 1Hz - 1MHz | **0.09Hz - 7.9MHz** | ğŸš€ **Exceeded** |
| **Duty Cycle** | 1% - 99% | **0.49% - 100%** | ğŸš€ **Exceeded** |
| **Power Consumption** | <10mW | **52-55Î¼W @3V** | ğŸŒŸ **100Ã— Better** |
| **Rise/Fall Time** | <100ns | **0.12ns - 1.05ns** | ğŸš€ **Exceeded** |
| **Temp. Stability** | <10% (-40Â°C to 85Â°C) | **0% @9V** | âœ… **Excellent** |

### ğŸ”¬ **Technical Innovations**

#### 1ï¸âƒ£ **Ultra-Low Power Design**
- **Novel RS flip-flop** without current mirror â†’ 40-60% power reduction
- **Sub-threshold optimization** via increased gate length
- **Adaptive biasing** for different operating conditions
- Achieved **52Î¼W @3V** vs. 10mW target (**200Ã— improvement**)

#### 2ï¸âƒ£ **Advanced Layout Techniques**
- **ABBA common-centroid matching** for differential pairs and current mirrors
- **Guard ring isolation** between analog (comparators) and digital (flip-flop) sections
- **Dummy devices** to minimize process variation effects
- **Multi-finger structures** for large transistors to reduce parasitics

#### 3ï¸âƒ£ **Wide Operating Range**
- Voltage: **3V - 15V** (verified across all corners)
- Frequency: **0.09Hz - 7.9MHz** (7.9Ã— specification)
- Temperature: **-40Â°C to 85Â°C** with excellent stability @9V
- Process corners: **TT, FF, SS** all functional

#### 4ï¸âƒ£ **Temperature Compensation**
- **Complementary comparator design**: NMOS-based threshold comparator + PMOS-based trigger comparator
- Temperature coefficient cancellation between complementary structures
- **0% frequency variation @9V** across full temperature range

---

## ğŸ—ï¸ Architecture

### System Block Diagram

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                  555 Timer Internal Architecture        â”‚
â”‚                                                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                                      â”‚
â”‚  â”‚  Voltage     â”‚  1/3 VCC â”€â”€â†’ Trigger Comparator      â”‚
â”‚  â”‚  Divider     â”‚  2/3 VCC â”€â”€â†’ Threshold Comparator    â”‚
â”‚  â”‚  (3Ã—5kÎ©)     â”‚                        â†“             â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚                                     â”‚    RS   â”‚        â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                  â”‚  Flip-  â”‚        â”‚
â”‚  â”‚   Current    â”‚ â† Bias           â”‚  Flop   â”‚        â”‚
â”‚  â”‚   Mirror     â”‚                  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜        â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                       â†“             â”‚
â”‚                                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚                                    â”‚ Output  â”‚â†’ OUT   â”‚
â”‚                                    â”‚ Driver  â”‚        â”‚
â”‚                                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚                                         â†“             â”‚
â”‚                                    Discharge          â”‚
â”‚                                    Transistor         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Key Modules

#### ğŸ“Š **Comparators**
- **Threshold Comparator**: 5-transistor OTA + common-source amplifier (NMOS-based)
- **Trigger Comparator**: 5-transistor OTA (PMOS-based)
- Complementary structures for temperature coefficient cancellation

#### ğŸ”„ **RS Flip-Flop**
- **Current mirror-free design** for ultra-low static power
- Cross-coupled inverters with SET/RESET competition mechanism
- Optimized W/L ratio for reliable switching

#### âš¡ **Output Stage**
- Push-pull CMOS inverter for high drive capability
- Discharge transistor controlled by flip-flop output
- Optimized for load driving (tested with 5pF capacitive load)

---

## ğŸ“Š Performance Analysis

### Multi-Condition Radar Charts

<div align="center">
<img width="458" height="421" alt="Image" src="https://github.com/user-attachments/assets/3a68ca06-08fe-4018-867a-218bbf266553" />

*Performance metrics across 3 process corners (TT, FF, SS) Ã— 3 voltages (3V, 9V, 15V) Ã— 3 temperatures (-40Â°C, 27Â°C, 85Â°C)*
</div>

### Process Corner Comparison

| Corner | Frequency (MHz) | Power @3V (Î¼W) | Rise/Fall Time (ns) |
|--------|----------------|----------------|---------------------|
| **TT** | 0.13 - 6.8 | 53.2 - 54.2 | 0.20 / 0.79 |
| **FF** | 0.13 - 7.9 | 55.2 - 55.9 | 0.23 / 0.73 |
| **SS** | 0.09 - 5.5 | 52.2 - 52.8 | 0.30 / 0.89 |

**Key Findings:**
- âœ… **FF corner**: Highest frequency (7.9MHz), fastest switching
- âœ… **SS corner**: Lowest power (52Î¼W), best for battery applications
- âœ… **TT corner**: Balanced performance across all metrics

---

## ğŸ”§ Design Methodology

### 1. Circuit Design Optimization Journey

**Initial Challenges:**
- âŒ Original 0.5Î¼m design scaled to 0.18Î¼m **failed to function**
- âŒ Output stuck at high level, unable to discharge

**Debugging Process:**
1. âœ… **Modular verification**: Tested comparators â†’ flip-flop â†’ output stage separately
2. âœ… **Interface mismatch**: Discovered flip-flop â†” output driver incompatibility
3. âœ… **PMOS/NMOS ratio tuning**: Adjusted inverter sizing for proper switching

**High-Voltage Issues (15V):**
- âŒ Comparator output swing too small â†’ flip-flop stuck
- âœ… **Solution**: Increased NMOS W/L in flip-flop, re-optimized inverter sizing

**High-Temperature Issues (85Â°C):**
- âŒ Slow charging due to sub-threshold leakage
- âœ… **Solution**: Increased gate length to suppress short-channel effects, raise effective Vth

### 2. Layout Design Strategy

**Floorplan:**
- Threshold comparator (left) | Trigger comparator (right)
- Current mirror (center) | Voltage divider (top)
- SR flip-flop (center-bottom) | Output stage (bottom)

**Matching Techniques:**
- **ABBA common-centroid** for all differential pairs
- **Interdigitated fingers** for current mirror transistors
- **Dummy devices** at array boundaries
- **Guard rings** around sensitive analog blocks

**Routing:**
- **Power (VDD)**: Metal6 with branched distribution
- **Ground (VSS)**: Individual connections to outer guard ring
- **Signals**: Metal2/3 for long inter-module connections, Metal1/2 for intra-module

### 3. Verification Flow

```
Schematic Design â†’ Pre-Layout Simulation â†’ Layout Design
                                              â†“
                                         DRC Check âœ…
                                              â†“
                                         LVS Check âœ…
                                              â†“
                                    Post-Layout Simulation
                                              â†“
                        Multi-Corner Multi-Temperature Analysis
                                              â†“
                                      Load Testing
```

**DRC/LVS Results:**
- âœ… All DRC rules passed (except metal density - auto-filled)
- âœ… LVS clean match

---

## ğŸ“ Repository Structure

```
555-timer-design/
â”œâ”€â”€ schematic/
â”‚   â”œâ”€â”€ 555_timer_top.cir          # Top-level schematic
â”‚   â”œâ”€â”€ comparator.cir             # Comparator module
â”‚   â”œâ”€â”€ flipflop.cir               # RS flip-flop
â”‚   â””â”€â”€ output_driver.cir          # Output stage
â”œâ”€â”€ layout/
â”‚   â”œâ”€â”€ 555_timer.gds              # Final layout (GDSII)
â”‚   â”œâ”€â”€ comparator_layout.gds      # Comparator layout
â”‚   â””â”€â”€ layout_screenshots/        # Layout images
â”œâ”€â”€ simulation/
â”‚   â”œâ”€â”€ pre_layout/                # Pre-layout simulation results
â”‚   â”‚   â”œâ”€â”€ tt_corner/
â”‚   â”‚   â”œâ”€â”€ ff_corner/
â”‚   â”‚   â””â”€â”€ ss_corner/
â”‚   â”œâ”€â”€ post_layout/               # Post-layout simulation results
â”‚   â””â”€â”€ testbenches/               # Simulation testbenches
â”œâ”€â”€ verification/
â”‚   â”œâ”€â”€ drc_report.txt             # DRC verification results
â”‚   â”œâ”€â”€ lvs_report.txt             # LVS verification results
â”‚   â””â”€â”€ performance_summary.xlsx   # Performance metrics table
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ design_report.pdf          # Complete technical report
â”‚   â”œâ”€â”€ presentation.pptx          # Competition presentation
â”‚   â””â”€â”€ user_manual.pdf            # Usage guide
â””â”€â”€ README.md                      # This file
```

---

## ğŸš€ Getting Started

### Prerequisites

**EDA Tools:**
- **Schematic Entry**: Cadence Virtuoso / Aether (Empyrean)
- **Simulation**: Aether / HSPICE
- **Layout**: Virtuoso Layout Editor / Aether
- **Verification**: Calibre (DRC/LVS) / Aether PV

**Technology:**
- 0.18Î¼m CMOS process library (SMIC/TSMC compatible)

### Running Simulations

```bash
# Pre-layout simulation (example)
cd simulation/pre_layout/tt_corner/
spectre 555_timer_testbench.scs

# Post-layout simulation
cd simulation/post_layout/
# Extract parasitics first
calibre -xrc layout.gds
# Run simulation with extracted netlist
spectre 555_timer_parasitic.scs
```

### Design Parameters

**External Components (Astable Mode):**
```
Ra = 10kÎ© - 1MÎ©    # Charging resistor
Rb = 10kÎ© - 1MÎ©    # Discharge resistor  
C = 100pF - 100Î¼F  # Timing capacitor

Frequency = 1.44 / ((Ra + 2Rb) Ã— C)
Duty Cycle = (Ra + Rb) / (Ra + 2Rb)
```

---

## ğŸ“ˆ Simulation Results

### Pre-Layout vs. Post-Layout

| Condition | Metric | Pre-Layout | Post-Layout | Delta |
|-----------|--------|------------|-------------|-------|
| 15V, 85Â°C, FF | Frequency | 0.98 MHz | 0.98 MHz | 0% |
| 15V, 85Â°C, FF | Power | 5.2 mW | 6.6 mW | +27% |
| 15V, 85Â°C, FF | Rise Time | 0.10 ns | 0.12 ns | +20% |

**Key Observations:**
- âœ… Frequency remains stable (parasitics negligible at <1MHz)
- âš ï¸ Power increases due to **parasitic capacitance**
- âš ï¸ Rise/fall times increase slightly (still <<100ns)

### Load Testing

**Test Conditions:** 10MÎ© resistor + 5pF capacitor

| Voltage | Corner | Frequency | Power | Rise/Fall Time | Status |
|---------|--------|-----------|-------|----------------|--------|
| 3V | TT | 1.0 MHz | 62 Î¼W | 2.5ns / 0.8ns | âœ… Pass |
| 9V | TT | 1.0 MHz | 0.9 mW | 1.8ns / 0.5ns | âœ… Pass |
| 15V | FF | 1.0 MHz | 7.8 mW | 1.2ns / 0.5ns | âœ… Pass |

**Finding:** Maximum load capacitance ~5pF for 1MHz operation with <100ns edges

---

## ğŸ¯ Application Scenarios

### ğŸ”¹ **Pulse Generation**
- PWM generation for motor control
- Clock signal generation
- Timing reference for microcontrollers

### ğŸ”¹ **Oscillators**
- Audio frequency generators (1Hz - 20kHz)
- RF modulation (up to 7.9MHz)
- Precision timing circuits

### ğŸ”¹ **Delay Circuits**
- Monostable mode (not implemented, future work)
- Power-on reset delays
- Debouncing circuits

### ğŸ”¹ **Low-Power IoT**
- **Ultra-low 52Î¼W @3V** ideal for battery-powered sensors
- Wake-up timers for sleep/wake cycles
- Event timing in energy harvesting systems

---

## ğŸ”¬ Technical Deep Dive

### Power Optimization Techniques

#### **1. Current Mirror-Free RS Flip-Flop**

Traditional design uses current mirror â†’ continuous static current (Î¼A range)

**Our Innovation:**
```
SET/RESET transistors directly compete with cross-coupled inverters
â†’ No bias current when stable
â†’ Power only during switching transitions
â†’ 40-60% power reduction
```

#### **2. Sub-threshold Leakage Suppression**

**Problem:** High temperature â†’ lower Vth â†’ increased leakage current

**Solution:**
```verilog
// Increase gate length (L) to suppress short-channel effects
L_original = 0.18Î¼m  â†’  L_optimized = 0.36Î¼m - 0.54Î¼m

Effect: Ioff âˆ exp(-L/L0)  // Exponential reduction in leakage
```

**Physical Mechanism:**
- Longer channel â†’ better gate control over channel
- Reduced drain-induced barrier lowering (DIBL)
- Increased effective threshold voltage

#### **3. Module-Level Power Distribution**

| Module | Power @3V (Î¼W) | Percentage |
|--------|----------------|------------|
| Current Source | 8.2 | 15.3% |
| Comparators | 12.6 | 23.5% |
| RS Flip-Flop | 18.3 | 34.1% |
| Output Driver | 14.5 | 27.1% |

**Optimization Strategy:**
- Reduced bias current in comparators (trade-off: slightly slower but acceptable)
- Minimized flip-flop transistor sizes (W/L optimization)
- Right-sized output driver (matched to 5pF load requirement)

---

## ğŸ“– Documentation

### Technical Report

ğŸ“„ **[Complete Design Report](https://docs.google.com/document/d/1aNiKTewdfVq6mismomvq2n81nvol8A6N/edit?usp=sharing&ouid=100188557469530936292&rtpof=true&sd=true)** (Chinese)



---

## ğŸŒŸ Future Improvements

### 1ï¸âƒ£ **Enhanced Temperature Compensation @3V**
- **Current Issue**: Frequency variation >10% at -40Â°C
- **Proposed Solution**: 
  - Add PTAT (Proportional To Absolute Temperature) bias circuit
  - Implement temperature-compensated reference voltage

### 2ï¸âƒ£ **Increased Load Drive Capability**
- **Current Limit**: 5pF capacitive load @1MHz
- **Improvement**: 
  - Cascade multiple output stages
  - Add dynamic bias control based on load detection

### 3ï¸âƒ£ **Adaptive Power Management**
- **Concept**: Automatically adjust bias current based on operating frequency
- **Benefit**: 
  - Low current at low frequencies (<1kHz)
  - Higher current only when needed (>100kHz)
  - Further reduce average power in duty-cycled applications

### 4ï¸âƒ£ **Die Area Reduction**
- **Current Size**: ~350Î¼m Ã— 280Î¼m
- **Target**: <250Î¼m Ã— 200Î¼m through:
  - More aggressive layout compaction
  - Shared bias structures
  - Optimized metal routing

### 5ï¸âƒ£ **Additional Modes**
- **Monostable mode** (one-shot timer)
- **Bistable mode** (flip-flop/latch)
- **Voltage-controlled frequency** via control voltage pin

---

## ğŸ… Team & Acknowledgments

### Team Members

**Team Name:** No Idea Team (æ²¡æƒ³æ³•é˜Ÿ)

**Members:**
- **Yan Guoyuã€Jiayi Liã€Yang Sinuo** - Circuit Design, Layout, Simulation, Documentation


**Advisor:** [Liu Fayong]

### Acknowledgments

- **Ocean University of China** - College of Information Science and Engineering
- **Huichuang (Empyrean)** - For providing Aether EDA tools
- **CICC Organizing Committee** - For the competition platform
- **Hans Camenzind** - Original 555 timer inventor (1971)

### References

1. Hans R. Camenzind, *"Designing Analog Chips"*, Virtual Bookworm Publishing, 2005
2. Behzad Razavi, *"Design of Analog CMOS Integrated Circuits"*, McGraw-Hill, 2016
3. Phillip E. Allen, *"CMOS Analog Circuit Design"*, Oxford University Press, 2011
4. Paul R. Gray, *"Analysis and Design of Analog Integrated Circuits"*, Wiley, 2009
5. R. Jacob Baker, *"CMOS: Circuit Design, Layout, and Simulation"*, IEEE Press, 2019

---

## ğŸ“§ Contact

**Jiayi Li**  
Email: leanolee58@gmail.com  
GitHub: [@leanoLEE58](https://github.com/leanoLEE58)  
WeChat: 15519227533

**Institution:**  
Ocean University of China  
College of Information Science and Engineering  
Qingdao, Shandong, China

---



---

## ğŸ“ Citation

If you reference this work in academic contexts, please cite:

```bibtex
@techreport{li2025_555timer,
  author = {Li, Jiayi},
  title = {Design, Verification and Testing of 555 Timer IC in 0.18Î¼m CMOS},
  institution = {Ocean University of China},
  year = {2025},
  type = {Competition Technical Report},
  note = {9th CICC Huichuang Cup - National Third Prize}
}
```

---

<div align="center">

### âš¡ Designed with Precision, Optimized for Power

**One of humanity's greatest ICs, reimagined in modern CMOS technology**

*Annual global production: 1 billion+ units | Our contribution: Ultra-low power, extended performance*

**ğŸ† National Third Prize | 9th China IC Innovation & Entrepreneurship Competition**

---

**Last Updated:** May 2025

</div>
