--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml rc_car_top.twx rc_car_top.ncd -o rc_car_top.twr
rc_car_top.pcf -ucf rc_car_top.ucf

Design file:              rc_car_top.ncd
Physical constraint file: rc_car_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_in
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
enable_in   |    4.326(R)|    0.424(R)|clk_in_BUFGP      |   0.000|
read_in     |    2.837(R)|    1.290(R)|clk_in_BUFGP      |   0.000|
reset_in    |    4.288(R)|    0.401(R)|clk_in_BUFGP      |   0.000|
uart_rx     |    3.639(R)|    0.278(R)|clk_in_BUFGP      |   0.000|
------------+------------+------------+------------------+--------+

Clock clk_in to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
m1_minus    |    7.301(R)|clk_in_BUFGP      |   0.000|
m1_plus     |    7.897(R)|clk_in_BUFGP      |   0.000|
m2_minus    |    7.644(R)|clk_in_BUFGP      |   0.000|
m2_plus     |    7.540(R)|clk_in_BUFGP      |   0.000|
uart_data<0>|    7.334(R)|clk_in_BUFGP      |   0.000|
uart_data<1>|    7.593(R)|clk_in_BUFGP      |   0.000|
uart_data<2>|    7.335(R)|clk_in_BUFGP      |   0.000|
uart_data<3>|    7.571(R)|clk_in_BUFGP      |   0.000|
uart_data<4>|    7.606(R)|clk_in_BUFGP      |   0.000|
uart_data<5>|    8.104(R)|clk_in_BUFGP      |   0.000|
uart_data<6>|    7.605(R)|clk_in_BUFGP      |   0.000|
uart_data<7>|    7.717(R)|clk_in_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    7.436|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 16 02:53:29 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 160 MB



