// Seed: 3802572462
module module_0 #(
    parameter id_5 = 32'd0
) (
    input  tri1  id_0,
    input  tri1  id_1,
    input  uwire id_2,
    output tri0  id_3
    , _id_5, id_6
);
  wire [id_5 : -1] id_7;
  wire id_8;
  assign id_5 = id_8;
endmodule
module module_1 #(
    parameter id_13 = 32'd26
) (
    output wire id_0,
    output wire id_1,
    output tri1 id_2,
    input wire id_3,
    output uwire id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri1 id_7
);
  logic [7:0] id_9, id_10;
  wire id_11, id_12, _id_13;
  integer [-1 : 1] id_14;
  assign id_9[-1'h0] = -1;
  always @(posedge 1 or posedge -1) $clog2(12);
  ;
  logic id_15;
  ;
  wire [1 'h0 : 1] id_16;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_3,
      id_2
  );
  wire id_17;
  logic [7:0][-1 : -1] id_18;
  assign id_18[id_13 :-1] = id_15;
endmodule
