{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699512499865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699512499865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 12:18:19 2023 " "Processing started: Thu Nov  9 12:18:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699512499865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512499865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32IMF_FPGA -c RV32IMF_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32IMF_FPGA -c RV32IMF_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512499866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699512500526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699512500526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signals.v 3 3 " "Found 3 design units, including 3 entities, in source file signals.v" { { "Info" "ISGN_ENTITY_NAME" "1 signals " "Found entity 1: signals" {  } { { "signals.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/signals.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512550 ""} { "Info" "ISGN_ENTITY_NAME" "2 two_digit_bcd " "Found entity 2: two_digit_bcd" {  } { { "signals.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/signals.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512550 ""} { "Info" "ISGN_ENTITY_NAME" "3 bcd " "Found entity 3: bcd" {  } { { "signals.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/signals.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512512550 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "28 clock_sel.v(36) " "Verilog HDL Expression warning at clock_sel.v(36): truncated literal to match 28 bits" {  } { { "clock_sel.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/clock_sel.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1699512512551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_sel.v 2 2 " "Found 2 design units, including 2 entities, in source file clock_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sel " "Found entity 1: clk_sel" {  } { { "clock_sel.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/clock_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512552 ""} { "Info" "ISGN_ENTITY_NAME" "2 Clock_divider6 " "Found entity 2: Clock_divider6" {  } { { "clock_sel.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/clock_sel.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512512552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32imf_lr/instruction_memory/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32imf_lr/instruction_memory/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "RV32IMF_LR/instruction_memory/instruction_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/instruction_memory/instruction_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512512553 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_memory.v(66) " "Verilog HDL information at data_memory.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699512512555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32imf_lr/data_memory/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32imf_lr/data_memory/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512512555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "significand Significand Priority Encoder.v(11) " "Verilog HDL Declaration information at Priority Encoder.v(11): object \"significand\" differs only in case from object \"Significand\" in the same scope" {  } { { "RV32IMF_LR/fpu/Priority Encoder.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Priority Encoder.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699512512562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x0 X0 Division.v(51) " "Verilog HDL Declaration information at Division.v(51): object \"x0\" differs only in case from object \"X0\" in the same scope" {  } { { "RV32IMF_LR/fpu/Division.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Division.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699512512566 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fpu.v(102) " "Verilog HDL information at fpu.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "RV32IMF_LR/fpu/fpu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/fpu.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699512512569 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reg_file.v(57) " "Verilog HDL information at reg_file.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "RV32IMF_LR/reg_file/reg_file.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/reg_file/reg_file.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699512512570 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cpu.v(149) " "Verilog HDL Module Instantiation warning at cpu.v(149): ignored dangling comma in List of Port Connections" {  } { { "RV32IMF_LR/cpu/cpu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 149 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1699512512592 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cpu.v(201) " "Verilog HDL Module Instantiation warning at cpu.v(201): ignored dangling comma in List of Port Connections" {  } { { "RV32IMF_LR/cpu/cpu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 201 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1699512512592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32imf_lr/cpu/cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file rv32imf_lr/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "RV32IMF_LR/alu/alu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/alu/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "2 priority_encoder " "Found entity 2: priority_encoder" {  } { { "RV32IMF_LR/fpu/Priority Encoder.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Priority Encoder.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "3 Addition_Subtraction " "Found entity 3: Addition_Subtraction" {  } { { "RV32IMF_LR/fpu/Addition-Subtraction.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Addition-Subtraction.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "4 Multiplication " "Found entity 4: Multiplication" {  } { { "RV32IMF_LR/fpu/Multiplication.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "5 Iteration " "Found entity 5: Iteration" {  } { { "RV32IMF_LR/fpu/Iteration.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Iteration.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "6 Division " "Found entity 6: Division" {  } { { "RV32IMF_LR/fpu/Division.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Division.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "7 Comparison " "Found entity 7: Comparison" {  } { { "RV32IMF_LR/fpu/Comparison.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Comparison.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "8 Floating_Point_to_Integer " "Found entity 8: Floating_Point_to_Integer" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpu " "Found entity 9: fpu" {  } { { "RV32IMF_LR/fpu/fpu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/fpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "10 reg_file " "Found entity 10: reg_file" {  } { { "RV32IMF_LR/reg_file/reg_file.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/reg_file/reg_file.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "11 f_reg_file " "Found entity 11: f_reg_file" {  } { { "RV32IMF_LR/f_reg_file/f_reg_file.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/f_reg_file/f_reg_file.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "12 immediate_generation_unit " "Found entity 12: immediate_generation_unit" {  } { { "RV32IMF_LR/immediate_generation_unit/immediate_generation_unit.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/immediate_generation_unit/immediate_generation_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "13 mux_2to1_3bit " "Found entity 13: mux_2to1_3bit" {  } { { "RV32IMF_LR/support_modules/mux_2to1_3bit.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/support_modules/mux_2to1_3bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "14 control_unit " "Found entity 14: control_unit" {  } { { "RV32IMF_LR/control_unit/control_unit.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/control_unit/control_unit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "15 branch_control_unit " "Found entity 15: branch_control_unit" {  } { { "RV32IMF_LR/branch_control_unit/branch_control_unit.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/branch_control_unit/branch_control_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "16 ex_forward_unit " "Found entity 16: ex_forward_unit" {  } { { "RV32IMF_LR/forwarding_units/ex_forward_unit.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/forwarding_units/ex_forward_unit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "17 mem_forward_unit " "Found entity 17: mem_forward_unit" {  } { { "RV32IMF_LR/forwarding_units/mem_forward_unit.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/forwarding_units/mem_forward_unit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "18 hazard_detection_unit " "Found entity 18: hazard_detection_unit" {  } { { "RV32IMF_LR/hazard_detection_unit/hazard_detection_unit.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/hazard_detection_unit/hazard_detection_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "19 pipeline_flush_unit " "Found entity 19: pipeline_flush_unit" {  } { { "RV32IMF_LR/pipeline_flush_unit/pipeline_flush_unit.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/pipeline_flush_unit/pipeline_flush_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "20 pr_if_id " "Found entity 20: pr_if_id" {  } { { "RV32IMF_LR/pipeline_registers/pr_if_id.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/pipeline_registers/pr_if_id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "21 pr_id_ex " "Found entity 21: pr_id_ex" {  } { { "RV32IMF_LR/pipeline_registers/pr_id_ex.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/pipeline_registers/pr_id_ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "22 pr_ex_mem " "Found entity 22: pr_ex_mem" {  } { { "RV32IMF_LR/pipeline_registers/pr_ex_mem.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/pipeline_registers/pr_ex_mem.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "23 pr_mem_wb " "Found entity 23: pr_mem_wb" {  } { { "RV32IMF_LR/pipeline_registers/pr_mem_wb.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/pipeline_registers/pr_mem_wb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "24 plus_4_adder " "Found entity 24: plus_4_adder" {  } { { "RV32IMF_LR/support_modules/plus_4_adder.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/support_modules/plus_4_adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "25 mux_4to1_32bit " "Found entity 25: mux_4to1_32bit" {  } { { "RV32IMF_LR/support_modules/mux_4to1_32bit.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/support_modules/mux_4to1_32bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "26 mux_2to1_32bit " "Found entity 26: mux_2to1_32bit" {  } { { "RV32IMF_LR/support_modules/mux_2to1_32bit.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/support_modules/mux_2to1_32bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""} { "Info" "ISGN_ENTITY_NAME" "27 cpu " "Found entity 27: cpu" {  } { { "RV32IMF_LR/cpu/cpu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512512594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/synthesis/jtag_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/synthesis/jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart " "Found entity 1: jtag_uart" {  } { { "jtag_uart/synthesis/jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/jtag_uart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512512597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_jtag_uart_0_sim_scfifo_w " "Found entity 1: jtag_uart_jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512600 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_jtag_uart_0_scfifo_w " "Found entity 2: jtag_uart_jtag_uart_0_scfifo_w" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512600 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_jtag_uart_0_sim_scfifo_r " "Found entity 3: jtag_uart_jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512600 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_jtag_uart_0_scfifo_r " "Found entity 4: jtag_uart_jtag_uart_0_scfifo_r" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512600 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_jtag_uart_0 " "Found entity 5: jtag_uart_jtag_uart_0" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512512600 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jtag_uart.v(50) " "Verilog HDL information at jtag_uart.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699512512613 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jtag_uart.v(157) " "Verilog HDL information at jtag_uart.v(157): always construct contains both blocking and non-blocking assignments" {  } { { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 157 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699512512614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart.v 3 3 " "Found 3 design units, including 3 entities, in source file jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_intro " "Found entity 1: jtag_intro" {  } { { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512614 ""} { "Info" "ISGN_ENTITY_NAME" "2 Clock_divider1 " "Found entity 2: Clock_divider1" {  } { { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512614 ""} { "Info" "ISGN_ENTITY_NAME" "3 ClockDivider_pp " "Found entity 3: ClockDivider_pp" {  } { { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512512614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart_module.v 2 2 " "Found 2 design units, including 2 entities, in source file jtag_uart_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 JTAG_UART_MODULE " "Found entity 1: JTAG_UART_MODULE" {  } { { "JTAG_UART_MODULE.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/JTAG_UART_MODULE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512616 ""} { "Info" "ISGN_ENTITY_NAME" "2 risingedgedetect " "Found entity 2: risingedgedetect" {  } { { "JTAG_UART_MODULE.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/JTAG_UART_MODULE.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512512616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32imf_fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32imf_fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RV32IMF_FPGA " "Found entity 1: RV32IMF_FPGA" {  } { { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512512617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_devide1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_devide1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_devide1 " "Found entity 1: lpm_devide1" {  } { { "lpm_devide1.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/lpm_devide1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512512619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32IMF_FPGA " "Elaborating entity \"RV32IMF_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699512512702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signals signals:inst7 " "Elaborating entity \"signals\" for hierarchy \"signals:inst7\"" {  } { { "RV32IMF_FPGA.bdf" "inst7" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 352 2288 2472 496 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512512715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_devide1 signals:inst7\|lpm_devide1:lpm_devide11 " "Elaborating entity \"lpm_devide1\" for hierarchy \"signals:inst7\|lpm_devide1:lpm_devide11\"" {  } { { "signals.v" "lpm_devide11" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/signals.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512512736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_devide1.v" "LPM_DIVIDE_component" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/lpm_devide1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512512781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_devide1.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/lpm_devide1.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512512787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512512788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512512788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512512788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512512788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 4 " "Parameter \"lpm_widthd\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512512788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 8 " "Parameter \"lpm_widthn\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512512788 ""}  } { { "lpm_devide1.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/lpm_devide1.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699512512788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uls " "Found entity 1: lpm_divide_uls" {  } { { "db/lpm_divide_uls.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/lpm_divide_uls.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512512844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_uls signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uls:auto_generated " "Elaborating entity \"lpm_divide_uls\" for hierarchy \"signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uls:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512512845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512512865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_bkh signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uls:auto_generated\|sign_div_unsign_bkh:divider " "Elaborating entity \"sign_div_unsign_bkh\" for hierarchy \"signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uls:auto_generated\|sign_div_unsign_bkh:divider\"" {  } { { "db/lpm_divide_uls.tdf" "divider" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/lpm_divide_uls.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512512866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512512887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_a4f signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uls:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider " "Elaborating entity \"alt_u_div_a4f\" for hierarchy \"signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uls:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\"" {  } { { "db/sign_div_unsign_bkh.tdf" "divider" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/sign_div_unsign_bkh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512512888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512512959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512512959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uls:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uls:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_0" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/alt_u_div_a4f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512512960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512513026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512513026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uls:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"signals:inst7\|lpm_devide1:lpm_devide11\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_uls:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_1" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/alt_u_div_a4f.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd signals:inst7\|bcd:bcd2 " "Elaborating entity \"bcd\" for hierarchy \"signals:inst7\|bcd:bcd2\"" {  } { { "signals.v" "bcd2" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/signals.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_intro jtag_intro:inst6 " "Elaborating entity \"jtag_intro\" for hierarchy \"jtag_intro:inst6\"" {  } { { "RV32IMF_FPGA.bdf" "inst6" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 120 2008 2216 296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513088 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..4\] jtag_uart.v(5) " "Output port \"LEDR\[7..4\]\" at jtag_uart.v(5) has no driver" {  } { { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699512513092 "|RV32IMF_FPGA|jtag_intro:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider1 jtag_intro:inst6\|Clock_divider1:Clock_divider1 " "Elaborating entity \"Clock_divider1\" for hierarchy \"jtag_intro:inst6\|Clock_divider1:Clock_divider1\"" {  } { { "jtag_uart.v" "Clock_divider1" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider_pp jtag_intro:inst6\|ClockDivider_pp:ClockDivider_pp1 " "Elaborating entity \"ClockDivider_pp\" for hierarchy \"jtag_intro:inst6\|ClockDivider_pp:ClockDivider_pp1\"" {  } { { "jtag_uart.v" "ClockDivider_pp1" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513114 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 jtag_uart.v(181) " "Verilog HDL assignment warning at jtag_uart.v(181): truncated value with size 32 to match size of target (6)" {  } { { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699512513114 "|RV32IMF_FPGA|jtag_intro:inst6|ClockDivider_pp:ClockDivider_pp1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 jtag_uart.v(182) " "Verilog HDL assignment warning at jtag_uart.v(182): truncated value with size 32 to match size of target (6)" {  } { { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699512513115 "|RV32IMF_FPGA|jtag_intro:inst6|ClockDivider_pp:ClockDivider_pp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JTAG_UART_MODULE jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1 " "Elaborating entity \"JTAG_UART_MODULE\" for hierarchy \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\"" {  } { { "jtag_uart.v" "JTAG_UART_MODULE1" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 JTAG_UART_MODULE.v(34) " "Verilog HDL assignment warning at JTAG_UART_MODULE.v(34): truncated value with size 32 to match size of target (21)" {  } { { "JTAG_UART_MODULE.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/JTAG_UART_MODULE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699512513123 "|RV32IMF_FPGA|jtag_intro:inst6|JTAG_UART_MODULE:JTAG_UART_MODULE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risingedgedetect jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|risingedgedetect:pe " "Elaborating entity \"risingedgedetect\" for hierarchy \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|risingedgedetect:pe\"" {  } { { "JTAG_UART_MODULE.v" "pe" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/JTAG_UART_MODULE.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart_0 jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"jtag_uart_jtag_uart_0\" for hierarchy \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\"" {  } { { "JTAG_UART_MODULE.v" "jtag_uart_0" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/JTAG_UART_MODULE.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart_0_scfifo_w jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w " "Elaborating entity \"jtag_uart_jtag_uart_0_scfifo_w\" for hierarchy \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "the_jtag_uart_jtag_uart_0_scfifo_w" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "wfifo" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512513445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512513445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512513445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512513445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512513445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512513445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512513445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512513445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512513445 ""}  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699512513445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_up21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_up21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_up21 " "Found entity 1: scfifo_up21" {  } { { "db/scfifo_up21.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/scfifo_up21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512513513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512513513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_up21 jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_up21:auto_generated " "Elaborating entity \"scfifo_up21\" for hierarchy \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_up21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0v01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0v01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0v01 " "Found entity 1: a_dpfifo_0v01" {  } { { "db/a_dpfifo_0v01.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/a_dpfifo_0v01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512513536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512513536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0v01 jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo " "Elaborating entity \"a_dpfifo_0v01\" for hierarchy \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\"" {  } { { "db/scfifo_up21.tdf" "dpfifo" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/scfifo_up21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_iaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_iaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_iaf " "Found entity 1: a_fefifo_iaf" {  } { { "db/a_fefifo_iaf.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/a_fefifo_iaf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512513555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512513555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_iaf jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|a_fefifo_iaf:fifo_state " "Elaborating entity \"a_fefifo_iaf\" for hierarchy \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|a_fefifo_iaf:fifo_state\"" {  } { { "db/a_dpfifo_0v01.tdf" "fifo_state" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/a_dpfifo_0v01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/cntr_ao7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512513621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512513621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|a_fefifo_iaf:fifo_state\|cntr_ao7:count_usedw " "Elaborating entity \"cntr_ao7\" for hierarchy \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|a_fefifo_iaf:fifo_state\|cntr_ao7:count_usedw\"" {  } { { "db/a_fefifo_iaf.tdf" "count_usedw" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/a_fefifo_iaf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfo1 " "Found entity 1: altsyncram_dfo1" {  } { { "db/altsyncram_dfo1.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/altsyncram_dfo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512513688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512513688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dfo1 jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram " "Elaborating entity \"altsyncram_dfo1\" for hierarchy \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\"" {  } { { "db/a_dpfifo_0v01.tdf" "FIFOram" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/a_dpfifo_0v01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/cntr_unb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512513757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512513757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|cntr_unb:rd_ptr_count " "Elaborating entity \"cntr_unb\" for hierarchy \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_w:the_jtag_uart_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|cntr_unb:rd_ptr_count\"" {  } { { "db/a_dpfifo_0v01.tdf" "rd_ptr_count" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/a_dpfifo_0v01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart_0_scfifo_r jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r " "Elaborating entity \"jtag_uart_jtag_uart_0_scfifo_r\" for hierarchy \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "the_jtag_uart_jtag_uart_0_scfifo_r" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512513769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "jtag_uart_jtag_uart_0_alt_jtag_atlantic" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512514152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512514184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512514184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 3 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512514184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 3 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512514184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512514184 ""}  } { { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699512514184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512514900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:jtag_uart_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:inst2 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:inst2\"" {  } { { "RV32IMF_FPGA.bdf" "inst2" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 168 784 1088 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515137 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_array\[85..60\] 0 instruction_memory.v(11) " "Net \"memory_array\[85..60\]\" at instruction_memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "RV32IMF_LR/instruction_memory/instruction_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/instruction_memory/instruction_memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699512515145 "|RV32IMF_FPGA|instruction_memory:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_sel clk_sel:inst5 " "Elaborating entity \"clk_sel\" for hierarchy \"clk_sel:inst5\"" {  } { { "RV32IMF_FPGA.bdf" "inst5" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { -32 368 552 80 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider6 clk_sel:inst5\|Clock_divider6:Clock_divider61 " "Elaborating entity \"Clock_divider6\" for hierarchy \"clk_sel:inst5\|Clock_divider6:Clock_divider61\"" {  } { { "clock_sel.v" "Clock_divider61" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/clock_sel.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst\"" {  } { { "RV32IMF_FPGA.bdf" "inst" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 136 1272 1688 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus_4_adder cpu:inst\|plus_4_adder:IF_PC_PLUS_4_ADDER " "Elaborating entity \"plus_4_adder\" for hierarchy \"cpu:inst\|plus_4_adder:IF_PC_PLUS_4_ADDER\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "IF_PC_PLUS_4_ADDER" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_32bit cpu:inst\|mux_2to1_32bit:PC_SELECT_MUX " "Elaborating entity \"mux_2to1_32bit\" for hierarchy \"cpu:inst\|mux_2to1_32bit:PC_SELECT_MUX\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "PC_SELECT_MUX" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_if_id cpu:inst\|pr_if_id:PIPE_REG_IF_ID " "Elaborating entity \"pr_if_id\" for hierarchy \"cpu:inst\|pr_if_id:PIPE_REG_IF_ID\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "PIPE_REG_IF_ID" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:inst\|control_unit:ID_CONTROL_UNIT " "Elaborating entity \"control_unit\" for hierarchy \"cpu:inst\|control_unit:ID_CONTROL_UNIT\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "ID_CONTROL_UNIT" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_3bit cpu:inst\|control_unit:ID_CONTROL_UNIT\|mux_2to1_3bit:funct3_mux " "Elaborating entity \"mux_2to1_3bit\" for hierarchy \"cpu:inst\|control_unit:ID_CONTROL_UNIT\|mux_2to1_3bit:funct3_mux\"" {  } { { "RV32IMF_LR/control_unit/control_unit.v" "funct3_mux" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/control_unit/control_unit.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file cpu:inst\|reg_file:ID_REG_FILE " "Elaborating entity \"reg_file\" for hierarchy \"cpu:inst\|reg_file:ID_REG_FILE\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "ID_REG_FILE" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_reg_file cpu:inst\|f_reg_file:ID_FREG_FILE " "Elaborating entity \"f_reg_file\" for hierarchy \"cpu:inst\|f_reg_file:ID_FREG_FILE\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "ID_FREG_FILE" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generation_unit cpu:inst\|immediate_generation_unit:ID_IMMEDIATE_GENERATION_UNIT " "Elaborating entity \"immediate_generation_unit\" for hierarchy \"cpu:inst\|immediate_generation_unit:ID_IMMEDIATE_GENERATION_UNIT\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "ID_IMMEDIATE_GENERATION_UNIT" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit cpu:inst\|hazard_detection_unit:ID_HAZ_DETECT_UNIT " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"cpu:inst\|hazard_detection_unit:ID_HAZ_DETECT_UNIT\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "ID_HAZ_DETECT_UNIT" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515669 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LU_HAZ_SIG hazard_detection_unit.v(24) " "Verilog HDL Always Construct warning at hazard_detection_unit.v(24): inferring latch(es) for variable \"LU_HAZ_SIG\", which holds its previous value in one or more paths through the always construct" {  } { { "RV32IMF_LR/hazard_detection_unit/hazard_detection_unit.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/hazard_detection_unit/hazard_detection_unit.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699512515671 "|RV32IMF_FPGA|cpu:inst|hazard_detection_unit:ID_HAZ_DETECT_UNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LU_HAZ_SIG hazard_detection_unit.v(24) " "Inferred latch for \"LU_HAZ_SIG\" at hazard_detection_unit.v(24)" {  } { { "RV32IMF_LR/hazard_detection_unit/hazard_detection_unit.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/hazard_detection_unit/hazard_detection_unit.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515672 "|RV32IMF_FPGA|cpu:inst|hazard_detection_unit:ID_HAZ_DETECT_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_flush_unit cpu:inst\|pipeline_flush_unit:ID_PR_FLUSH_UNIT " "Elaborating entity \"pipeline_flush_unit\" for hierarchy \"cpu:inst\|pipeline_flush_unit:ID_PR_FLUSH_UNIT\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "ID_PR_FLUSH_UNIT" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_id_ex cpu:inst\|pr_id_ex:PIPE_REG_ID_EX " "Elaborating entity \"pr_id_ex\" for hierarchy \"cpu:inst\|pr_id_ex:PIPE_REG_ID_EX\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "PIPE_REG_ID_EX" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_32bit cpu:inst\|mux_4to1_32bit:EX_OP1_FWD_MUX " "Elaborating entity \"mux_4to1_32bit\" for hierarchy \"cpu:inst\|mux_4to1_32bit:EX_OP1_FWD_MUX\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "EX_OP1_FWD_MUX" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:inst\|alu:EX_ALU " "Elaborating entity \"alu\" for hierarchy \"cpu:inst\|alu:EX_ALU\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "EX_ALU" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu cpu:inst\|fpu:EX_FPU " "Elaborating entity \"fpu\" for hierarchy \"cpu:inst\|fpu:EX_FPU\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "EX_FPU" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515764 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "INTER_FSQRT fpu.v(30) " "Verilog HDL warning at fpu.v(30): object INTER_FSQRT used but never assigned" {  } { { "RV32IMF_LR/fpu/fpu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/fpu.v" 30 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1699512515764 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "INTER_FCVTWUS fpu.v(34) " "Verilog HDL warning at fpu.v(34): object INTER_FCVTWUS used but never assigned" {  } { { "RV32IMF_LR/fpu/fpu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/fpu.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1699512515764 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "INTER_FCLASS fpu.v(41) " "Verilog HDL warning at fpu.v(41): object INTER_FCLASS used but never assigned" {  } { { "RV32IMF_LR/fpu/fpu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/fpu.v" 41 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1699512515765 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INTER_FSQRT 0 fpu.v(30) " "Net \"INTER_FSQRT\" at fpu.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "RV32IMF_LR/fpu/fpu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/fpu.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699512515771 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INTER_FCVTWUS 0 fpu.v(34) " "Net \"INTER_FCVTWUS\" at fpu.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "RV32IMF_LR/fpu/fpu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/fpu.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699512515771 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INTER_FCLASS 0 fpu.v(41) " "Net \"INTER_FCLASS\" at fpu.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "RV32IMF_LR/fpu/fpu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/fpu.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699512515771 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addition_Subtraction cpu:inst\|fpu:EX_FPU\|Addition_Subtraction:AuI " "Elaborating entity \"Addition_Subtraction\" for hierarchy \"cpu:inst\|fpu:EX_FPU\|Addition_Subtraction:AuI\"" {  } { { "RV32IMF_LR/fpu/fpu.v" "AuI" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/fpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515790 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exp_a Addition-Subtraction.v(38) " "Verilog HDL or VHDL warning at Addition-Subtraction.v(38): object \"exp_a\" assigned a value but never read" {  } { { "RV32IMF_LR/fpu/Addition-Subtraction.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Addition-Subtraction.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699512515791 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Addition_Subtraction:AuI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exp_b Addition-Subtraction.v(38) " "Verilog HDL or VHDL warning at Addition-Subtraction.v(38): object \"exp_b\" assigned a value but never read" {  } { { "RV32IMF_LR/fpu/Addition-Subtraction.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Addition-Subtraction.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699512515791 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Addition_Subtraction:AuI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder cpu:inst\|fpu:EX_FPU\|Addition_Subtraction:AuI\|priority_encoder:pe " "Elaborating entity \"priority_encoder\" for hierarchy \"cpu:inst\|fpu:EX_FPU\|Addition_Subtraction:AuI\|priority_encoder:pe\"" {  } { { "RV32IMF_LR/fpu/Addition-Subtraction.v" "pe" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Addition-Subtraction.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Priority Encoder.v(147) " "Verilog HDL assignment warning at Priority Encoder.v(147): truncated value with size 8 to match size of target (5)" {  } { { "RV32IMF_LR/fpu/Priority Encoder.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Priority Encoder.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699512515810 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Addition_Subtraction:AuI|priority_encoder:pe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplication cpu:inst\|fpu:EX_FPU\|Multiplication:MuI " "Elaborating entity \"Multiplication\" for hierarchy \"cpu:inst\|fpu:EX_FPU\|Multiplication:MuI\"" {  } { { "RV32IMF_LR/fpu/fpu.v" "MuI" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/fpu.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Division cpu:inst\|fpu:EX_FPU\|Division:DuI " "Elaborating entity \"Division\" for hierarchy \"cpu:inst\|fpu:EX_FPU\|Division:DuI\"" {  } { { "RV32IMF_LR/fpu/fpu.v" "DuI" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/fpu.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515846 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "denominator Division.v(31) " "Verilog HDL or VHDL warning at Division.v(31): object \"denominator\" assigned a value but never read" {  } { { "RV32IMF_LR/fpu/Division.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Division.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699512515846 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Division:DuI"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "operand_a_change Division.v(32) " "Verilog HDL or VHDL warning at Division.v(32): object \"operand_a_change\" assigned a value but never read" {  } { { "RV32IMF_LR/fpu/Division.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Division.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699512515847 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Division:DuI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Iteration cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X1 " "Elaborating entity \"Iteration\" for hierarchy \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X1\"" {  } { { "RV32IMF_LR/fpu/Division.v" "X1" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Division.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparison cpu:inst\|fpu:EX_FPU\|Comparison:CuI " "Elaborating entity \"Comparison\" for hierarchy \"cpu:inst\|fpu:EX_FPU\|Comparison:CuI\"" {  } { { "RV32IMF_LR/fpu/fpu.v" "CuI" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/fpu.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515898 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result Comparison.v(18) " "Verilog HDL Always Construct warning at Comparison.v(18): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "RV32IMF_LR/fpu/Comparison.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Comparison.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699512515900 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Comparison:CuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] Comparison.v(47) " "Inferred latch for \"result\[0\]\" at Comparison.v(47)" {  } { { "RV32IMF_LR/fpu/Comparison.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Comparison.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515900 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Comparison:CuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] Comparison.v(47) " "Inferred latch for \"result\[1\]\" at Comparison.v(47)" {  } { { "RV32IMF_LR/fpu/Comparison.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Comparison.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515900 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Comparison:CuI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Floating_Point_to_Integer cpu:inst\|fpu:EX_FPU\|Floating_Point_to_Integer:FuI " "Elaborating entity \"Floating_Point_to_Integer\" for hierarchy \"cpu:inst\|fpu:EX_FPU\|Floating_Point_to_Integer:FuI\"" {  } { { "RV32IMF_LR/fpu/fpu.v" "FuI" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/fpu.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515909 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Integer_Value Converter.v(19) " "Verilog HDL Always Construct warning at Converter.v(19): inferring latch(es) for variable \"Integer_Value\", which holds its previous value in one or more paths through the always construct" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699512515918 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[1\] Converter.v(24) " "Inferred latch for \"Integer_Value\[1\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515933 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[2\] Converter.v(24) " "Inferred latch for \"Integer_Value\[2\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515934 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[3\] Converter.v(24) " "Inferred latch for \"Integer_Value\[3\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515934 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[4\] Converter.v(24) " "Inferred latch for \"Integer_Value\[4\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515935 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[5\] Converter.v(24) " "Inferred latch for \"Integer_Value\[5\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515936 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[6\] Converter.v(24) " "Inferred latch for \"Integer_Value\[6\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515936 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[7\] Converter.v(24) " "Inferred latch for \"Integer_Value\[7\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515937 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[8\] Converter.v(24) " "Inferred latch for \"Integer_Value\[8\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515938 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[9\] Converter.v(24) " "Inferred latch for \"Integer_Value\[9\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515939 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[10\] Converter.v(24) " "Inferred latch for \"Integer_Value\[10\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515940 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[11\] Converter.v(24) " "Inferred latch for \"Integer_Value\[11\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515940 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[12\] Converter.v(24) " "Inferred latch for \"Integer_Value\[12\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515941 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[13\] Converter.v(24) " "Inferred latch for \"Integer_Value\[13\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515942 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[14\] Converter.v(24) " "Inferred latch for \"Integer_Value\[14\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515942 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[15\] Converter.v(24) " "Inferred latch for \"Integer_Value\[15\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515943 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[16\] Converter.v(24) " "Inferred latch for \"Integer_Value\[16\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515944 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[17\] Converter.v(24) " "Inferred latch for \"Integer_Value\[17\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515944 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[18\] Converter.v(24) " "Inferred latch for \"Integer_Value\[18\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515945 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[19\] Converter.v(24) " "Inferred latch for \"Integer_Value\[19\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515946 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[20\] Converter.v(24) " "Inferred latch for \"Integer_Value\[20\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515946 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[21\] Converter.v(24) " "Inferred latch for \"Integer_Value\[21\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515947 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[22\] Converter.v(24) " "Inferred latch for \"Integer_Value\[22\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515947 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Integer_Value\[23\] Converter.v(24) " "Inferred latch for \"Integer_Value\[23\]\" at Converter.v(24)" {  } { { "RV32IMF_LR/fpu/Converter.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Converter.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512515948 "|RV32IMF_FPGA|cpu:inst|fpu:EX_FPU|Floating_Point_to_Integer:FuI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control_unit cpu:inst\|branch_control_unit:EX_BRANCH_CTRL_UNIT " "Elaborating entity \"branch_control_unit\" for hierarchy \"cpu:inst\|branch_control_unit:EX_BRANCH_CTRL_UNIT\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "EX_BRANCH_CTRL_UNIT" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_forward_unit cpu:inst\|ex_forward_unit:EX_FWD_UNIT " "Elaborating entity \"ex_forward_unit\" for hierarchy \"cpu:inst\|ex_forward_unit:EX_FWD_UNIT\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "EX_FWD_UNIT" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515978 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "testfwd ex_forward_unit.v(19) " "Verilog HDL or VHDL warning at ex_forward_unit.v(19): object \"testfwd\" assigned a value but never read" {  } { { "RV32IMF_LR/forwarding_units/ex_forward_unit.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/forwarding_units/ex_forward_unit.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699512515979 "|RV32IMF_FPGA|cpu:inst|ex_forward_unit:EX_FWD_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_ex_mem cpu:inst\|pr_ex_mem:PIPE_REG_EX_MEM " "Elaborating entity \"pr_ex_mem\" for hierarchy \"cpu:inst\|pr_ex_mem:PIPE_REG_EX_MEM\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "PIPE_REG_EX_MEM" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512515986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_forward_unit cpu:inst\|mem_forward_unit:MEM_FWD_UNIT " "Elaborating entity \"mem_forward_unit\" for hierarchy \"cpu:inst\|mem_forward_unit:MEM_FWD_UNIT\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "MEM_FWD_UNIT" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512516014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_mem_wb cpu:inst\|pr_mem_wb:PIPE_REG_MEM_WB " "Elaborating entity \"pr_mem_wb\" for hierarchy \"cpu:inst\|pr_mem_wb:PIPE_REG_MEM_WB\"" {  } { { "RV32IMF_LR/cpu/cpu.v" "PIPE_REG_MEM_WB" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512516022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:inst3 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:inst3\"" {  } { { "RV32IMF_FPGA.bdf" "inst3" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 392 1376 1592 600 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512516043 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readaccess data_memory.v(37) " "Verilog HDL or VHDL warning at data_memory.v(37): object \"readaccess\" assigned a value but never read" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699512516044 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeaccess data_memory.v(37) " "Verilog HDL or VHDL warning at data_memory.v(37): object \"writeaccess\" assigned a value but never read" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699512516044 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_memory.v(41) " "Verilog HDL assignment warning at data_memory.v(41): truncated value with size 32 to match size of target (1)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699512516044 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_memory.v(42) " "Verilog HDL assignment warning at data_memory.v(42): truncated value with size 32 to match size of target (1)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699512516044 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readdata data_memory.v(46) " "Verilog HDL Always Construct warning at data_memory.v(46): inferring latch(es) for variable \"readdata\", which holds its previous value in one or more paths through the always construct" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699512516045 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "41 40 data_memory.v(108) " "Verilog HDL assignment warning at data_memory.v(108): truncated value with size 41 to match size of target (40)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699512516064 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[0\] data_memory.v(46) " "Inferred latch for \"readdata\[0\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516097 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[1\] data_memory.v(46) " "Inferred latch for \"readdata\[1\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516098 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[2\] data_memory.v(46) " "Inferred latch for \"readdata\[2\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516098 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[3\] data_memory.v(46) " "Inferred latch for \"readdata\[3\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516098 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[4\] data_memory.v(46) " "Inferred latch for \"readdata\[4\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516098 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[5\] data_memory.v(46) " "Inferred latch for \"readdata\[5\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516098 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[6\] data_memory.v(46) " "Inferred latch for \"readdata\[6\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516098 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[7\] data_memory.v(46) " "Inferred latch for \"readdata\[7\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516098 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[8\] data_memory.v(46) " "Inferred latch for \"readdata\[8\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516098 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[9\] data_memory.v(46) " "Inferred latch for \"readdata\[9\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516098 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[10\] data_memory.v(46) " "Inferred latch for \"readdata\[10\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516099 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[11\] data_memory.v(46) " "Inferred latch for \"readdata\[11\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516099 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[12\] data_memory.v(46) " "Inferred latch for \"readdata\[12\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516099 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[13\] data_memory.v(46) " "Inferred latch for \"readdata\[13\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516099 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[14\] data_memory.v(46) " "Inferred latch for \"readdata\[14\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516099 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[15\] data_memory.v(46) " "Inferred latch for \"readdata\[15\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516099 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[16\] data_memory.v(46) " "Inferred latch for \"readdata\[16\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516099 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[17\] data_memory.v(46) " "Inferred latch for \"readdata\[17\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516099 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[18\] data_memory.v(46) " "Inferred latch for \"readdata\[18\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516099 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[19\] data_memory.v(46) " "Inferred latch for \"readdata\[19\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516099 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[20\] data_memory.v(46) " "Inferred latch for \"readdata\[20\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516100 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[21\] data_memory.v(46) " "Inferred latch for \"readdata\[21\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516100 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[22\] data_memory.v(46) " "Inferred latch for \"readdata\[22\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516100 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[23\] data_memory.v(46) " "Inferred latch for \"readdata\[23\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516100 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[24\] data_memory.v(46) " "Inferred latch for \"readdata\[24\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516100 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[25\] data_memory.v(46) " "Inferred latch for \"readdata\[25\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516100 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[26\] data_memory.v(46) " "Inferred latch for \"readdata\[26\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516100 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[27\] data_memory.v(46) " "Inferred latch for \"readdata\[27\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516100 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[28\] data_memory.v(46) " "Inferred latch for \"readdata\[28\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516100 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[29\] data_memory.v(46) " "Inferred latch for \"readdata\[29\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516100 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[30\] data_memory.v(46) " "Inferred latch for \"readdata\[30\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516101 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[31\] data_memory.v(46) " "Inferred latch for \"readdata\[31\]\" at data_memory.v(46)" {  } { { "RV32IMF_LR/Data_memory/data_memory.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/Data_memory/data_memory.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512516101 "|RV32IMF_FPGA|data_memory:inst3"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699512516941 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.09.12:18:42 Progress: Loading sldafd59ebd/alt_sld_fab_wrapper_hw.tcl " "2023.11.09.12:18:42 Progress: Loading sldafd59ebd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512522233 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512525641 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512525823 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512529238 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512529390 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512529547 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512529746 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512529752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512529753 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699512530457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldafd59ebd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldafd59ebd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldafd59ebd/alt_sld_fab.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/ip/sldafd59ebd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512530767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512530767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512530863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512530863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512530880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512530880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512530968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512530968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512531089 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512531089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512531089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/ip/sldafd59ebd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512531177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512531177 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[0\] " "Synthesized away node \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dfo1.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/altsyncram_dfo1.tdf" 40 2 0 } } { "db/a_dpfifo_0v01.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/a_dpfifo_0v01.tdf" 44 2 0 } } { "db/scfifo_up21.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/scfifo_up21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "JTAG_UART_MODULE.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/JTAG_UART_MODULE.v" 30 0 0 } } { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 35 0 0 } } { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 120 2008 2216 296 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512532515 "|RV32IMF_FPGA|jtag_intro:inst6|JTAG_UART_MODULE:JTAG_UART_MODULE1|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_up21:auto_generated|a_dpfifo_0v01:dpfifo|altsyncram_dfo1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[1\] " "Synthesized away node \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dfo1.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/altsyncram_dfo1.tdf" 70 2 0 } } { "db/a_dpfifo_0v01.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/a_dpfifo_0v01.tdf" 44 2 0 } } { "db/scfifo_up21.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/scfifo_up21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "JTAG_UART_MODULE.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/JTAG_UART_MODULE.v" 30 0 0 } } { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 35 0 0 } } { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 120 2008 2216 296 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512532515 "|RV32IMF_FPGA|jtag_intro:inst6|JTAG_UART_MODULE:JTAG_UART_MODULE1|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_up21:auto_generated|a_dpfifo_0v01:dpfifo|altsyncram_dfo1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[2\] " "Synthesized away node \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dfo1.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/altsyncram_dfo1.tdf" 100 2 0 } } { "db/a_dpfifo_0v01.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/a_dpfifo_0v01.tdf" 44 2 0 } } { "db/scfifo_up21.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/scfifo_up21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "JTAG_UART_MODULE.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/JTAG_UART_MODULE.v" 30 0 0 } } { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 35 0 0 } } { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 120 2008 2216 296 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512532515 "|RV32IMF_FPGA|jtag_intro:inst6|JTAG_UART_MODULE:JTAG_UART_MODULE1|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_up21:auto_generated|a_dpfifo_0v01:dpfifo|altsyncram_dfo1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[3\] " "Synthesized away node \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dfo1.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/altsyncram_dfo1.tdf" 130 2 0 } } { "db/a_dpfifo_0v01.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/a_dpfifo_0v01.tdf" 44 2 0 } } { "db/scfifo_up21.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/scfifo_up21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "JTAG_UART_MODULE.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/JTAG_UART_MODULE.v" 30 0 0 } } { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 35 0 0 } } { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 120 2008 2216 296 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512532515 "|RV32IMF_FPGA|jtag_intro:inst6|JTAG_UART_MODULE:JTAG_UART_MODULE1|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_up21:auto_generated|a_dpfifo_0v01:dpfifo|altsyncram_dfo1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[4\] " "Synthesized away node \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dfo1.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/altsyncram_dfo1.tdf" 160 2 0 } } { "db/a_dpfifo_0v01.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/a_dpfifo_0v01.tdf" 44 2 0 } } { "db/scfifo_up21.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/scfifo_up21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "JTAG_UART_MODULE.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/JTAG_UART_MODULE.v" 30 0 0 } } { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 35 0 0 } } { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 120 2008 2216 296 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512532515 "|RV32IMF_FPGA|jtag_intro:inst6|JTAG_UART_MODULE:JTAG_UART_MODULE1|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_up21:auto_generated|a_dpfifo_0v01:dpfifo|altsyncram_dfo1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[5\] " "Synthesized away node \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dfo1.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/altsyncram_dfo1.tdf" 190 2 0 } } { "db/a_dpfifo_0v01.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/a_dpfifo_0v01.tdf" 44 2 0 } } { "db/scfifo_up21.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/scfifo_up21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "JTAG_UART_MODULE.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/JTAG_UART_MODULE.v" 30 0 0 } } { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 35 0 0 } } { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 120 2008 2216 296 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512532515 "|RV32IMF_FPGA|jtag_intro:inst6|JTAG_UART_MODULE:JTAG_UART_MODULE1|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_up21:auto_generated|a_dpfifo_0v01:dpfifo|altsyncram_dfo1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[6\] " "Synthesized away node \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dfo1.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/altsyncram_dfo1.tdf" 220 2 0 } } { "db/a_dpfifo_0v01.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/a_dpfifo_0v01.tdf" 44 2 0 } } { "db/scfifo_up21.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/scfifo_up21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "JTAG_UART_MODULE.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/JTAG_UART_MODULE.v" 30 0 0 } } { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 35 0 0 } } { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 120 2008 2216 296 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512532515 "|RV32IMF_FPGA|jtag_intro:inst6|JTAG_UART_MODULE:JTAG_UART_MODULE1|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_up21:auto_generated|a_dpfifo_0v01:dpfifo|altsyncram_dfo1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[7\] " "Synthesized away node \"jtag_intro:inst6\|JTAG_UART_MODULE:JTAG_UART_MODULE1\|jtag_uart_jtag_uart_0:jtag_uart_0\|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_up21:auto_generated\|a_dpfifo_0v01:dpfifo\|altsyncram_dfo1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dfo1.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/altsyncram_dfo1.tdf" 250 2 0 } } { "db/a_dpfifo_0v01.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/a_dpfifo_0v01.tdf" 44 2 0 } } { "db/scfifo_up21.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/scfifo_up21.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 306 0 0 } } { "jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart_0.v" 434 0 0 } } { "JTAG_UART_MODULE.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/JTAG_UART_MODULE.v" 30 0 0 } } { "jtag_uart.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/jtag_uart.v" 35 0 0 } } { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 120 2008 2216 296 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512532515 "|RV32IMF_FPGA|jtag_intro:inst6|JTAG_UART_MODULE:JTAG_UART_MODULE1|jtag_uart_jtag_uart_0:jtag_uart_0|jtag_uart_jtag_uart_0_scfifo_r:the_jtag_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_up21:auto_generated|a_dpfifo_0v01:dpfifo|altsyncram_dfo1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1699512532515 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1699512532515 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|fpu:EX_FPU\|Comparison:CuI\|result\[1\] " "LATCH primitive \"cpu:inst\|fpu:EX_FPU\|Comparison:CuI\|result\[1\]\" is permanently enabled" {  } { { "RV32IMF_LR/fpu/Comparison.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Comparison.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699512534088 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|fpu:EX_FPU\|Comparison:CuI\|result\[0\] " "LATCH primitive \"cpu:inst\|fpu:EX_FPU\|Comparison:CuI\|result\[0\]\" is permanently enabled" {  } { { "RV32IMF_LR/fpu/Comparison.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Comparison.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699512534090 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|fpu:EX_FPU\|Comparison:CuI\|result\[1\] " "LATCH primitive \"cpu:inst\|fpu:EX_FPU\|Comparison:CuI\|result\[1\]\" is permanently enabled" {  } { { "RV32IMF_LR/fpu/Comparison.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Comparison.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699512535705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst\|fpu:EX_FPU\|Comparison:CuI\|result\[0\] " "LATCH primitive \"cpu:inst\|fpu:EX_FPU\|Comparison:CuI\|result\[0\]\" is permanently enabled" {  } { { "RV32IMF_LR/fpu/Comparison.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Comparison.v" 47 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699512535706 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst\|alu:EX_ALU\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst\|alu:EX_ALU\|Mult2\"" {  } { { "RV32IMF_LR/alu/alu.v" "Mult2" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/alu/alu.v" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512547432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst\|alu:EX_ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst\|alu:EX_ALU\|Mult0\"" {  } { { "RV32IMF_LR/alu/alu.v" "Mult0" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/alu/alu.v" 81 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512547432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst\|alu:EX_ALU\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst\|alu:EX_ALU\|Mult1\"" {  } { { "RV32IMF_LR/alu/alu.v" "Mult1" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/alu/alu.v" 84 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512547432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst\|fpu:EX_FPU\|Multiplication:MuI\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst\|fpu:EX_FPU\|Multiplication:MuI\|Mult0\"" {  } { { "RV32IMF_LR/fpu/Multiplication.v" "Mult0" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512547432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X1\|Multiplication:M1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X1\|Multiplication:M1\|Mult0\"" {  } { { "RV32IMF_LR/fpu/Multiplication.v" "Mult0" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512547432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X1\|Multiplication:M2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X1\|Multiplication:M2\|Mult0\"" {  } { { "RV32IMF_LR/fpu/Multiplication.v" "Mult0" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512547432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X2\|Multiplication:M1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X2\|Multiplication:M1\|Mult0\"" {  } { { "RV32IMF_LR/fpu/Multiplication.v" "Mult0" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512547432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X2\|Multiplication:M2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X2\|Multiplication:M2\|Mult0\"" {  } { { "RV32IMF_LR/fpu/Multiplication.v" "Mult0" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512547432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X3\|Multiplication:M1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X3\|Multiplication:M1\|Mult0\"" {  } { { "RV32IMF_LR/fpu/Multiplication.v" "Mult0" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512547432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X3\|Multiplication:M2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X3\|Multiplication:M2\|Mult0\"" {  } { { "RV32IMF_LR/fpu/Multiplication.v" "Mult0" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512547432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Multiplication:END\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Multiplication:END\|Mult0\"" {  } { { "RV32IMF_LR/fpu/Multiplication.v" "Mult0" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512547432 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Multiplication:x0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Multiplication:x0\|Mult0\"" {  } { { "RV32IMF_LR/fpu/Multiplication.v" "Mult0" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512547432 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699512547432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|alu:EX_ALU\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"cpu:inst\|alu:EX_ALU\|lpm_mult:Mult2\"" {  } { { "RV32IMF_LR/alu/alu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/alu/alu.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512547495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|alu:EX_ALU\|lpm_mult:Mult2 " "Instantiated megafunction \"cpu:inst\|alu:EX_ALU\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547496 ""}  } { { "RV32IMF_LR/alu/alu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/alu/alu.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699512547496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512547560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512547560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|alu:EX_ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:inst\|alu:EX_ALU\|lpm_mult:Mult0\"" {  } { { "RV32IMF_LR/alu/alu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/alu/alu.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512547592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|alu:EX_ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:inst\|alu:EX_ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547592 ""}  } { { "RV32IMF_LR/alu/alu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/alu/alu.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699512547592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512547656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512547656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|alu:EX_ALU\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"cpu:inst\|alu:EX_ALU\|lpm_mult:Mult1\"" {  } { { "RV32IMF_LR/alu/alu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/alu/alu.v" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512547684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|alu:EX_ALU\|lpm_mult:Mult1 " "Instantiated megafunction \"cpu:inst\|alu:EX_ALU\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 96 " "Parameter \"LPM_WIDTHP\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 96 " "Parameter \"LPM_WIDTHR\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547684 ""}  } { { "RV32IMF_LR/alu/alu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/alu/alu.v" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699512547684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hdt " "Found entity 1: mult_hdt" {  } { { "db/mult_hdt.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/mult_hdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512547747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512547747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|fpu:EX_FPU\|Multiplication:MuI\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:inst\|fpu:EX_FPU\|Multiplication:MuI\|lpm_mult:Mult0\"" {  } { { "RV32IMF_LR/fpu/Multiplication.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512547783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|fpu:EX_FPU\|Multiplication:MuI\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:inst\|fpu:EX_FPU\|Multiplication:MuI\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547783 ""}  } { { "RV32IMF_LR/fpu/Multiplication.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699512547783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512547845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512547845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X1\|Multiplication:M1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X1\|Multiplication:M1\|lpm_mult:Mult0\"" {  } { { "RV32IMF_LR/fpu/Multiplication.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512547873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X1\|Multiplication:M1\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X1\|Multiplication:M1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547873 ""}  } { { "RV32IMF_LR/fpu/Multiplication.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699512547873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X1\|Multiplication:M2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X1\|Multiplication:M2\|lpm_mult:Mult0\"" {  } { { "RV32IMF_LR/fpu/Multiplication.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512547890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X1\|Multiplication:M2\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X1\|Multiplication:M2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547891 ""}  } { { "RV32IMF_LR/fpu/Multiplication.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699512547891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X2\|Multiplication:M1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X2\|Multiplication:M1\|lpm_mult:Mult0\"" {  } { { "RV32IMF_LR/fpu/Multiplication.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512547909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X2\|Multiplication:M1\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Iteration:X2\|Multiplication:M1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547909 ""}  } { { "RV32IMF_LR/fpu/Multiplication.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699512547909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Multiplication:x0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Multiplication:x0\|lpm_mult:Mult0\"" {  } { { "RV32IMF_LR/fpu/Multiplication.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512547960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:inst\|fpu:EX_FPU\|Division:DuI\|Multiplication:x0\|lpm_mult:Mult0 " "Instantiated megafunction \"cpu:inst\|fpu:EX_FPU\|Division:DuI\|Multiplication:x0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699512547960 ""}  } { { "RV32IMF_LR/fpu/Multiplication.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/fpu/Multiplication.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699512547960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vgt " "Found entity 1: mult_vgt" {  } { { "db/mult_vgt.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/mult_vgt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699512548024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512548024 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:inst\|alu:EX_ALU\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_mult15 " "Synthesized away node \"cpu:inst\|alu:EX_ALU\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_mult15\"" {  } { { "db/mult_hdt.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/mult_hdt.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "RV32IMF_LR/alu/alu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/alu/alu.v" 84 -1 0 } } { "RV32IMF_LR/cpu/cpu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 189 0 0 } } { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 136 1272 1688 312 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512548238 "|RV32IMF_FPGA|cpu:inst|alu:EX_ALU|lpm_mult:Mult1|mult_hdt:auto_generated|mac_mult15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cpu:inst\|alu:EX_ALU\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_out16 " "Synthesized away node \"cpu:inst\|alu:EX_ALU\|lpm_mult:Mult1\|mult_hdt:auto_generated\|mac_out16\"" {  } { { "db/mult_hdt.tdf" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/db/mult_hdt.tdf" 128 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "RV32IMF_LR/alu/alu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/alu/alu.v" 84 -1 0 } } { "RV32IMF_LR/cpu/cpu.v" "" { Text "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_LR/cpu/cpu.v" 189 0 0 } } { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 136 1272 1688 312 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699512548238 "|RV32IMF_FPGA|cpu:inst|alu:EX_ALU|lpm_mult:Mult1|mult_hdt:auto_generated|mac_out16"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1699512548238 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1699512548238 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699512549318 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2234 " "Ignored 2234 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2234 " "Ignored 2234 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1699512549463 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1699512549463 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699512549569 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699512549570 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 400 2528 2704 416 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699512554402 "|RV32IMF_FPGA|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 432 2528 2704 448 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699512554402 "|RV32IMF_FPGA|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 432 2528 2704 448 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699512554402 "|RV32IMF_FPGA|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 432 2528 2704 448 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699512554402 "|RV32IMF_FPGA|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 432 2528 2704 448 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699512554402 "|RV32IMF_FPGA|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 432 2528 2704 448 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699512554402 "|RV32IMF_FPGA|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 432 2528 2704 448 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699512554402 "|RV32IMF_FPGA|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 432 2528 2704 448 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699512554402 "|RV32IMF_FPGA|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 496 2528 2704 512 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699512554402 "|RV32IMF_FPGA|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 144 2304 2480 160 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699512554402 "|RV32IMF_FPGA|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 144 2304 2480 160 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699512554402 "|RV32IMF_FPGA|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 144 2304 2480 160 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699512554402 "|RV32IMF_FPGA|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "RV32IMF_FPGA.bdf" "" { Schematic "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/RV32IMF_FPGA.bdf" { { 144 2304 2480 160 "LEDR\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699512554402 "|RV32IMF_FPGA|LEDR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699512554402 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512554829 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699512563911 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "jtag_uart 19 " "Ignored 19 assignments for entity \"jtag_uart\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1699512564156 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/output_files/RV32IMF_FPGA.map.smsg " "Generated suppressed messages file E:/FY_Reserch/FPY_Tharindu_rathnayaka_repo/RV32IMF_FPGA/output_files/RV32IMF_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512564444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699512565945 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699512565945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9953 " "Implemented 9953 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699512566685 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699512566685 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9791 " "Implemented 9791 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699512566685 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699512566685 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "93 " "Implemented 93 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1699512566685 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699512566685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4931 " "Peak virtual memory: 4931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699512566763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 12:19:26 2023 " "Processing ended: Thu Nov  9 12:19:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699512566763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699512566763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699512566763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699512566763 ""}
