[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2573853 heartbeat IPC: 3.885 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 17 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2573853 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 17 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2573853 cumulative IPC: 3.885 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 15860061 heartbeat IPC: 0.7527 cumulative IPC: 0.7527 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 25409990 heartbeat IPC: 1.047 cumulative IPC: 0.8758 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 34529421 heartbeat IPC: 1.097 cumulative IPC: 0.9388 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 43581853 heartbeat IPC: 1.105 cumulative IPC: 0.9754 (Simulation time: 00 hr 02 min 31 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 50150784 cumulative IPC: 0.997 (Simulation time: 00 hr 03 min 02 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 50150784 cumulative IPC: 0.997 (Simulation time: 00 hr 03 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.997 instructions: 50000000 cycles: 50150784
CPU 0 Branch Prediction Accuracy: 88.24% MPKI: 19.91 Average ROB Occupancy at Mispredict: 20.31
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1049
BRANCH_INDIRECT: 0.0134
BRANCH_CONDITIONAL: 19.75
BRANCH_DIRECT_CALL: 0.00596
BRANCH_INDIRECT_CALL: 0.0036
BRANCH_RETURN: 0.0321

cpu0->cpu0_STLB TOTAL        ACCESS:      20372 HIT:      19822 MISS:        550 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      20372 HIT:      19822 MISS:        550 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 267.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     307863 HIT:     184547 MISS:     123316 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     137248 HIT:      86089 MISS:      51159 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      66499 HIT:      35508 MISS:      30991 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     103750 HIT:      62877 MISS:      40873 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        366 HIT:         73 MISS:        293 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 47.27 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5770757 HIT:    5750462 MISS:      20295 MSHR_MERGE:       7804
cpu0->cpu0_L1I LOAD         ACCESS:    5770757 HIT:    5750462 MISS:      20295 MSHR_MERGE:       7804
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 19.65 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15798647 HIT:   15354734 MISS:     443913 MSHR_MERGE:     252290
cpu0->cpu0_L1D LOAD         ACCESS:    9190547 HIT:    9002280 MISS:     188267 MSHR_MERGE:      63509
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6607549 HIT:    6352269 MISS:     255280 MSHR_MERGE:     188781
cpu0->cpu0_L1D TRANSLATION  ACCESS:        551 HIT:        185 MISS:        366 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 37.24 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5165297 HIT:    5164667 MISS:        630 MSHR_MERGE:        344
cpu0->cpu0_ITLB LOAD         ACCESS:    5165297 HIT:    5164667 MISS:        630 MSHR_MERGE:        344
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 49.84 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14975744 HIT:   14950092 MISS:      25652 MSHR_MERGE:       5566
cpu0->cpu0_DTLB LOAD         ACCESS:   14975744 HIT:   14950092 MISS:      25652 MSHR_MERGE:       5566
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.7 cycles
cpu0->LLC TOTAL        ACCESS:     138090 HIT:     111889 MISS:      26201 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      51159 HIT:      32863 MISS:      18296 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      30991 HIT:      23363 MISS:       7628 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      55647 HIT:      55511 MISS:        136 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        293 HIT:        152 MISS:        141 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2798
  ROW_BUFFER_MISS:      23267
  AVG DBUS CONGESTED CYCLE: 14.93
Channel 0 WQ ROW_BUFFER_HIT:        108
  ROW_BUFFER_MISS:        644
  FULL:          0
Channel 0 REFRESHES ISSUED:       4179
