

================================================================
== Vitis HLS Report for 'compute_matrices'
================================================================
* Date:           Tue May 27 11:18:49 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        max_loop
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.271 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1246224|  1246224|  12.462 ms|  12.462 ms|  1246225|  1246225|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1      |       66|       66|         2|          -|          -|     33|        no|
        |- Loop 2      |       66|       66|         2|          -|          -|     33|        no|
        |- Loop 3      |       33|       33|         1|          -|          -|     33|        no|
        |- Loop 4      |   196794|   196794|         3|          -|          -|  65598|        no|
        |- Loop 5      |       64|       64|         2|          -|          -|     32|        no|
        |- Loop 6      |       64|       64|         2|          -|          -|     32|        no|
        |- OUTER_LOOP  |  1049076|  1049076|        21|         16|          1|  65567|       yes|
        |- MAX_LOOP    |       34|       34|         3|          1|          1|     32|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 21
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 2
  Pipeline-0 : II = 16, D = 21, States = { 31 32 35 36 37 38 39 40 41 42 43 44 45 46 47 33 34 48 49 50 51 }
  Pipeline-1 : II = 1, D = 3, States = { 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 6 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 26 
24 --> 25 
25 --> 23 
26 --> 27 28 
27 --> 26 
28 --> 30 29 
29 --> 28 
30 --> 31 
31 --> 32 
32 --> 52 35 
33 --> 34 
34 --> 48 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 33 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 31 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 53 
56 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 57 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %query, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %query"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %database, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %database"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %max_index"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %max_index, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %direction_matrix, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %direction_matrix"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%diag_array_1_0 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 66 'alloca' 'diag_array_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%diag_array_1_1 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 67 'alloca' 'diag_array_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%diag_array_1_2 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 68 'alloca' 'diag_array_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%diag_array_1_3 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 69 'alloca' 'diag_array_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%diag_array_1_4 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 70 'alloca' 'diag_array_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%diag_array_1_5 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 71 'alloca' 'diag_array_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%diag_array_1_6 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 72 'alloca' 'diag_array_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%diag_array_1_7 = alloca i64 1" [max_loop/lsal.cpp:14]   --->   Operation 73 'alloca' 'diag_array_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%diag_array_2_0 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 74 'alloca' 'diag_array_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%diag_array_2_1 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 75 'alloca' 'diag_array_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%diag_array_2_2 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 76 'alloca' 'diag_array_2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%diag_array_2_3 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 77 'alloca' 'diag_array_2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%diag_array_2_4 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 78 'alloca' 'diag_array_2_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%diag_array_2_5 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 79 'alloca' 'diag_array_2_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%diag_array_2_6 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 80 'alloca' 'diag_array_2_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%diag_array_2_7 = alloca i64 1" [max_loop/lsal.cpp:15]   --->   Operation 81 'alloca' 'diag_array_2_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%diag_array_3_0 = alloca i64 1" [max_loop/lsal.cpp:16]   --->   Operation 82 'alloca' 'diag_array_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%max_value_arr_0 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 83 'alloca' 'max_value_arr_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%max_value_arr_1 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 84 'alloca' 'max_value_arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%max_value_arr_2 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 85 'alloca' 'max_value_arr_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%max_value_arr_3 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 86 'alloca' 'max_value_arr_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%max_value_arr_4 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 87 'alloca' 'max_value_arr_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%max_value_arr_5 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 88 'alloca' 'max_value_arr_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%max_value_arr_6 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 89 'alloca' 'max_value_arr_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%max_value_arr_7 = alloca i64 1" [max_loop/lsal.cpp:18]   --->   Operation 90 'alloca' 'max_value_arr_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%max_index_arr_0 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 91 'alloca' 'max_index_arr_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%max_index_arr_1 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 92 'alloca' 'max_index_arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%max_index_arr_2 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 93 'alloca' 'max_index_arr_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%max_index_arr_3 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 94 'alloca' 'max_index_arr_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%max_index_arr_4 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 95 'alloca' 'max_index_arr_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%max_index_arr_5 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 96 'alloca' 'max_index_arr_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%max_index_arr_6 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 97 'alloca' 'max_index_arr_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%max_index_arr_7 = alloca i64 1" [max_loop/lsal.cpp:19]   --->   Operation 98 'alloca' 'max_index_arr_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%database_buff_0 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 99 'alloca' 'database_buff_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%database_buff_1 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 100 'alloca' 'database_buff_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%database_buff_2 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 101 'alloca' 'database_buff_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%database_buff_3 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 102 'alloca' 'database_buff_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%database_buff_4 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 103 'alloca' 'database_buff_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%database_buff_5 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 104 'alloca' 'database_buff_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%database_buff_6 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 105 'alloca' 'database_buff_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%database_buff_7 = alloca i64 1" [max_loop/lsal.cpp:22]   --->   Operation 106 'alloca' 'database_buff_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln15 = specmemcore void @_ssdm_op_SpecMemCore, i16 %diag_array_1_0, i16 %diag_array_1_1, i16 %diag_array_1_2, i16 %diag_array_1_3, i16 %diag_array_1_4, i16 %diag_array_1_5, i16 %diag_array_1_6, i16 %diag_array_1_7, i64 666, i64 30, i64 18446744073709551615" [max_loop/lsal.cpp:15]   --->   Operation 107 'specmemcore' 'specmemcore_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%diag_array_2_0_addr = getelementptr i16 %diag_array_2_0, i64 0, i64 0" [max_loop/lsal.cpp:15]   --->   Operation 108 'getelementptr' 'diag_array_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i16 %diag_array_2_0, i16 %diag_array_2_1, i16 %diag_array_2_2, i16 %diag_array_2_3, i16 %diag_array_2_4, i16 %diag_array_2_5, i16 %diag_array_2_6, i16 %diag_array_2_7, i64 666, i64 30, i64 18446744073709551615" [max_loop/lsal.cpp:16]   --->   Operation 109 'specmemcore' 'specmemcore_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%diag_array_3_0_addr = getelementptr i16 %diag_array_3_0, i64 0, i64 0" [max_loop/lsal.cpp:16]   --->   Operation 110 'getelementptr' 'diag_array_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %diag_array_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 111 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%max_value_arr_0_addr = getelementptr i17 %max_value_arr_0, i64 0, i64 0" [max_loop/lsal.cpp:18]   --->   Operation 112 'getelementptr' 'max_value_arr_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i17 %max_value_arr_0, i17 %max_value_arr_1, i17 %max_value_arr_2, i17 %max_value_arr_3, i17 %max_value_arr_4, i17 %max_value_arr_5, i17 %max_value_arr_6, i17 %max_value_arr_7, i64 666, i64 30, i64 18446744073709551615" [max_loop/lsal.cpp:19]   --->   Operation 113 'specmemcore' 'specmemcore_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%max_index_arr_0_addr = getelementptr i22 %max_index_arr_0, i64 0, i64 0" [max_loop/lsal.cpp:19]   --->   Operation 114 'getelementptr' 'max_index_arr_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i22 %max_index_arr_0, i22 %max_index_arr_1, i22 %max_index_arr_2, i22 %max_index_arr_3, i22 %max_index_arr_4, i22 %max_index_arr_5, i22 %max_index_arr_6, i22 %max_index_arr_7, i64 666, i64 210, i64 18446744073709551615" [max_loop/lsal.cpp:20]   --->   Operation 115 'specmemcore' 'specmemcore_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln23 = specmemcore void @_ssdm_op_SpecMemCore, i8 %database_buff_0, i8 %database_buff_1, i8 %database_buff_2, i8 %database_buff_3, i8 %database_buff_4, i8 %database_buff_5, i8 %database_buff_6, i8 %database_buff_7, i64 666, i64 30, i64 18446744073709551615" [max_loop/lsal.cpp:23]   --->   Operation 116 'specmemcore' 'specmemcore_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (1.58ns)   --->   "%br_ln27 = br void %memset.loop229" [max_loop/lsal.cpp:27]   --->   Operation 117 'br' 'br_ln27' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.68>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%empty = phi i6 0, void, i6 %empty_12, void %memset.loop229.split376"   --->   Operation 118 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.82ns)   --->   "%empty_12 = add i6 %empty, i6 1"   --->   Operation 119 'add' 'empty_12' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (1.42ns)   --->   "%exitcond34011 = icmp_eq  i6 %empty, i6 33"   --->   Operation 120 'icmp' 'exitcond34011' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33"   --->   Operation 121 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond34011, void %memset.loop229.split, void %memset.loop227.preheader"   --->   Operation 122 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%empty_14 = trunc i6 %empty"   --->   Operation 123 'trunc' 'empty_14' <Predicate = (!exitcond34011)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%newIndex = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %empty, i32 3, i32 5"   --->   Operation 124 'partselect' 'newIndex' <Predicate = (!exitcond34011)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i3 %newIndex"   --->   Operation 125 'zext' 'newIndex_cast' <Predicate = (!exitcond34011)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%diag_array_1_0_addr = getelementptr i16 %diag_array_1_0, i64 0, i64 %newIndex_cast"   --->   Operation 126 'getelementptr' 'diag_array_1_0_addr' <Predicate = (!exitcond34011)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%diag_array_1_1_addr = getelementptr i16 %diag_array_1_1, i64 0, i64 %newIndex_cast"   --->   Operation 127 'getelementptr' 'diag_array_1_1_addr' <Predicate = (!exitcond34011)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%diag_array_1_2_addr = getelementptr i16 %diag_array_1_2, i64 0, i64 %newIndex_cast"   --->   Operation 128 'getelementptr' 'diag_array_1_2_addr' <Predicate = (!exitcond34011)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%diag_array_1_3_addr = getelementptr i16 %diag_array_1_3, i64 0, i64 %newIndex_cast"   --->   Operation 129 'getelementptr' 'diag_array_1_3_addr' <Predicate = (!exitcond34011)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%diag_array_1_4_addr = getelementptr i16 %diag_array_1_4, i64 0, i64 %newIndex_cast"   --->   Operation 130 'getelementptr' 'diag_array_1_4_addr' <Predicate = (!exitcond34011)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%diag_array_1_5_addr = getelementptr i16 %diag_array_1_5, i64 0, i64 %newIndex_cast"   --->   Operation 131 'getelementptr' 'diag_array_1_5_addr' <Predicate = (!exitcond34011)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%diag_array_1_6_addr = getelementptr i16 %diag_array_1_6, i64 0, i64 %newIndex_cast"   --->   Operation 132 'getelementptr' 'diag_array_1_6_addr' <Predicate = (!exitcond34011)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%diag_array_1_7_addr = getelementptr i16 %diag_array_1_7, i64 0, i64 %newIndex_cast"   --->   Operation 133 'getelementptr' 'diag_array_1_7_addr' <Predicate = (!exitcond34011)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (1.36ns)   --->   "%switch_ln0 = switch i3 %empty_14, void %branch7, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4, i3 5, void %branch5, i3 6, void %branch6"   --->   Operation 134 'switch' 'switch_ln0' <Predicate = (!exitcond34011)> <Delay = 1.36>
ST_2 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_1_6_addr"   --->   Operation 135 'store' 'store_ln0' <Predicate = (!exitcond34011 & empty_14 == 6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop229.split376"   --->   Operation 136 'br' 'br_ln0' <Predicate = (!exitcond34011 & empty_14 == 6)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_1_5_addr"   --->   Operation 137 'store' 'store_ln0' <Predicate = (!exitcond34011 & empty_14 == 5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop229.split376"   --->   Operation 138 'br' 'br_ln0' <Predicate = (!exitcond34011 & empty_14 == 5)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_1_4_addr"   --->   Operation 139 'store' 'store_ln0' <Predicate = (!exitcond34011 & empty_14 == 4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop229.split376"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!exitcond34011 & empty_14 == 4)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_1_3_addr"   --->   Operation 141 'store' 'store_ln0' <Predicate = (!exitcond34011 & empty_14 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop229.split376"   --->   Operation 142 'br' 'br_ln0' <Predicate = (!exitcond34011 & empty_14 == 3)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_1_2_addr"   --->   Operation 143 'store' 'store_ln0' <Predicate = (!exitcond34011 & empty_14 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop229.split376"   --->   Operation 144 'br' 'br_ln0' <Predicate = (!exitcond34011 & empty_14 == 2)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_1_1_addr"   --->   Operation 145 'store' 'store_ln0' <Predicate = (!exitcond34011 & empty_14 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop229.split376"   --->   Operation 146 'br' 'br_ln0' <Predicate = (!exitcond34011 & empty_14 == 1)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i3 %diag_array_1_0_addr"   --->   Operation 147 'store' 'store_ln0' <Predicate = (!exitcond34011 & empty_14 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop229.split376"   --->   Operation 148 'br' 'br_ln0' <Predicate = (!exitcond34011 & empty_14 == 0)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_1_7_addr"   --->   Operation 149 'store' 'store_ln0' <Predicate = (!exitcond34011 & empty_14 == 7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop229.split376"   --->   Operation 150 'br' 'br_ln0' <Predicate = (!exitcond34011 & empty_14 == 7)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop227"   --->   Operation 151 'br' 'br_ln0' <Predicate = (exitcond34011)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop229"   --->   Operation 152 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 4.68>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%empty_15 = phi i6 %empty_16, void %memset.loop227.split676, i6 0, void %memset.loop227.preheader"   --->   Operation 153 'phi' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (1.82ns)   --->   "%empty_16 = add i6 %empty_15, i6 1"   --->   Operation 154 'add' 'empty_16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (1.42ns)   --->   "%exitcond33910 = icmp_eq  i6 %empty_15, i6 33"   --->   Operation 155 'icmp' 'exitcond33910' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33"   --->   Operation 156 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond33910, void %memset.loop227.split, void %memset.loop225.preheader"   --->   Operation 157 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%empty_18 = trunc i6 %empty_15"   --->   Operation 158 'trunc' 'empty_18' <Predicate = (!exitcond33910)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%newIndex1 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %empty_15, i32 3, i32 5"   --->   Operation 159 'partselect' 'newIndex1' <Predicate = (!exitcond33910)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%newIndex667_cast = zext i3 %newIndex1"   --->   Operation 160 'zext' 'newIndex667_cast' <Predicate = (!exitcond33910)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%diag_array_2_0_addr_1 = getelementptr i16 %diag_array_2_0, i64 0, i64 %newIndex667_cast"   --->   Operation 161 'getelementptr' 'diag_array_2_0_addr_1' <Predicate = (!exitcond33910)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%diag_array_2_1_addr = getelementptr i16 %diag_array_2_1, i64 0, i64 %newIndex667_cast"   --->   Operation 162 'getelementptr' 'diag_array_2_1_addr' <Predicate = (!exitcond33910)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%diag_array_2_2_addr = getelementptr i16 %diag_array_2_2, i64 0, i64 %newIndex667_cast"   --->   Operation 163 'getelementptr' 'diag_array_2_2_addr' <Predicate = (!exitcond33910)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%diag_array_2_3_addr = getelementptr i16 %diag_array_2_3, i64 0, i64 %newIndex667_cast"   --->   Operation 164 'getelementptr' 'diag_array_2_3_addr' <Predicate = (!exitcond33910)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%diag_array_2_4_addr = getelementptr i16 %diag_array_2_4, i64 0, i64 %newIndex667_cast"   --->   Operation 165 'getelementptr' 'diag_array_2_4_addr' <Predicate = (!exitcond33910)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%diag_array_2_5_addr = getelementptr i16 %diag_array_2_5, i64 0, i64 %newIndex667_cast"   --->   Operation 166 'getelementptr' 'diag_array_2_5_addr' <Predicate = (!exitcond33910)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%diag_array_2_6_addr = getelementptr i16 %diag_array_2_6, i64 0, i64 %newIndex667_cast"   --->   Operation 167 'getelementptr' 'diag_array_2_6_addr' <Predicate = (!exitcond33910)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%diag_array_2_7_addr = getelementptr i16 %diag_array_2_7, i64 0, i64 %newIndex667_cast"   --->   Operation 168 'getelementptr' 'diag_array_2_7_addr' <Predicate = (!exitcond33910)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (1.36ns)   --->   "%switch_ln0 = switch i3 %empty_18, void %branch15, i3 0, void %branch8, i3 1, void %branch9, i3 2, void %branch10, i3 3, void %branch11, i3 4, void %branch12, i3 5, void %branch13, i3 6, void %branch14"   --->   Operation 169 'switch' 'switch_ln0' <Predicate = (!exitcond33910)> <Delay = 1.36>
ST_4 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_2_6_addr"   --->   Operation 170 'store' 'store_ln0' <Predicate = (!exitcond33910 & empty_18 == 6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop227.split676"   --->   Operation 171 'br' 'br_ln0' <Predicate = (!exitcond33910 & empty_18 == 6)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_2_5_addr"   --->   Operation 172 'store' 'store_ln0' <Predicate = (!exitcond33910 & empty_18 == 5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop227.split676"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!exitcond33910 & empty_18 == 5)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_2_4_addr"   --->   Operation 174 'store' 'store_ln0' <Predicate = (!exitcond33910 & empty_18 == 4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop227.split676"   --->   Operation 175 'br' 'br_ln0' <Predicate = (!exitcond33910 & empty_18 == 4)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_2_3_addr"   --->   Operation 176 'store' 'store_ln0' <Predicate = (!exitcond33910 & empty_18 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop227.split676"   --->   Operation 177 'br' 'br_ln0' <Predicate = (!exitcond33910 & empty_18 == 3)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_2_2_addr"   --->   Operation 178 'store' 'store_ln0' <Predicate = (!exitcond33910 & empty_18 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop227.split676"   --->   Operation 179 'br' 'br_ln0' <Predicate = (!exitcond33910 & empty_18 == 2)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_2_1_addr"   --->   Operation 180 'store' 'store_ln0' <Predicate = (!exitcond33910 & empty_18 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop227.split676"   --->   Operation 181 'br' 'br_ln0' <Predicate = (!exitcond33910 & empty_18 == 1)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i3 %diag_array_2_0_addr_1"   --->   Operation 182 'store' 'store_ln0' <Predicate = (!exitcond33910 & empty_18 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop227.split676"   --->   Operation 183 'br' 'br_ln0' <Predicate = (!exitcond33910 & empty_18 == 0)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i2 %diag_array_2_7_addr"   --->   Operation 184 'store' 'store_ln0' <Predicate = (!exitcond33910 & empty_18 == 7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop227.split676"   --->   Operation 185 'br' 'br_ln0' <Predicate = (!exitcond33910 & empty_18 == 7)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop225"   --->   Operation 186 'br' 'br_ln0' <Predicate = (exitcond33910)> <Delay = 1.58>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop227"   --->   Operation 187 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 4.68>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%empty_19 = phi i6 %empty_20, void %memset.loop225.split715, i6 0, void %memset.loop225.preheader"   --->   Operation 188 'phi' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (1.82ns)   --->   "%empty_20 = add i6 %empty_19, i6 1"   --->   Operation 189 'add' 'empty_20' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (1.42ns)   --->   "%exitcond3389 = icmp_eq  i6 %empty_19, i6 33"   --->   Operation 190 'icmp' 'exitcond3389' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33"   --->   Operation 191 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3389, void %memset.loop225.split, void %split224"   --->   Operation 192 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%empty_22 = trunc i6 %empty_19"   --->   Operation 193 'trunc' 'empty_22' <Predicate = (!exitcond3389)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%newIndex2 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %empty_19, i32 3, i32 5"   --->   Operation 194 'partselect' 'newIndex2' <Predicate = (!exitcond3389)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%newIndex706_cast = zext i3 %newIndex2"   --->   Operation 195 'zext' 'newIndex706_cast' <Predicate = (!exitcond3389)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%diag_array_3_0_addr_1 = getelementptr i16 %diag_array_3_0, i64 0, i64 %newIndex706_cast"   --->   Operation 196 'getelementptr' 'diag_array_3_0_addr_1' <Predicate = (!exitcond3389)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (1.13ns)   --->   "%cond = icmp_eq  i3 %empty_22, i3 0"   --->   Operation 197 'icmp' 'cond' <Predicate = (!exitcond3389)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %cond, void %memset.loop225.split715, void %branch16"   --->   Operation 198 'br' 'br_ln0' <Predicate = (!exitcond3389)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 0, i3 %diag_array_3_0_addr_1"   --->   Operation 199 'store' 'store_ln0' <Predicate = (!exitcond3389 & cond)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop225.split715"   --->   Operation 200 'br' 'br_ln0' <Predicate = (!exitcond3389 & cond)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop225"   --->   Operation 201 'br' 'br_ln0' <Predicate = (!exitcond3389)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%query_addr = getelementptr i8 %query, i64 0, i64 0" [max_loop/lsal.cpp:31]   --->   Operation 202 'getelementptr' 'query_addr' <Predicate = (exitcond3389)> <Delay = 0.00>
ST_6 : Operation 203 [2/2] (2.32ns)   --->   "%querry_buff = load i5 %query_addr" [max_loop/lsal.cpp:31]   --->   Operation 203 'load' 'querry_buff' <Predicate = (exitcond3389)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%query_addr_1 = getelementptr i8 %query, i64 0, i64 1" [max_loop/lsal.cpp:31]   --->   Operation 204 'getelementptr' 'query_addr_1' <Predicate = (exitcond3389)> <Delay = 0.00>
ST_6 : Operation 205 [2/2] (2.32ns)   --->   "%querry_buff_1 = load i5 %query_addr_1" [max_loop/lsal.cpp:31]   --->   Operation 205 'load' 'querry_buff_1' <Predicate = (exitcond3389)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 7 <SV = 4> <Delay = 2.32>
ST_7 : Operation 206 [1/2] (2.32ns)   --->   "%querry_buff = load i5 %query_addr" [max_loop/lsal.cpp:31]   --->   Operation 206 'load' 'querry_buff' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 207 [1/2] (2.32ns)   --->   "%querry_buff_1 = load i5 %query_addr_1" [max_loop/lsal.cpp:31]   --->   Operation 207 'load' 'querry_buff_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%query_addr_2 = getelementptr i8 %query, i64 0, i64 2" [max_loop/lsal.cpp:31]   --->   Operation 208 'getelementptr' 'query_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [2/2] (2.32ns)   --->   "%querry_buff_2 = load i5 %query_addr_2" [max_loop/lsal.cpp:31]   --->   Operation 209 'load' 'querry_buff_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%query_addr_3 = getelementptr i8 %query, i64 0, i64 3" [max_loop/lsal.cpp:31]   --->   Operation 210 'getelementptr' 'query_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [2/2] (2.32ns)   --->   "%querry_buff_3 = load i5 %query_addr_3" [max_loop/lsal.cpp:31]   --->   Operation 211 'load' 'querry_buff_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 5> <Delay = 2.32>
ST_8 : Operation 212 [1/2] (2.32ns)   --->   "%querry_buff_2 = load i5 %query_addr_2" [max_loop/lsal.cpp:31]   --->   Operation 212 'load' 'querry_buff_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 213 [1/2] (2.32ns)   --->   "%querry_buff_3 = load i5 %query_addr_3" [max_loop/lsal.cpp:31]   --->   Operation 213 'load' 'querry_buff_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%query_addr_4 = getelementptr i8 %query, i64 0, i64 4" [max_loop/lsal.cpp:31]   --->   Operation 214 'getelementptr' 'query_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [2/2] (2.32ns)   --->   "%querry_buff_4 = load i5 %query_addr_4" [max_loop/lsal.cpp:31]   --->   Operation 215 'load' 'querry_buff_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%query_addr_5 = getelementptr i8 %query, i64 0, i64 5" [max_loop/lsal.cpp:31]   --->   Operation 216 'getelementptr' 'query_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [2/2] (2.32ns)   --->   "%querry_buff_5 = load i5 %query_addr_5" [max_loop/lsal.cpp:31]   --->   Operation 217 'load' 'querry_buff_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 6> <Delay = 2.32>
ST_9 : Operation 218 [1/2] (2.32ns)   --->   "%querry_buff_4 = load i5 %query_addr_4" [max_loop/lsal.cpp:31]   --->   Operation 218 'load' 'querry_buff_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 219 [1/2] (2.32ns)   --->   "%querry_buff_5 = load i5 %query_addr_5" [max_loop/lsal.cpp:31]   --->   Operation 219 'load' 'querry_buff_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%query_addr_6 = getelementptr i8 %query, i64 0, i64 6" [max_loop/lsal.cpp:31]   --->   Operation 220 'getelementptr' 'query_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [2/2] (2.32ns)   --->   "%querry_buff_6 = load i5 %query_addr_6" [max_loop/lsal.cpp:31]   --->   Operation 221 'load' 'querry_buff_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%query_addr_7 = getelementptr i8 %query, i64 0, i64 7" [max_loop/lsal.cpp:31]   --->   Operation 222 'getelementptr' 'query_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [2/2] (2.32ns)   --->   "%querry_buff_7 = load i5 %query_addr_7" [max_loop/lsal.cpp:31]   --->   Operation 223 'load' 'querry_buff_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 10 <SV = 7> <Delay = 2.32>
ST_10 : Operation 224 [1/2] (2.32ns)   --->   "%querry_buff_6 = load i5 %query_addr_6" [max_loop/lsal.cpp:31]   --->   Operation 224 'load' 'querry_buff_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 225 [1/2] (2.32ns)   --->   "%querry_buff_7 = load i5 %query_addr_7" [max_loop/lsal.cpp:31]   --->   Operation 225 'load' 'querry_buff_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%query_addr_8 = getelementptr i8 %query, i64 0, i64 8" [max_loop/lsal.cpp:31]   --->   Operation 226 'getelementptr' 'query_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 227 [2/2] (2.32ns)   --->   "%querry_buff_8 = load i5 %query_addr_8" [max_loop/lsal.cpp:31]   --->   Operation 227 'load' 'querry_buff_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%query_addr_9 = getelementptr i8 %query, i64 0, i64 9" [max_loop/lsal.cpp:31]   --->   Operation 228 'getelementptr' 'query_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [2/2] (2.32ns)   --->   "%querry_buff_9 = load i5 %query_addr_9" [max_loop/lsal.cpp:31]   --->   Operation 229 'load' 'querry_buff_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 11 <SV = 8> <Delay = 2.32>
ST_11 : Operation 230 [1/2] (2.32ns)   --->   "%querry_buff_8 = load i5 %query_addr_8" [max_loop/lsal.cpp:31]   --->   Operation 230 'load' 'querry_buff_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 231 [1/2] (2.32ns)   --->   "%querry_buff_9 = load i5 %query_addr_9" [max_loop/lsal.cpp:31]   --->   Operation 231 'load' 'querry_buff_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%query_addr_10 = getelementptr i8 %query, i64 0, i64 10" [max_loop/lsal.cpp:31]   --->   Operation 232 'getelementptr' 'query_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 233 [2/2] (2.32ns)   --->   "%querry_buff_10 = load i5 %query_addr_10" [max_loop/lsal.cpp:31]   --->   Operation 233 'load' 'querry_buff_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%query_addr_11 = getelementptr i8 %query, i64 0, i64 11" [max_loop/lsal.cpp:31]   --->   Operation 234 'getelementptr' 'query_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 235 [2/2] (2.32ns)   --->   "%querry_buff_11 = load i5 %query_addr_11" [max_loop/lsal.cpp:31]   --->   Operation 235 'load' 'querry_buff_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 12 <SV = 9> <Delay = 2.32>
ST_12 : Operation 236 [1/2] (2.32ns)   --->   "%querry_buff_10 = load i5 %query_addr_10" [max_loop/lsal.cpp:31]   --->   Operation 236 'load' 'querry_buff_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 237 [1/2] (2.32ns)   --->   "%querry_buff_11 = load i5 %query_addr_11" [max_loop/lsal.cpp:31]   --->   Operation 237 'load' 'querry_buff_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%query_addr_12 = getelementptr i8 %query, i64 0, i64 12" [max_loop/lsal.cpp:31]   --->   Operation 238 'getelementptr' 'query_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 239 [2/2] (2.32ns)   --->   "%querry_buff_12 = load i5 %query_addr_12" [max_loop/lsal.cpp:31]   --->   Operation 239 'load' 'querry_buff_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%query_addr_13 = getelementptr i8 %query, i64 0, i64 13" [max_loop/lsal.cpp:31]   --->   Operation 240 'getelementptr' 'query_addr_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [2/2] (2.32ns)   --->   "%querry_buff_13 = load i5 %query_addr_13" [max_loop/lsal.cpp:31]   --->   Operation 241 'load' 'querry_buff_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 13 <SV = 10> <Delay = 2.32>
ST_13 : Operation 242 [1/2] (2.32ns)   --->   "%querry_buff_12 = load i5 %query_addr_12" [max_loop/lsal.cpp:31]   --->   Operation 242 'load' 'querry_buff_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 243 [1/2] (2.32ns)   --->   "%querry_buff_13 = load i5 %query_addr_13" [max_loop/lsal.cpp:31]   --->   Operation 243 'load' 'querry_buff_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%query_addr_14 = getelementptr i8 %query, i64 0, i64 14" [max_loop/lsal.cpp:31]   --->   Operation 244 'getelementptr' 'query_addr_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [2/2] (2.32ns)   --->   "%querry_buff_14 = load i5 %query_addr_14" [max_loop/lsal.cpp:31]   --->   Operation 245 'load' 'querry_buff_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%query_addr_15 = getelementptr i8 %query, i64 0, i64 15" [max_loop/lsal.cpp:31]   --->   Operation 246 'getelementptr' 'query_addr_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [2/2] (2.32ns)   --->   "%querry_buff_15 = load i5 %query_addr_15" [max_loop/lsal.cpp:31]   --->   Operation 247 'load' 'querry_buff_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 14 <SV = 11> <Delay = 2.32>
ST_14 : Operation 248 [1/2] (2.32ns)   --->   "%querry_buff_14 = load i5 %query_addr_14" [max_loop/lsal.cpp:31]   --->   Operation 248 'load' 'querry_buff_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 249 [1/2] (2.32ns)   --->   "%querry_buff_15 = load i5 %query_addr_15" [max_loop/lsal.cpp:31]   --->   Operation 249 'load' 'querry_buff_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%query_addr_16 = getelementptr i8 %query, i64 0, i64 16" [max_loop/lsal.cpp:31]   --->   Operation 250 'getelementptr' 'query_addr_16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [2/2] (2.32ns)   --->   "%querry_buff_16 = load i5 %query_addr_16" [max_loop/lsal.cpp:31]   --->   Operation 251 'load' 'querry_buff_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%query_addr_17 = getelementptr i8 %query, i64 0, i64 17" [max_loop/lsal.cpp:31]   --->   Operation 252 'getelementptr' 'query_addr_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [2/2] (2.32ns)   --->   "%querry_buff_17 = load i5 %query_addr_17" [max_loop/lsal.cpp:31]   --->   Operation 253 'load' 'querry_buff_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 15 <SV = 12> <Delay = 2.32>
ST_15 : Operation 254 [1/2] (2.32ns)   --->   "%querry_buff_16 = load i5 %query_addr_16" [max_loop/lsal.cpp:31]   --->   Operation 254 'load' 'querry_buff_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 255 [1/2] (2.32ns)   --->   "%querry_buff_17 = load i5 %query_addr_17" [max_loop/lsal.cpp:31]   --->   Operation 255 'load' 'querry_buff_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%query_addr_18 = getelementptr i8 %query, i64 0, i64 18" [max_loop/lsal.cpp:31]   --->   Operation 256 'getelementptr' 'query_addr_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [2/2] (2.32ns)   --->   "%querry_buff_18 = load i5 %query_addr_18" [max_loop/lsal.cpp:31]   --->   Operation 257 'load' 'querry_buff_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 258 [1/1] (0.00ns)   --->   "%query_addr_19 = getelementptr i8 %query, i64 0, i64 19" [max_loop/lsal.cpp:31]   --->   Operation 258 'getelementptr' 'query_addr_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 259 [2/2] (2.32ns)   --->   "%querry_buff_19 = load i5 %query_addr_19" [max_loop/lsal.cpp:31]   --->   Operation 259 'load' 'querry_buff_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 16 <SV = 13> <Delay = 2.32>
ST_16 : Operation 260 [1/2] (2.32ns)   --->   "%querry_buff_18 = load i5 %query_addr_18" [max_loop/lsal.cpp:31]   --->   Operation 260 'load' 'querry_buff_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 261 [1/2] (2.32ns)   --->   "%querry_buff_19 = load i5 %query_addr_19" [max_loop/lsal.cpp:31]   --->   Operation 261 'load' 'querry_buff_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%query_addr_20 = getelementptr i8 %query, i64 0, i64 20" [max_loop/lsal.cpp:31]   --->   Operation 262 'getelementptr' 'query_addr_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 263 [2/2] (2.32ns)   --->   "%querry_buff_20 = load i5 %query_addr_20" [max_loop/lsal.cpp:31]   --->   Operation 263 'load' 'querry_buff_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 264 [1/1] (0.00ns)   --->   "%query_addr_21 = getelementptr i8 %query, i64 0, i64 21" [max_loop/lsal.cpp:31]   --->   Operation 264 'getelementptr' 'query_addr_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 265 [2/2] (2.32ns)   --->   "%querry_buff_21 = load i5 %query_addr_21" [max_loop/lsal.cpp:31]   --->   Operation 265 'load' 'querry_buff_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 17 <SV = 14> <Delay = 2.32>
ST_17 : Operation 266 [1/2] (2.32ns)   --->   "%querry_buff_20 = load i5 %query_addr_20" [max_loop/lsal.cpp:31]   --->   Operation 266 'load' 'querry_buff_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 267 [1/2] (2.32ns)   --->   "%querry_buff_21 = load i5 %query_addr_21" [max_loop/lsal.cpp:31]   --->   Operation 267 'load' 'querry_buff_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%query_addr_22 = getelementptr i8 %query, i64 0, i64 22" [max_loop/lsal.cpp:31]   --->   Operation 268 'getelementptr' 'query_addr_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 269 [2/2] (2.32ns)   --->   "%querry_buff_22 = load i5 %query_addr_22" [max_loop/lsal.cpp:31]   --->   Operation 269 'load' 'querry_buff_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 270 [1/1] (0.00ns)   --->   "%query_addr_23 = getelementptr i8 %query, i64 0, i64 23" [max_loop/lsal.cpp:31]   --->   Operation 270 'getelementptr' 'query_addr_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 271 [2/2] (2.32ns)   --->   "%querry_buff_23 = load i5 %query_addr_23" [max_loop/lsal.cpp:31]   --->   Operation 271 'load' 'querry_buff_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 18 <SV = 15> <Delay = 2.32>
ST_18 : Operation 272 [1/2] (2.32ns)   --->   "%querry_buff_22 = load i5 %query_addr_22" [max_loop/lsal.cpp:31]   --->   Operation 272 'load' 'querry_buff_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 273 [1/2] (2.32ns)   --->   "%querry_buff_23 = load i5 %query_addr_23" [max_loop/lsal.cpp:31]   --->   Operation 273 'load' 'querry_buff_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 274 [1/1] (0.00ns)   --->   "%query_addr_24 = getelementptr i8 %query, i64 0, i64 24" [max_loop/lsal.cpp:31]   --->   Operation 274 'getelementptr' 'query_addr_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 275 [2/2] (2.32ns)   --->   "%querry_buff_24 = load i5 %query_addr_24" [max_loop/lsal.cpp:31]   --->   Operation 275 'load' 'querry_buff_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%query_addr_25 = getelementptr i8 %query, i64 0, i64 25" [max_loop/lsal.cpp:31]   --->   Operation 276 'getelementptr' 'query_addr_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 277 [2/2] (2.32ns)   --->   "%querry_buff_25 = load i5 %query_addr_25" [max_loop/lsal.cpp:31]   --->   Operation 277 'load' 'querry_buff_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 19 <SV = 16> <Delay = 2.32>
ST_19 : Operation 278 [1/2] (2.32ns)   --->   "%querry_buff_24 = load i5 %query_addr_24" [max_loop/lsal.cpp:31]   --->   Operation 278 'load' 'querry_buff_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 279 [1/2] (2.32ns)   --->   "%querry_buff_25 = load i5 %query_addr_25" [max_loop/lsal.cpp:31]   --->   Operation 279 'load' 'querry_buff_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 280 [1/1] (0.00ns)   --->   "%query_addr_26 = getelementptr i8 %query, i64 0, i64 26" [max_loop/lsal.cpp:31]   --->   Operation 280 'getelementptr' 'query_addr_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 281 [2/2] (2.32ns)   --->   "%querry_buff_26 = load i5 %query_addr_26" [max_loop/lsal.cpp:31]   --->   Operation 281 'load' 'querry_buff_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 282 [1/1] (0.00ns)   --->   "%query_addr_27 = getelementptr i8 %query, i64 0, i64 27" [max_loop/lsal.cpp:31]   --->   Operation 282 'getelementptr' 'query_addr_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 283 [2/2] (2.32ns)   --->   "%querry_buff_27 = load i5 %query_addr_27" [max_loop/lsal.cpp:31]   --->   Operation 283 'load' 'querry_buff_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 20 <SV = 17> <Delay = 2.32>
ST_20 : Operation 284 [1/2] (2.32ns)   --->   "%querry_buff_26 = load i5 %query_addr_26" [max_loop/lsal.cpp:31]   --->   Operation 284 'load' 'querry_buff_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 285 [1/2] (2.32ns)   --->   "%querry_buff_27 = load i5 %query_addr_27" [max_loop/lsal.cpp:31]   --->   Operation 285 'load' 'querry_buff_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%query_addr_28 = getelementptr i8 %query, i64 0, i64 28" [max_loop/lsal.cpp:31]   --->   Operation 286 'getelementptr' 'query_addr_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 287 [2/2] (2.32ns)   --->   "%querry_buff_28 = load i5 %query_addr_28" [max_loop/lsal.cpp:31]   --->   Operation 287 'load' 'querry_buff_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%query_addr_29 = getelementptr i8 %query, i64 0, i64 29" [max_loop/lsal.cpp:31]   --->   Operation 288 'getelementptr' 'query_addr_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 289 [2/2] (2.32ns)   --->   "%querry_buff_29 = load i5 %query_addr_29" [max_loop/lsal.cpp:31]   --->   Operation 289 'load' 'querry_buff_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 21 <SV = 18> <Delay = 2.32>
ST_21 : Operation 290 [1/2] (2.32ns)   --->   "%querry_buff_28 = load i5 %query_addr_28" [max_loop/lsal.cpp:31]   --->   Operation 290 'load' 'querry_buff_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 291 [1/2] (2.32ns)   --->   "%querry_buff_29 = load i5 %query_addr_29" [max_loop/lsal.cpp:31]   --->   Operation 291 'load' 'querry_buff_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%query_addr_30 = getelementptr i8 %query, i64 0, i64 30" [max_loop/lsal.cpp:31]   --->   Operation 292 'getelementptr' 'query_addr_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 293 [2/2] (2.32ns)   --->   "%querry_buff_30 = load i5 %query_addr_30" [max_loop/lsal.cpp:31]   --->   Operation 293 'load' 'querry_buff_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 294 [1/1] (0.00ns)   --->   "%query_addr_31 = getelementptr i8 %query, i64 0, i64 31" [max_loop/lsal.cpp:31]   --->   Operation 294 'getelementptr' 'query_addr_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 295 [2/2] (2.32ns)   --->   "%querry_buff_31 = load i5 %query_addr_31" [max_loop/lsal.cpp:31]   --->   Operation 295 'load' 'querry_buff_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 22 <SV = 19> <Delay = 2.32>
ST_22 : Operation 296 [1/2] (2.32ns)   --->   "%querry_buff_30 = load i5 %query_addr_30" [max_loop/lsal.cpp:31]   --->   Operation 296 'load' 'querry_buff_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 297 [1/2] (2.32ns)   --->   "%querry_buff_31 = load i5 %query_addr_31" [max_loop/lsal.cpp:31]   --->   Operation 297 'load' 'querry_buff_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 298 [1/1] (1.58ns)   --->   "%br_ln32 = br void %load-store-loop234" [max_loop/lsal.cpp:32]   --->   Operation 298 'br' 'br_ln32' <Predicate = true> <Delay = 1.58>

State 23 <SV = 20> <Delay = 3.25>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%loop_index235 = phi i17 0, void %split224, i17 %empty_23, void %load-store-loop234.split2268"   --->   Operation 299 'phi' 'loop_index235' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (2.10ns)   --->   "%empty_23 = add i17 %loop_index235, i17 1"   --->   Operation 300 'add' 'empty_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 301 [1/1] (0.00ns)   --->   "%loop_index235_cast = zext i17 %loop_index235"   --->   Operation 301 'zext' 'loop_index235_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 302 [1/1] (2.43ns)   --->   "%exitcond3378 = icmp_eq  i17 %loop_index235, i17 65598"   --->   Operation 302 'icmp' 'exitcond3378' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 303 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65598, i64 65598, i64 65598"   --->   Operation 303 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3378, void %load-store-loop234.split, void %memset.loop223.preheader"   --->   Operation 304 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 305 [1/1] (0.00ns)   --->   "%database_addr = getelementptr i8 %database, i64 0, i64 %loop_index235_cast"   --->   Operation 305 'getelementptr' 'database_addr' <Predicate = (!exitcond3378)> <Delay = 0.00>
ST_23 : Operation 306 [2/2] (3.25ns)   --->   "%database_load = load i17 %database_addr"   --->   Operation 306 'load' 'database_load' <Predicate = (!exitcond3378)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65598> <RAM>
ST_23 : Operation 307 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop223"   --->   Operation 307 'br' 'br_ln0' <Predicate = (exitcond3378)> <Delay = 1.58>

State 24 <SV = 21> <Delay = 6.50>
ST_24 : Operation 308 [1/2] (3.25ns)   --->   "%database_load = load i17 %database_addr"   --->   Operation 308 'load' 'database_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65598> <RAM>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%empty_25 = trunc i17 %loop_index235"   --->   Operation 309 'trunc' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (0.00ns)   --->   "%newIndex3 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %loop_index235, i32 3, i32 16"   --->   Operation 310 'partselect' 'newIndex3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 311 [1/1] (0.00ns)   --->   "%newIndex2259_cast = zext i14 %newIndex3"   --->   Operation 311 'zext' 'newIndex2259_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%database_buff_0_addr = getelementptr i8 %database_buff_0, i64 0, i64 %newIndex2259_cast"   --->   Operation 312 'getelementptr' 'database_buff_0_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "%database_buff_1_addr = getelementptr i8 %database_buff_1, i64 0, i64 %newIndex2259_cast"   --->   Operation 313 'getelementptr' 'database_buff_1_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 314 [1/1] (0.00ns)   --->   "%database_buff_2_addr = getelementptr i8 %database_buff_2, i64 0, i64 %newIndex2259_cast"   --->   Operation 314 'getelementptr' 'database_buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 315 [1/1] (0.00ns)   --->   "%database_buff_3_addr = getelementptr i8 %database_buff_3, i64 0, i64 %newIndex2259_cast"   --->   Operation 315 'getelementptr' 'database_buff_3_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "%database_buff_4_addr = getelementptr i8 %database_buff_4, i64 0, i64 %newIndex2259_cast"   --->   Operation 316 'getelementptr' 'database_buff_4_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%database_buff_5_addr = getelementptr i8 %database_buff_5, i64 0, i64 %newIndex2259_cast"   --->   Operation 317 'getelementptr' 'database_buff_5_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%database_buff_6_addr = getelementptr i8 %database_buff_6, i64 0, i64 %newIndex2259_cast"   --->   Operation 318 'getelementptr' 'database_buff_6_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 319 [1/1] (0.00ns)   --->   "%database_buff_7_addr = getelementptr i8 %database_buff_7, i64 0, i64 %newIndex2259_cast"   --->   Operation 319 'getelementptr' 'database_buff_7_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 320 [1/1] (1.36ns)   --->   "%switch_ln0 = switch i3 %empty_25, void %branch303, i3 0, void %branch296, i3 1, void %branch297, i3 2, void %branch298, i3 3, void %branch299, i3 4, void %branch300, i3 5, void %branch301, i3 6, void %branch302"   --->   Operation 320 'switch' 'switch_ln0' <Predicate = true> <Delay = 1.36>
ST_24 : Operation 321 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_6_addr"   --->   Operation 321 'store' 'store_ln0' <Predicate = (empty_25 == 6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop234.split2268"   --->   Operation 322 'br' 'br_ln0' <Predicate = (empty_25 == 6)> <Delay = 0.00>
ST_24 : Operation 323 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_5_addr"   --->   Operation 323 'store' 'store_ln0' <Predicate = (empty_25 == 5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop234.split2268"   --->   Operation 324 'br' 'br_ln0' <Predicate = (empty_25 == 5)> <Delay = 0.00>
ST_24 : Operation 325 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_4_addr"   --->   Operation 325 'store' 'store_ln0' <Predicate = (empty_25 == 4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop234.split2268"   --->   Operation 326 'br' 'br_ln0' <Predicate = (empty_25 == 4)> <Delay = 0.00>
ST_24 : Operation 327 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_3_addr"   --->   Operation 327 'store' 'store_ln0' <Predicate = (empty_25 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop234.split2268"   --->   Operation 328 'br' 'br_ln0' <Predicate = (empty_25 == 3)> <Delay = 0.00>
ST_24 : Operation 329 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_2_addr"   --->   Operation 329 'store' 'store_ln0' <Predicate = (empty_25 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop234.split2268"   --->   Operation 330 'br' 'br_ln0' <Predicate = (empty_25 == 2)> <Delay = 0.00>
ST_24 : Operation 331 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_1_addr"   --->   Operation 331 'store' 'store_ln0' <Predicate = (empty_25 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop234.split2268"   --->   Operation 332 'br' 'br_ln0' <Predicate = (empty_25 == 1)> <Delay = 0.00>
ST_24 : Operation 333 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_0_addr"   --->   Operation 333 'store' 'store_ln0' <Predicate = (empty_25 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop234.split2268"   --->   Operation 334 'br' 'br_ln0' <Predicate = (empty_25 == 0)> <Delay = 0.00>
ST_24 : Operation 335 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_load, i14 %database_buff_7_addr"   --->   Operation 335 'store' 'store_ln0' <Predicate = (empty_25 == 7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_24 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop234.split2268"   --->   Operation 336 'br' 'br_ln0' <Predicate = (empty_25 == 7)> <Delay = 0.00>

State 25 <SV = 22> <Delay = 0.00>
ST_25 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop234"   --->   Operation 337 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 26 <SV = 21> <Delay = 4.68>
ST_26 : Operation 338 [1/1] (0.00ns)   --->   "%empty_26 = phi i6 %empty_27, void %memset.loop223.split1296, i6 0, void %memset.loop223.preheader"   --->   Operation 338 'phi' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 339 [1/1] (1.82ns)   --->   "%empty_27 = add i6 %empty_26, i6 1"   --->   Operation 339 'add' 'empty_27' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 340 [1/1] (1.42ns)   --->   "%exitcond3367 = icmp_eq  i6 %empty_26, i6 32"   --->   Operation 340 'icmp' 'exitcond3367' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 341 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 341 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3367, void %memset.loop223.split, void %memset.loop.preheader"   --->   Operation 342 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 343 [1/1] (0.00ns)   --->   "%empty_29 = trunc i6 %empty_26"   --->   Operation 343 'trunc' 'empty_29' <Predicate = (!exitcond3367)> <Delay = 0.00>
ST_26 : Operation 344 [1/1] (0.00ns)   --->   "%newIndex4 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %empty_26, i32 3, i32 4"   --->   Operation 344 'partselect' 'newIndex4' <Predicate = (!exitcond3367)> <Delay = 0.00>
ST_26 : Operation 345 [1/1] (0.00ns)   --->   "%newIndex1287_cast = zext i2 %newIndex4"   --->   Operation 345 'zext' 'newIndex1287_cast' <Predicate = (!exitcond3367)> <Delay = 0.00>
ST_26 : Operation 346 [1/1] (0.00ns)   --->   "%max_value_arr_0_addr_1 = getelementptr i17 %max_value_arr_0, i64 0, i64 %newIndex1287_cast"   --->   Operation 346 'getelementptr' 'max_value_arr_0_addr_1' <Predicate = (!exitcond3367)> <Delay = 0.00>
ST_26 : Operation 347 [1/1] (0.00ns)   --->   "%max_value_arr_1_addr = getelementptr i17 %max_value_arr_1, i64 0, i64 %newIndex1287_cast"   --->   Operation 347 'getelementptr' 'max_value_arr_1_addr' <Predicate = (!exitcond3367)> <Delay = 0.00>
ST_26 : Operation 348 [1/1] (0.00ns)   --->   "%max_value_arr_2_addr = getelementptr i17 %max_value_arr_2, i64 0, i64 %newIndex1287_cast"   --->   Operation 348 'getelementptr' 'max_value_arr_2_addr' <Predicate = (!exitcond3367)> <Delay = 0.00>
ST_26 : Operation 349 [1/1] (0.00ns)   --->   "%max_value_arr_3_addr = getelementptr i17 %max_value_arr_3, i64 0, i64 %newIndex1287_cast"   --->   Operation 349 'getelementptr' 'max_value_arr_3_addr' <Predicate = (!exitcond3367)> <Delay = 0.00>
ST_26 : Operation 350 [1/1] (0.00ns)   --->   "%max_value_arr_4_addr = getelementptr i17 %max_value_arr_4, i64 0, i64 %newIndex1287_cast"   --->   Operation 350 'getelementptr' 'max_value_arr_4_addr' <Predicate = (!exitcond3367)> <Delay = 0.00>
ST_26 : Operation 351 [1/1] (0.00ns)   --->   "%max_value_arr_5_addr = getelementptr i17 %max_value_arr_5, i64 0, i64 %newIndex1287_cast"   --->   Operation 351 'getelementptr' 'max_value_arr_5_addr' <Predicate = (!exitcond3367)> <Delay = 0.00>
ST_26 : Operation 352 [1/1] (0.00ns)   --->   "%max_value_arr_6_addr = getelementptr i17 %max_value_arr_6, i64 0, i64 %newIndex1287_cast"   --->   Operation 352 'getelementptr' 'max_value_arr_6_addr' <Predicate = (!exitcond3367)> <Delay = 0.00>
ST_26 : Operation 353 [1/1] (0.00ns)   --->   "%max_value_arr_7_addr = getelementptr i17 %max_value_arr_7, i64 0, i64 %newIndex1287_cast"   --->   Operation 353 'getelementptr' 'max_value_arr_7_addr' <Predicate = (!exitcond3367)> <Delay = 0.00>
ST_26 : Operation 354 [1/1] (1.36ns)   --->   "%switch_ln0 = switch i3 %empty_29, void %branch31, i3 0, void %branch24, i3 1, void %branch25, i3 2, void %branch26, i3 3, void %branch27, i3 4, void %branch28, i3 5, void %branch29, i3 6, void %branch30"   --->   Operation 354 'switch' 'switch_ln0' <Predicate = (!exitcond3367)> <Delay = 1.36>
ST_26 : Operation 355 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_6_addr"   --->   Operation 355 'store' 'store_ln0' <Predicate = (!exitcond3367 & empty_29 == 6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_26 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop223.split1296"   --->   Operation 356 'br' 'br_ln0' <Predicate = (!exitcond3367 & empty_29 == 6)> <Delay = 0.00>
ST_26 : Operation 357 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_5_addr"   --->   Operation 357 'store' 'store_ln0' <Predicate = (!exitcond3367 & empty_29 == 5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_26 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop223.split1296"   --->   Operation 358 'br' 'br_ln0' <Predicate = (!exitcond3367 & empty_29 == 5)> <Delay = 0.00>
ST_26 : Operation 359 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_4_addr"   --->   Operation 359 'store' 'store_ln0' <Predicate = (!exitcond3367 & empty_29 == 4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_26 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop223.split1296"   --->   Operation 360 'br' 'br_ln0' <Predicate = (!exitcond3367 & empty_29 == 4)> <Delay = 0.00>
ST_26 : Operation 361 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_3_addr"   --->   Operation 361 'store' 'store_ln0' <Predicate = (!exitcond3367 & empty_29 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_26 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop223.split1296"   --->   Operation 362 'br' 'br_ln0' <Predicate = (!exitcond3367 & empty_29 == 3)> <Delay = 0.00>
ST_26 : Operation 363 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_2_addr"   --->   Operation 363 'store' 'store_ln0' <Predicate = (!exitcond3367 & empty_29 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_26 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop223.split1296"   --->   Operation 364 'br' 'br_ln0' <Predicate = (!exitcond3367 & empty_29 == 2)> <Delay = 0.00>
ST_26 : Operation 365 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_1_addr"   --->   Operation 365 'store' 'store_ln0' <Predicate = (!exitcond3367 & empty_29 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_26 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop223.split1296"   --->   Operation 366 'br' 'br_ln0' <Predicate = (!exitcond3367 & empty_29 == 1)> <Delay = 0.00>
ST_26 : Operation 367 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_0_addr_1"   --->   Operation 367 'store' 'store_ln0' <Predicate = (!exitcond3367 & empty_29 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_26 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop223.split1296"   --->   Operation 368 'br' 'br_ln0' <Predicate = (!exitcond3367 & empty_29 == 0)> <Delay = 0.00>
ST_26 : Operation 369 [1/1] (3.25ns)   --->   "%store_ln0 = store i17 0, i2 %max_value_arr_7_addr"   --->   Operation 369 'store' 'store_ln0' <Predicate = (!exitcond3367 & empty_29 == 7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_26 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop223.split1296"   --->   Operation 370 'br' 'br_ln0' <Predicate = (!exitcond3367 & empty_29 == 7)> <Delay = 0.00>
ST_26 : Operation 371 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 371 'br' 'br_ln0' <Predicate = (exitcond3367)> <Delay = 1.58>

State 27 <SV = 22> <Delay = 0.00>
ST_27 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop223"   --->   Operation 372 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 28 <SV = 22> <Delay = 4.68>
ST_28 : Operation 373 [1/1] (0.00ns)   --->   "%empty_30 = phi i6 %empty_31, void %memset.loop.split1326, i6 0, void %memset.loop.preheader"   --->   Operation 373 'phi' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 374 [1/1] (1.82ns)   --->   "%empty_31 = add i6 %empty_30, i6 1"   --->   Operation 374 'add' 'empty_31' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 375 [1/1] (1.42ns)   --->   "%exitcond3356 = icmp_eq  i6 %empty_30, i6 32"   --->   Operation 375 'icmp' 'exitcond3356' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 376 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 376 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3356, void %memset.loop.split, void %split"   --->   Operation 377 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 378 [1/1] (0.00ns)   --->   "%empty_33 = trunc i6 %empty_30"   --->   Operation 378 'trunc' 'empty_33' <Predicate = (!exitcond3356)> <Delay = 0.00>
ST_28 : Operation 379 [1/1] (0.00ns)   --->   "%newIndex5 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %empty_30, i32 3, i32 4"   --->   Operation 379 'partselect' 'newIndex5' <Predicate = (!exitcond3356)> <Delay = 0.00>
ST_28 : Operation 380 [1/1] (0.00ns)   --->   "%newIndex1317_cast = zext i2 %newIndex5"   --->   Operation 380 'zext' 'newIndex1317_cast' <Predicate = (!exitcond3356)> <Delay = 0.00>
ST_28 : Operation 381 [1/1] (0.00ns)   --->   "%max_index_arr_0_addr_4 = getelementptr i22 %max_index_arr_0, i64 0, i64 %newIndex1317_cast"   --->   Operation 381 'getelementptr' 'max_index_arr_0_addr_4' <Predicate = (!exitcond3356)> <Delay = 0.00>
ST_28 : Operation 382 [1/1] (0.00ns)   --->   "%max_index_arr_1_addr_4 = getelementptr i22 %max_index_arr_1, i64 0, i64 %newIndex1317_cast"   --->   Operation 382 'getelementptr' 'max_index_arr_1_addr_4' <Predicate = (!exitcond3356)> <Delay = 0.00>
ST_28 : Operation 383 [1/1] (0.00ns)   --->   "%max_index_arr_2_addr_4 = getelementptr i22 %max_index_arr_2, i64 0, i64 %newIndex1317_cast"   --->   Operation 383 'getelementptr' 'max_index_arr_2_addr_4' <Predicate = (!exitcond3356)> <Delay = 0.00>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%max_index_arr_3_addr_4 = getelementptr i22 %max_index_arr_3, i64 0, i64 %newIndex1317_cast"   --->   Operation 384 'getelementptr' 'max_index_arr_3_addr_4' <Predicate = (!exitcond3356)> <Delay = 0.00>
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%max_index_arr_4_addr_4 = getelementptr i22 %max_index_arr_4, i64 0, i64 %newIndex1317_cast"   --->   Operation 385 'getelementptr' 'max_index_arr_4_addr_4' <Predicate = (!exitcond3356)> <Delay = 0.00>
ST_28 : Operation 386 [1/1] (0.00ns)   --->   "%max_index_arr_5_addr_4 = getelementptr i22 %max_index_arr_5, i64 0, i64 %newIndex1317_cast"   --->   Operation 386 'getelementptr' 'max_index_arr_5_addr_4' <Predicate = (!exitcond3356)> <Delay = 0.00>
ST_28 : Operation 387 [1/1] (0.00ns)   --->   "%max_index_arr_6_addr_4 = getelementptr i22 %max_index_arr_6, i64 0, i64 %newIndex1317_cast"   --->   Operation 387 'getelementptr' 'max_index_arr_6_addr_4' <Predicate = (!exitcond3356)> <Delay = 0.00>
ST_28 : Operation 388 [1/1] (0.00ns)   --->   "%max_index_arr_7_addr_4 = getelementptr i22 %max_index_arr_7, i64 0, i64 %newIndex1317_cast"   --->   Operation 388 'getelementptr' 'max_index_arr_7_addr_4' <Predicate = (!exitcond3356)> <Delay = 0.00>
ST_28 : Operation 389 [1/1] (1.36ns)   --->   "%switch_ln0 = switch i3 %empty_33, void %branch39, i3 0, void %branch32, i3 1, void %branch33, i3 2, void %branch34, i3 3, void %branch35, i3 4, void %branch36, i3 5, void %branch37, i3 6, void %branch38"   --->   Operation 389 'switch' 'switch_ln0' <Predicate = (!exitcond3356)> <Delay = 1.36>
ST_28 : Operation 390 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_6_addr_4"   --->   Operation 390 'store' 'store_ln0' <Predicate = (!exitcond3356 & empty_33 == 6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_28 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1326"   --->   Operation 391 'br' 'br_ln0' <Predicate = (!exitcond3356 & empty_33 == 6)> <Delay = 0.00>
ST_28 : Operation 392 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_5_addr_4"   --->   Operation 392 'store' 'store_ln0' <Predicate = (!exitcond3356 & empty_33 == 5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_28 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1326"   --->   Operation 393 'br' 'br_ln0' <Predicate = (!exitcond3356 & empty_33 == 5)> <Delay = 0.00>
ST_28 : Operation 394 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_4_addr_4"   --->   Operation 394 'store' 'store_ln0' <Predicate = (!exitcond3356 & empty_33 == 4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_28 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1326"   --->   Operation 395 'br' 'br_ln0' <Predicate = (!exitcond3356 & empty_33 == 4)> <Delay = 0.00>
ST_28 : Operation 396 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_3_addr_4"   --->   Operation 396 'store' 'store_ln0' <Predicate = (!exitcond3356 & empty_33 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_28 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1326"   --->   Operation 397 'br' 'br_ln0' <Predicate = (!exitcond3356 & empty_33 == 3)> <Delay = 0.00>
ST_28 : Operation 398 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_2_addr_4"   --->   Operation 398 'store' 'store_ln0' <Predicate = (!exitcond3356 & empty_33 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_28 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1326"   --->   Operation 399 'br' 'br_ln0' <Predicate = (!exitcond3356 & empty_33 == 2)> <Delay = 0.00>
ST_28 : Operation 400 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_1_addr_4"   --->   Operation 400 'store' 'store_ln0' <Predicate = (!exitcond3356 & empty_33 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_28 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1326"   --->   Operation 401 'br' 'br_ln0' <Predicate = (!exitcond3356 & empty_33 == 1)> <Delay = 0.00>
ST_28 : Operation 402 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_0_addr_4"   --->   Operation 402 'store' 'store_ln0' <Predicate = (!exitcond3356 & empty_33 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_28 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1326"   --->   Operation 403 'br' 'br_ln0' <Predicate = (!exitcond3356 & empty_33 == 0)> <Delay = 0.00>
ST_28 : Operation 404 [1/1] (3.25ns)   --->   "%store_ln0 = store i22 0, i2 %max_index_arr_7_addr_4"   --->   Operation 404 'store' 'store_ln0' <Predicate = (!exitcond3356 & empty_33 == 7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_28 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split1326"   --->   Operation 405 'br' 'br_ln0' <Predicate = (!exitcond3356 & empty_33 == 7)> <Delay = 0.00>
ST_28 : Operation 406 [1/1] (0.00ns)   --->   "%diag_array_3_0_addr_5 = getelementptr i16 %diag_array_3_0, i64 0, i64 4"   --->   Operation 406 'getelementptr' 'diag_array_3_0_addr_5' <Predicate = (exitcond3356)> <Delay = 0.00>
ST_28 : Operation 407 [2/2] (3.25ns)   --->   "%diag_array_3_0_load = load i3 %diag_array_3_0_addr_5"   --->   Operation 407 'load' 'diag_array_3_0_load' <Predicate = (exitcond3356)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 29 <SV = 23> <Delay = 0.00>
ST_29 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 408 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 30 <SV = 23> <Delay = 3.25>
ST_30 : Operation 409 [1/1] (0.00ns)   --->   "%diag_array_1_1_addr_1 = getelementptr i16 %diag_array_1_1, i64 0, i64 0"   --->   Operation 409 'getelementptr' 'diag_array_1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 410 [1/1] (0.00ns)   --->   "%diag_array_2_1_addr_1 = getelementptr i16 %diag_array_2_1, i64 0, i64 0"   --->   Operation 410 'getelementptr' 'diag_array_2_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 411 [1/1] (0.00ns)   --->   "%diag_array_1_2_addr_1 = getelementptr i16 %diag_array_1_2, i64 0, i64 0"   --->   Operation 411 'getelementptr' 'diag_array_1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 412 [1/1] (0.00ns)   --->   "%diag_array_2_2_addr_1 = getelementptr i16 %diag_array_2_2, i64 0, i64 0"   --->   Operation 412 'getelementptr' 'diag_array_2_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 413 [1/1] (0.00ns)   --->   "%max_value_arr_1_addr_1 = getelementptr i17 %max_value_arr_1, i64 0, i64 0"   --->   Operation 413 'getelementptr' 'max_value_arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 414 [1/1] (0.00ns)   --->   "%max_index_arr_1_addr = getelementptr i22 %max_index_arr_1, i64 0, i64 0"   --->   Operation 414 'getelementptr' 'max_index_arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 415 [1/1] (0.00ns)   --->   "%diag_array_1_3_addr_1 = getelementptr i16 %diag_array_1_3, i64 0, i64 0"   --->   Operation 415 'getelementptr' 'diag_array_1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 416 [1/1] (0.00ns)   --->   "%diag_array_2_3_addr_1 = getelementptr i16 %diag_array_2_3, i64 0, i64 0"   --->   Operation 416 'getelementptr' 'diag_array_2_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 417 [1/1] (0.00ns)   --->   "%max_value_arr_2_addr_1 = getelementptr i17 %max_value_arr_2, i64 0, i64 0"   --->   Operation 417 'getelementptr' 'max_value_arr_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 418 [1/1] (0.00ns)   --->   "%max_index_arr_2_addr = getelementptr i22 %max_index_arr_2, i64 0, i64 0"   --->   Operation 418 'getelementptr' 'max_index_arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 419 [1/1] (0.00ns)   --->   "%diag_array_1_4_addr_1 = getelementptr i16 %diag_array_1_4, i64 0, i64 0"   --->   Operation 419 'getelementptr' 'diag_array_1_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 420 [1/1] (0.00ns)   --->   "%diag_array_2_4_addr_1 = getelementptr i16 %diag_array_2_4, i64 0, i64 0"   --->   Operation 420 'getelementptr' 'diag_array_2_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 421 [1/1] (0.00ns)   --->   "%max_value_arr_3_addr_1 = getelementptr i17 %max_value_arr_3, i64 0, i64 0"   --->   Operation 421 'getelementptr' 'max_value_arr_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 422 [1/1] (0.00ns)   --->   "%max_index_arr_3_addr = getelementptr i22 %max_index_arr_3, i64 0, i64 0"   --->   Operation 422 'getelementptr' 'max_index_arr_3_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 423 [1/1] (0.00ns)   --->   "%diag_array_1_5_addr_1 = getelementptr i16 %diag_array_1_5, i64 0, i64 0"   --->   Operation 423 'getelementptr' 'diag_array_1_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 424 [1/1] (0.00ns)   --->   "%diag_array_2_5_addr_1 = getelementptr i16 %diag_array_2_5, i64 0, i64 0"   --->   Operation 424 'getelementptr' 'diag_array_2_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 425 [1/1] (0.00ns)   --->   "%max_value_arr_4_addr_1 = getelementptr i17 %max_value_arr_4, i64 0, i64 0"   --->   Operation 425 'getelementptr' 'max_value_arr_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 426 [1/1] (0.00ns)   --->   "%max_index_arr_4_addr = getelementptr i22 %max_index_arr_4, i64 0, i64 0"   --->   Operation 426 'getelementptr' 'max_index_arr_4_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 427 [1/1] (0.00ns)   --->   "%diag_array_1_6_addr_1 = getelementptr i16 %diag_array_1_6, i64 0, i64 0"   --->   Operation 427 'getelementptr' 'diag_array_1_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 428 [1/1] (0.00ns)   --->   "%diag_array_2_6_addr_1 = getelementptr i16 %diag_array_2_6, i64 0, i64 0"   --->   Operation 428 'getelementptr' 'diag_array_2_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 429 [1/1] (0.00ns)   --->   "%max_value_arr_5_addr_1 = getelementptr i17 %max_value_arr_5, i64 0, i64 0"   --->   Operation 429 'getelementptr' 'max_value_arr_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 430 [1/1] (0.00ns)   --->   "%max_index_arr_5_addr = getelementptr i22 %max_index_arr_5, i64 0, i64 0"   --->   Operation 430 'getelementptr' 'max_index_arr_5_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 431 [1/1] (0.00ns)   --->   "%diag_array_1_7_addr_1 = getelementptr i16 %diag_array_1_7, i64 0, i64 0"   --->   Operation 431 'getelementptr' 'diag_array_1_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 432 [1/1] (0.00ns)   --->   "%diag_array_2_7_addr_1 = getelementptr i16 %diag_array_2_7, i64 0, i64 0"   --->   Operation 432 'getelementptr' 'diag_array_2_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 433 [1/1] (0.00ns)   --->   "%max_value_arr_6_addr_1 = getelementptr i17 %max_value_arr_6, i64 0, i64 0"   --->   Operation 433 'getelementptr' 'max_value_arr_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 434 [1/1] (0.00ns)   --->   "%max_index_arr_6_addr = getelementptr i22 %max_index_arr_6, i64 0, i64 0"   --->   Operation 434 'getelementptr' 'max_index_arr_6_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 435 [1/1] (0.00ns)   --->   "%diag_array_1_0_addr_1 = getelementptr i16 %diag_array_1_0, i64 0, i64 1"   --->   Operation 435 'getelementptr' 'diag_array_1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 436 [1/1] (0.00ns)   --->   "%diag_array_2_0_addr_2 = getelementptr i16 %diag_array_2_0, i64 0, i64 1"   --->   Operation 436 'getelementptr' 'diag_array_2_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 437 [1/1] (0.00ns)   --->   "%max_value_arr_7_addr_1 = getelementptr i17 %max_value_arr_7, i64 0, i64 0"   --->   Operation 437 'getelementptr' 'max_value_arr_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 438 [1/1] (0.00ns)   --->   "%max_index_arr_7_addr = getelementptr i22 %max_index_arr_7, i64 0, i64 0"   --->   Operation 438 'getelementptr' 'max_index_arr_7_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 439 [1/1] (0.00ns)   --->   "%diag_array_1_1_addr_2 = getelementptr i16 %diag_array_1_1, i64 0, i64 1"   --->   Operation 439 'getelementptr' 'diag_array_1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 440 [1/1] (0.00ns)   --->   "%diag_array_2_1_addr_2 = getelementptr i16 %diag_array_2_1, i64 0, i64 1"   --->   Operation 440 'getelementptr' 'diag_array_2_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 441 [1/1] (0.00ns)   --->   "%diag_array_3_0_addr_2 = getelementptr i16 %diag_array_3_0, i64 0, i64 1"   --->   Operation 441 'getelementptr' 'diag_array_3_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 442 [1/1] (0.00ns)   --->   "%max_value_arr_0_addr_2 = getelementptr i17 %max_value_arr_0, i64 0, i64 1"   --->   Operation 442 'getelementptr' 'max_value_arr_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 443 [1/1] (0.00ns)   --->   "%max_index_arr_0_addr_1 = getelementptr i22 %max_index_arr_0, i64 0, i64 1"   --->   Operation 443 'getelementptr' 'max_index_arr_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 444 [1/1] (0.00ns)   --->   "%diag_array_1_2_addr_2 = getelementptr i16 %diag_array_1_2, i64 0, i64 1"   --->   Operation 444 'getelementptr' 'diag_array_1_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 445 [1/1] (0.00ns)   --->   "%diag_array_2_2_addr_2 = getelementptr i16 %diag_array_2_2, i64 0, i64 1"   --->   Operation 445 'getelementptr' 'diag_array_2_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 446 [1/1] (0.00ns)   --->   "%max_value_arr_1_addr_2 = getelementptr i17 %max_value_arr_1, i64 0, i64 1"   --->   Operation 446 'getelementptr' 'max_value_arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 447 [1/1] (0.00ns)   --->   "%max_index_arr_1_addr_1 = getelementptr i22 %max_index_arr_1, i64 0, i64 1"   --->   Operation 447 'getelementptr' 'max_index_arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 448 [1/1] (0.00ns)   --->   "%diag_array_1_3_addr_2 = getelementptr i16 %diag_array_1_3, i64 0, i64 1"   --->   Operation 448 'getelementptr' 'diag_array_1_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 449 [1/1] (0.00ns)   --->   "%diag_array_2_3_addr_2 = getelementptr i16 %diag_array_2_3, i64 0, i64 1"   --->   Operation 449 'getelementptr' 'diag_array_2_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 450 [1/1] (0.00ns)   --->   "%max_value_arr_2_addr_2 = getelementptr i17 %max_value_arr_2, i64 0, i64 1"   --->   Operation 450 'getelementptr' 'max_value_arr_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 451 [1/1] (0.00ns)   --->   "%max_index_arr_2_addr_1 = getelementptr i22 %max_index_arr_2, i64 0, i64 1"   --->   Operation 451 'getelementptr' 'max_index_arr_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 452 [1/1] (0.00ns)   --->   "%diag_array_1_4_addr_2 = getelementptr i16 %diag_array_1_4, i64 0, i64 1"   --->   Operation 452 'getelementptr' 'diag_array_1_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 453 [1/1] (0.00ns)   --->   "%diag_array_2_4_addr_2 = getelementptr i16 %diag_array_2_4, i64 0, i64 1"   --->   Operation 453 'getelementptr' 'diag_array_2_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 454 [1/1] (0.00ns)   --->   "%max_value_arr_3_addr_2 = getelementptr i17 %max_value_arr_3, i64 0, i64 1"   --->   Operation 454 'getelementptr' 'max_value_arr_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 455 [1/1] (0.00ns)   --->   "%max_index_arr_3_addr_1 = getelementptr i22 %max_index_arr_3, i64 0, i64 1"   --->   Operation 455 'getelementptr' 'max_index_arr_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 456 [1/1] (0.00ns)   --->   "%diag_array_1_5_addr_2 = getelementptr i16 %diag_array_1_5, i64 0, i64 1"   --->   Operation 456 'getelementptr' 'diag_array_1_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 457 [1/1] (0.00ns)   --->   "%diag_array_2_5_addr_2 = getelementptr i16 %diag_array_2_5, i64 0, i64 1"   --->   Operation 457 'getelementptr' 'diag_array_2_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 458 [1/1] (0.00ns)   --->   "%max_value_arr_4_addr_2 = getelementptr i17 %max_value_arr_4, i64 0, i64 1"   --->   Operation 458 'getelementptr' 'max_value_arr_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 459 [1/1] (0.00ns)   --->   "%max_index_arr_4_addr_1 = getelementptr i22 %max_index_arr_4, i64 0, i64 1"   --->   Operation 459 'getelementptr' 'max_index_arr_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 460 [1/1] (0.00ns)   --->   "%diag_array_1_6_addr_2 = getelementptr i16 %diag_array_1_6, i64 0, i64 1"   --->   Operation 460 'getelementptr' 'diag_array_1_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 461 [1/1] (0.00ns)   --->   "%diag_array_2_6_addr_2 = getelementptr i16 %diag_array_2_6, i64 0, i64 1"   --->   Operation 461 'getelementptr' 'diag_array_2_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 462 [1/1] (0.00ns)   --->   "%max_value_arr_5_addr_2 = getelementptr i17 %max_value_arr_5, i64 0, i64 1"   --->   Operation 462 'getelementptr' 'max_value_arr_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 463 [1/1] (0.00ns)   --->   "%max_index_arr_5_addr_1 = getelementptr i22 %max_index_arr_5, i64 0, i64 1"   --->   Operation 463 'getelementptr' 'max_index_arr_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 464 [1/1] (0.00ns)   --->   "%diag_array_1_7_addr_2 = getelementptr i16 %diag_array_1_7, i64 0, i64 1"   --->   Operation 464 'getelementptr' 'diag_array_1_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 465 [1/1] (0.00ns)   --->   "%diag_array_2_7_addr_2 = getelementptr i16 %diag_array_2_7, i64 0, i64 1"   --->   Operation 465 'getelementptr' 'diag_array_2_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 466 [1/1] (0.00ns)   --->   "%max_value_arr_6_addr_2 = getelementptr i17 %max_value_arr_6, i64 0, i64 1"   --->   Operation 466 'getelementptr' 'max_value_arr_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 467 [1/1] (0.00ns)   --->   "%max_index_arr_6_addr_1 = getelementptr i22 %max_index_arr_6, i64 0, i64 1"   --->   Operation 467 'getelementptr' 'max_index_arr_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 468 [1/1] (0.00ns)   --->   "%diag_array_1_0_addr_2 = getelementptr i16 %diag_array_1_0, i64 0, i64 2"   --->   Operation 468 'getelementptr' 'diag_array_1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 469 [1/1] (0.00ns)   --->   "%diag_array_2_0_addr_3 = getelementptr i16 %diag_array_2_0, i64 0, i64 2"   --->   Operation 469 'getelementptr' 'diag_array_2_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 470 [1/1] (0.00ns)   --->   "%max_value_arr_7_addr_2 = getelementptr i17 %max_value_arr_7, i64 0, i64 1"   --->   Operation 470 'getelementptr' 'max_value_arr_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 471 [1/1] (0.00ns)   --->   "%max_index_arr_7_addr_1 = getelementptr i22 %max_index_arr_7, i64 0, i64 1"   --->   Operation 471 'getelementptr' 'max_index_arr_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 472 [1/1] (0.00ns)   --->   "%diag_array_1_1_addr_3 = getelementptr i16 %diag_array_1_1, i64 0, i64 2"   --->   Operation 472 'getelementptr' 'diag_array_1_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 473 [1/1] (0.00ns)   --->   "%diag_array_2_1_addr_3 = getelementptr i16 %diag_array_2_1, i64 0, i64 2"   --->   Operation 473 'getelementptr' 'diag_array_2_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 474 [1/1] (0.00ns)   --->   "%diag_array_3_0_addr_3 = getelementptr i16 %diag_array_3_0, i64 0, i64 2"   --->   Operation 474 'getelementptr' 'diag_array_3_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 475 [1/1] (0.00ns)   --->   "%max_value_arr_0_addr_3 = getelementptr i17 %max_value_arr_0, i64 0, i64 2"   --->   Operation 475 'getelementptr' 'max_value_arr_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 476 [1/1] (0.00ns)   --->   "%max_index_arr_0_addr_2 = getelementptr i22 %max_index_arr_0, i64 0, i64 2"   --->   Operation 476 'getelementptr' 'max_index_arr_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 477 [1/1] (0.00ns)   --->   "%diag_array_1_2_addr_3 = getelementptr i16 %diag_array_1_2, i64 0, i64 2"   --->   Operation 477 'getelementptr' 'diag_array_1_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 478 [1/1] (0.00ns)   --->   "%diag_array_2_2_addr_3 = getelementptr i16 %diag_array_2_2, i64 0, i64 2"   --->   Operation 478 'getelementptr' 'diag_array_2_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 479 [1/1] (0.00ns)   --->   "%max_value_arr_1_addr_3 = getelementptr i17 %max_value_arr_1, i64 0, i64 2"   --->   Operation 479 'getelementptr' 'max_value_arr_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 480 [1/1] (0.00ns)   --->   "%max_index_arr_1_addr_2 = getelementptr i22 %max_index_arr_1, i64 0, i64 2"   --->   Operation 480 'getelementptr' 'max_index_arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 481 [1/1] (0.00ns)   --->   "%diag_array_1_3_addr_3 = getelementptr i16 %diag_array_1_3, i64 0, i64 2"   --->   Operation 481 'getelementptr' 'diag_array_1_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 482 [1/1] (0.00ns)   --->   "%diag_array_2_3_addr_3 = getelementptr i16 %diag_array_2_3, i64 0, i64 2"   --->   Operation 482 'getelementptr' 'diag_array_2_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 483 [1/1] (0.00ns)   --->   "%max_value_arr_2_addr_3 = getelementptr i17 %max_value_arr_2, i64 0, i64 2"   --->   Operation 483 'getelementptr' 'max_value_arr_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 484 [1/1] (0.00ns)   --->   "%max_index_arr_2_addr_2 = getelementptr i22 %max_index_arr_2, i64 0, i64 2"   --->   Operation 484 'getelementptr' 'max_index_arr_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 485 [1/1] (0.00ns)   --->   "%diag_array_1_4_addr_3 = getelementptr i16 %diag_array_1_4, i64 0, i64 2"   --->   Operation 485 'getelementptr' 'diag_array_1_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 486 [1/1] (0.00ns)   --->   "%diag_array_2_4_addr_3 = getelementptr i16 %diag_array_2_4, i64 0, i64 2"   --->   Operation 486 'getelementptr' 'diag_array_2_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 487 [1/1] (0.00ns)   --->   "%max_value_arr_3_addr_3 = getelementptr i17 %max_value_arr_3, i64 0, i64 2"   --->   Operation 487 'getelementptr' 'max_value_arr_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 488 [1/1] (0.00ns)   --->   "%max_index_arr_3_addr_2 = getelementptr i22 %max_index_arr_3, i64 0, i64 2"   --->   Operation 488 'getelementptr' 'max_index_arr_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 489 [1/1] (0.00ns)   --->   "%diag_array_1_5_addr_3 = getelementptr i16 %diag_array_1_5, i64 0, i64 2"   --->   Operation 489 'getelementptr' 'diag_array_1_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 490 [1/1] (0.00ns)   --->   "%diag_array_2_5_addr_3 = getelementptr i16 %diag_array_2_5, i64 0, i64 2"   --->   Operation 490 'getelementptr' 'diag_array_2_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 491 [1/1] (0.00ns)   --->   "%max_value_arr_4_addr_3 = getelementptr i17 %max_value_arr_4, i64 0, i64 2"   --->   Operation 491 'getelementptr' 'max_value_arr_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 492 [1/1] (0.00ns)   --->   "%max_index_arr_4_addr_2 = getelementptr i22 %max_index_arr_4, i64 0, i64 2"   --->   Operation 492 'getelementptr' 'max_index_arr_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 493 [1/1] (0.00ns)   --->   "%diag_array_1_6_addr_3 = getelementptr i16 %diag_array_1_6, i64 0, i64 2"   --->   Operation 493 'getelementptr' 'diag_array_1_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 494 [1/1] (0.00ns)   --->   "%diag_array_2_6_addr_3 = getelementptr i16 %diag_array_2_6, i64 0, i64 2"   --->   Operation 494 'getelementptr' 'diag_array_2_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 495 [1/1] (0.00ns)   --->   "%max_value_arr_5_addr_3 = getelementptr i17 %max_value_arr_5, i64 0, i64 2"   --->   Operation 495 'getelementptr' 'max_value_arr_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 496 [1/1] (0.00ns)   --->   "%max_index_arr_5_addr_2 = getelementptr i22 %max_index_arr_5, i64 0, i64 2"   --->   Operation 496 'getelementptr' 'max_index_arr_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 497 [1/1] (0.00ns)   --->   "%diag_array_1_7_addr_3 = getelementptr i16 %diag_array_1_7, i64 0, i64 2"   --->   Operation 497 'getelementptr' 'diag_array_1_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 498 [1/1] (0.00ns)   --->   "%diag_array_2_7_addr_3 = getelementptr i16 %diag_array_2_7, i64 0, i64 2"   --->   Operation 498 'getelementptr' 'diag_array_2_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 499 [1/1] (0.00ns)   --->   "%max_value_arr_6_addr_3 = getelementptr i17 %max_value_arr_6, i64 0, i64 2"   --->   Operation 499 'getelementptr' 'max_value_arr_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 500 [1/1] (0.00ns)   --->   "%max_index_arr_6_addr_2 = getelementptr i22 %max_index_arr_6, i64 0, i64 2"   --->   Operation 500 'getelementptr' 'max_index_arr_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 501 [1/1] (0.00ns)   --->   "%diag_array_1_0_addr_3 = getelementptr i16 %diag_array_1_0, i64 0, i64 3"   --->   Operation 501 'getelementptr' 'diag_array_1_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 502 [1/1] (0.00ns)   --->   "%diag_array_2_0_addr_4 = getelementptr i16 %diag_array_2_0, i64 0, i64 3"   --->   Operation 502 'getelementptr' 'diag_array_2_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 503 [1/1] (0.00ns)   --->   "%max_value_arr_7_addr_3 = getelementptr i17 %max_value_arr_7, i64 0, i64 2"   --->   Operation 503 'getelementptr' 'max_value_arr_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 504 [1/1] (0.00ns)   --->   "%max_index_arr_7_addr_2 = getelementptr i22 %max_index_arr_7, i64 0, i64 2"   --->   Operation 504 'getelementptr' 'max_index_arr_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 505 [1/1] (0.00ns)   --->   "%diag_array_1_1_addr_4 = getelementptr i16 %diag_array_1_1, i64 0, i64 3"   --->   Operation 505 'getelementptr' 'diag_array_1_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 506 [1/1] (0.00ns)   --->   "%diag_array_2_1_addr_4 = getelementptr i16 %diag_array_2_1, i64 0, i64 3"   --->   Operation 506 'getelementptr' 'diag_array_2_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 507 [1/1] (0.00ns)   --->   "%diag_array_3_0_addr_4 = getelementptr i16 %diag_array_3_0, i64 0, i64 3"   --->   Operation 507 'getelementptr' 'diag_array_3_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 508 [1/1] (0.00ns)   --->   "%max_value_arr_0_addr_4 = getelementptr i17 %max_value_arr_0, i64 0, i64 3"   --->   Operation 508 'getelementptr' 'max_value_arr_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 509 [1/1] (0.00ns)   --->   "%max_index_arr_0_addr_3 = getelementptr i22 %max_index_arr_0, i64 0, i64 3"   --->   Operation 509 'getelementptr' 'max_index_arr_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 510 [1/1] (0.00ns)   --->   "%diag_array_1_2_addr_4 = getelementptr i16 %diag_array_1_2, i64 0, i64 3"   --->   Operation 510 'getelementptr' 'diag_array_1_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 511 [1/1] (0.00ns)   --->   "%diag_array_2_2_addr_4 = getelementptr i16 %diag_array_2_2, i64 0, i64 3"   --->   Operation 511 'getelementptr' 'diag_array_2_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 512 [1/1] (0.00ns)   --->   "%max_value_arr_1_addr_4 = getelementptr i17 %max_value_arr_1, i64 0, i64 3"   --->   Operation 512 'getelementptr' 'max_value_arr_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 513 [1/1] (0.00ns)   --->   "%max_index_arr_1_addr_3 = getelementptr i22 %max_index_arr_1, i64 0, i64 3"   --->   Operation 513 'getelementptr' 'max_index_arr_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 514 [1/1] (0.00ns)   --->   "%diag_array_1_3_addr_4 = getelementptr i16 %diag_array_1_3, i64 0, i64 3"   --->   Operation 514 'getelementptr' 'diag_array_1_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 515 [1/1] (0.00ns)   --->   "%diag_array_2_3_addr_4 = getelementptr i16 %diag_array_2_3, i64 0, i64 3"   --->   Operation 515 'getelementptr' 'diag_array_2_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 516 [1/1] (0.00ns)   --->   "%max_value_arr_2_addr_4 = getelementptr i17 %max_value_arr_2, i64 0, i64 3"   --->   Operation 516 'getelementptr' 'max_value_arr_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 517 [1/1] (0.00ns)   --->   "%max_index_arr_2_addr_3 = getelementptr i22 %max_index_arr_2, i64 0, i64 3"   --->   Operation 517 'getelementptr' 'max_index_arr_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 518 [1/1] (0.00ns)   --->   "%diag_array_1_4_addr_4 = getelementptr i16 %diag_array_1_4, i64 0, i64 3"   --->   Operation 518 'getelementptr' 'diag_array_1_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 519 [1/1] (0.00ns)   --->   "%diag_array_2_4_addr_4 = getelementptr i16 %diag_array_2_4, i64 0, i64 3"   --->   Operation 519 'getelementptr' 'diag_array_2_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 520 [1/1] (0.00ns)   --->   "%max_value_arr_3_addr_4 = getelementptr i17 %max_value_arr_3, i64 0, i64 3"   --->   Operation 520 'getelementptr' 'max_value_arr_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 521 [1/1] (0.00ns)   --->   "%max_index_arr_3_addr_3 = getelementptr i22 %max_index_arr_3, i64 0, i64 3"   --->   Operation 521 'getelementptr' 'max_index_arr_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 522 [1/1] (0.00ns)   --->   "%diag_array_1_5_addr_4 = getelementptr i16 %diag_array_1_5, i64 0, i64 3"   --->   Operation 522 'getelementptr' 'diag_array_1_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 523 [1/1] (0.00ns)   --->   "%diag_array_2_5_addr_4 = getelementptr i16 %diag_array_2_5, i64 0, i64 3"   --->   Operation 523 'getelementptr' 'diag_array_2_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 524 [1/1] (0.00ns)   --->   "%max_value_arr_4_addr_4 = getelementptr i17 %max_value_arr_4, i64 0, i64 3"   --->   Operation 524 'getelementptr' 'max_value_arr_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 525 [1/1] (0.00ns)   --->   "%max_index_arr_4_addr_3 = getelementptr i22 %max_index_arr_4, i64 0, i64 3"   --->   Operation 525 'getelementptr' 'max_index_arr_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 526 [1/1] (0.00ns)   --->   "%diag_array_1_6_addr_4 = getelementptr i16 %diag_array_1_6, i64 0, i64 3"   --->   Operation 526 'getelementptr' 'diag_array_1_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 527 [1/1] (0.00ns)   --->   "%diag_array_2_6_addr_4 = getelementptr i16 %diag_array_2_6, i64 0, i64 3"   --->   Operation 527 'getelementptr' 'diag_array_2_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 528 [1/1] (0.00ns)   --->   "%max_value_arr_5_addr_4 = getelementptr i17 %max_value_arr_5, i64 0, i64 3"   --->   Operation 528 'getelementptr' 'max_value_arr_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 529 [1/1] (0.00ns)   --->   "%max_index_arr_5_addr_3 = getelementptr i22 %max_index_arr_5, i64 0, i64 3"   --->   Operation 529 'getelementptr' 'max_index_arr_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 530 [1/1] (0.00ns)   --->   "%diag_array_1_7_addr_4 = getelementptr i16 %diag_array_1_7, i64 0, i64 3"   --->   Operation 530 'getelementptr' 'diag_array_1_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 531 [1/1] (0.00ns)   --->   "%diag_array_2_7_addr_4 = getelementptr i16 %diag_array_2_7, i64 0, i64 3"   --->   Operation 531 'getelementptr' 'diag_array_2_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 532 [1/1] (0.00ns)   --->   "%max_value_arr_6_addr_4 = getelementptr i17 %max_value_arr_6, i64 0, i64 3"   --->   Operation 532 'getelementptr' 'max_value_arr_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 533 [1/1] (0.00ns)   --->   "%max_index_arr_6_addr_3 = getelementptr i22 %max_index_arr_6, i64 0, i64 3"   --->   Operation 533 'getelementptr' 'max_index_arr_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 534 [1/1] (0.00ns)   --->   "%diag_array_1_0_addr_4 = getelementptr i16 %diag_array_1_0, i64 0, i64 4"   --->   Operation 534 'getelementptr' 'diag_array_1_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 535 [1/1] (0.00ns)   --->   "%diag_array_2_0_addr_5 = getelementptr i16 %diag_array_2_0, i64 0, i64 4"   --->   Operation 535 'getelementptr' 'diag_array_2_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 536 [1/1] (0.00ns)   --->   "%max_value_arr_7_addr_4 = getelementptr i17 %max_value_arr_7, i64 0, i64 3"   --->   Operation 536 'getelementptr' 'max_value_arr_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 537 [1/1] (0.00ns)   --->   "%max_index_arr_7_addr_3 = getelementptr i22 %max_index_arr_7, i64 0, i64 3"   --->   Operation 537 'getelementptr' 'max_index_arr_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 538 [1/1] (0.00ns)   --->   "%diag_array_1_0_addr_5 = getelementptr i16 %diag_array_1_0, i64 0, i64 0"   --->   Operation 538 'getelementptr' 'diag_array_1_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 539 [1/2] (3.25ns)   --->   "%diag_array_3_0_load = load i3 %diag_array_3_0_addr_5"   --->   Operation 539 'load' 'diag_array_3_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_30 : Operation 540 [1/1] (1.58ns)   --->   "%br_ln37 = br void" [max_loop/lsal.cpp:37]   --->   Operation 540 'br' 'br_ln37' <Predicate = true> <Delay = 1.58>

State 31 <SV = 24> <Delay = 5.36>
ST_31 : Operation 541 [1/1] (0.00ns)   --->   "%k = phi i17 0, void %split, i17 %add_ln41, void %._crit_edge124" [max_loop/lsal.cpp:73]   --->   Operation 541 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 542 [1/1] (2.43ns)   --->   "%icmp_ln37 = icmp_eq  i17 %k, i17 65567" [max_loop/lsal.cpp:37]   --->   Operation 542 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 543 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %.split4, void %.preheader.preheader" [max_loop/lsal.cpp:37]   --->   Operation 543 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 544 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [max_loop/lsal.cpp:37]   --->   Operation 544 'specpipeline' 'specpipeline_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 545 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [max_loop/lsal.cpp:37]   --->   Operation 545 'specloopname' 'specloopname_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i17 %k" [max_loop/lsal.cpp:41]   --->   Operation 546 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 547 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %k, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 547 'partselect' 'lshr_ln' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i14 %lshr_ln" [max_loop/lsal.cpp:41]   --->   Operation 548 'zext' 'zext_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 549 [1/1] (0.00ns)   --->   "%database_buff_0_addr_1 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 549 'getelementptr' 'database_buff_0_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 550 [1/1] (0.00ns)   --->   "%database_buff_1_addr_1 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 550 'getelementptr' 'database_buff_1_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 551 [1/1] (0.00ns)   --->   "%database_buff_2_addr_1 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 551 'getelementptr' 'database_buff_2_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 552 [1/1] (0.00ns)   --->   "%database_buff_3_addr_1 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 552 'getelementptr' 'database_buff_3_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 553 [1/1] (0.00ns)   --->   "%database_buff_4_addr_1 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 553 'getelementptr' 'database_buff_4_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 554 [1/1] (0.00ns)   --->   "%database_buff_5_addr_1 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 554 'getelementptr' 'database_buff_5_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 555 [1/1] (0.00ns)   --->   "%database_buff_6_addr_1 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 555 'getelementptr' 'database_buff_6_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 556 [1/1] (0.00ns)   --->   "%database_buff_7_addr_1 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41" [max_loop/lsal.cpp:41]   --->   Operation 556 'getelementptr' 'database_buff_7_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 557 [1/1] (1.36ns)   --->   "%switch_ln41 = switch i3 %trunc_ln41, void %branch295, i3 0, void %branch288, i3 1, void %branch289, i3 2, void %branch290, i3 3, void %branch291, i3 4, void %branch292, i3 5, void %branch293, i3 6, void %branch294" [max_loop/lsal.cpp:41]   --->   Operation 557 'switch' 'switch_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.36>
ST_31 : Operation 558 [2/2] (3.25ns)   --->   "%database_buff_6_load = load i14 %database_buff_6_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 558 'load' 'database_buff_6_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 559 [2/2] (3.25ns)   --->   "%database_buff_4_load = load i14 %database_buff_4_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 559 'load' 'database_buff_4_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 560 [2/2] (3.25ns)   --->   "%database_buff_3_load = load i14 %database_buff_3_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 560 'load' 'database_buff_3_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 561 [2/2] (3.25ns)   --->   "%database_buff_2_load = load i14 %database_buff_2_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 561 'load' 'database_buff_2_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 562 [2/2] (3.25ns)   --->   "%database_buff_7_load = load i14 %database_buff_7_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 562 'load' 'database_buff_7_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 563 [2/2] (3.25ns)   --->   "%diag_array_1_1_load = load i2 %diag_array_1_1_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 563 'load' 'diag_array_1_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 564 [2/2] (3.25ns)   --->   "%diag_array_2_1_load = load i2 %diag_array_2_1_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 564 'load' 'diag_array_2_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 565 [1/1] (1.13ns)   --->   "%icmp_ln41_32 = icmp_eq  i3 %trunc_ln41, i3 0" [max_loop/lsal.cpp:41]   --->   Operation 565 'icmp' 'icmp_ln41_32' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 566 [1/1] (1.13ns)   --->   "%icmp_ln41_33 = icmp_eq  i3 %trunc_ln41, i3 1" [max_loop/lsal.cpp:41]   --->   Operation 566 'icmp' 'icmp_ln41_33' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 567 [1/1] (1.13ns)   --->   "%icmp_ln41_34 = icmp_eq  i3 %trunc_ln41, i3 2" [max_loop/lsal.cpp:41]   --->   Operation 567 'icmp' 'icmp_ln41_34' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 568 [1/1] (1.13ns)   --->   "%icmp_ln41_35 = icmp_eq  i3 %trunc_ln41, i3 3" [max_loop/lsal.cpp:41]   --->   Operation 568 'icmp' 'icmp_ln41_35' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 569 [1/1] (1.13ns)   --->   "%icmp_ln41_36 = icmp_eq  i3 %trunc_ln41, i3 4" [max_loop/lsal.cpp:41]   --->   Operation 569 'icmp' 'icmp_ln41_36' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 570 [1/1] (1.13ns)   --->   "%icmp_ln41_37 = icmp_eq  i3 %trunc_ln41, i3 5" [max_loop/lsal.cpp:41]   --->   Operation 570 'icmp' 'icmp_ln41_37' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 571 [1/1] (1.13ns)   --->   "%icmp_ln41_38 = icmp_eq  i3 %trunc_ln41, i3 6" [max_loop/lsal.cpp:41]   --->   Operation 571 'icmp' 'icmp_ln41_38' <Predicate = (!icmp_ln37)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 572 [2/2] (3.25ns)   --->   "%diag_array_1_2_load = load i2 %diag_array_1_2_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 572 'load' 'diag_array_1_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 573 [2/2] (3.25ns)   --->   "%diag_array_2_2_load = load i2 %diag_array_2_2_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 573 'load' 'diag_array_2_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 574 [2/2] (3.25ns)   --->   "%max_value_arr_1_load = load i2 %max_value_arr_1_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 574 'load' 'max_value_arr_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 575 [2/2] (3.25ns)   --->   "%diag_array_1_3_load = load i2 %diag_array_1_3_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 575 'load' 'diag_array_1_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 576 [2/2] (3.25ns)   --->   "%diag_array_2_3_load = load i2 %diag_array_2_3_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 576 'load' 'diag_array_2_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 577 [2/2] (3.25ns)   --->   "%max_value_arr_2_load = load i2 %max_value_arr_2_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 577 'load' 'max_value_arr_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 578 [2/2] (3.25ns)   --->   "%diag_array_1_4_load = load i2 %diag_array_1_4_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 578 'load' 'diag_array_1_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 579 [2/2] (3.25ns)   --->   "%diag_array_2_4_load = load i2 %diag_array_2_4_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 579 'load' 'diag_array_2_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 580 [2/2] (3.25ns)   --->   "%max_value_arr_3_load = load i2 %max_value_arr_3_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 580 'load' 'max_value_arr_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 581 [2/2] (3.25ns)   --->   "%diag_array_1_5_load = load i2 %diag_array_1_5_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 581 'load' 'diag_array_1_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 582 [2/2] (3.25ns)   --->   "%max_value_arr_4_load = load i2 %max_value_arr_4_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 582 'load' 'max_value_arr_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 583 [2/2] (3.25ns)   --->   "%diag_array_1_6_load = load i2 %diag_array_1_6_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 583 'load' 'diag_array_1_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 584 [2/2] (3.25ns)   --->   "%diag_array_2_6_load = load i2 %diag_array_2_6_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 584 'load' 'diag_array_2_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 585 [2/2] (3.25ns)   --->   "%max_value_arr_5_load = load i2 %max_value_arr_5_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 585 'load' 'max_value_arr_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 586 [2/2] (3.25ns)   --->   "%diag_array_1_7_load = load i2 %diag_array_1_7_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 586 'load' 'diag_array_1_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 587 [2/2] (3.25ns)   --->   "%diag_array_2_7_load = load i2 %diag_array_2_7_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 587 'load' 'diag_array_2_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 588 [2/2] (3.25ns)   --->   "%max_value_arr_6_load = load i2 %max_value_arr_6_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 588 'load' 'max_value_arr_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 589 [2/2] (3.25ns)   --->   "%diag_array_1_0_load = load i3 %diag_array_1_0_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 589 'load' 'diag_array_1_0_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 590 [2/2] (3.25ns)   --->   "%diag_array_2_0_load_1 = load i3 %diag_array_2_0_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 590 'load' 'diag_array_2_0_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 591 [2/2] (3.25ns)   --->   "%max_value_arr_7_load = load i2 %max_value_arr_7_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 591 'load' 'max_value_arr_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 592 [2/2] (3.25ns)   --->   "%diag_array_1_1_load_1 = load i2 %diag_array_1_1_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 592 'load' 'diag_array_1_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 593 [2/2] (3.25ns)   --->   "%max_value_arr_0_load_1 = load i2 %max_value_arr_0_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 593 'load' 'max_value_arr_0_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 594 [2/2] (3.25ns)   --->   "%diag_array_1_2_load_1 = load i2 %diag_array_1_2_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 594 'load' 'diag_array_1_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 595 [2/2] (3.25ns)   --->   "%diag_array_2_2_load_1 = load i2 %diag_array_2_2_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 595 'load' 'diag_array_2_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 596 [2/2] (3.25ns)   --->   "%diag_array_1_3_load_1 = load i2 %diag_array_1_3_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 596 'load' 'diag_array_1_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 597 [2/2] (3.25ns)   --->   "%diag_array_2_3_load_1 = load i2 %diag_array_2_3_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 597 'load' 'diag_array_2_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 598 [2/2] (3.25ns)   --->   "%max_value_arr_2_load_1 = load i2 %max_value_arr_2_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 598 'load' 'max_value_arr_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 599 [2/2] (3.25ns)   --->   "%diag_array_1_4_load_1 = load i2 %diag_array_1_4_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 599 'load' 'diag_array_1_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 600 [2/2] (3.25ns)   --->   "%diag_array_2_4_load_1 = load i2 %diag_array_2_4_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 600 'load' 'diag_array_2_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 601 [2/2] (3.25ns)   --->   "%max_value_arr_3_load_1 = load i2 %max_value_arr_3_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 601 'load' 'max_value_arr_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 602 [2/2] (3.25ns)   --->   "%diag_array_1_5_load_1 = load i2 %diag_array_1_5_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 602 'load' 'diag_array_1_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 603 [2/2] (3.25ns)   --->   "%max_value_arr_4_load_1 = load i2 %max_value_arr_4_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 603 'load' 'max_value_arr_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 604 [2/2] (3.25ns)   --->   "%diag_array_1_6_load_1 = load i2 %diag_array_1_6_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 604 'load' 'diag_array_1_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 605 [2/2] (3.25ns)   --->   "%diag_array_2_6_load_1 = load i2 %diag_array_2_6_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 605 'load' 'diag_array_2_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 606 [2/2] (3.25ns)   --->   "%diag_array_1_7_load_1 = load i2 %diag_array_1_7_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 606 'load' 'diag_array_1_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 607 [2/2] (3.25ns)   --->   "%diag_array_2_7_load_1 = load i2 %diag_array_2_7_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 607 'load' 'diag_array_2_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 608 [2/2] (3.25ns)   --->   "%max_value_arr_6_load_1 = load i2 %max_value_arr_6_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 608 'load' 'max_value_arr_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 609 [2/2] (3.25ns)   --->   "%diag_array_1_0_load_1 = load i3 %diag_array_1_0_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 609 'load' 'diag_array_1_0_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 610 [2/2] (3.25ns)   --->   "%diag_array_2_0_load_2 = load i3 %diag_array_2_0_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 610 'load' 'diag_array_2_0_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 611 [2/2] (3.25ns)   --->   "%max_value_arr_7_load_1 = load i2 %max_value_arr_7_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 611 'load' 'max_value_arr_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 612 [2/2] (3.25ns)   --->   "%max_value_arr_0_load_2 = load i2 %max_value_arr_0_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 612 'load' 'max_value_arr_0_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_31 : Operation 613 [1/1] (2.10ns)   --->   "%add_ln41_27 = add i17 %k, i17 28" [max_loop/lsal.cpp:41]   --->   Operation 613 'add' 'add_ln41_27' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 614 [1/1] (0.00ns)   --->   "%lshr_ln41_27 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_27, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 614 'partselect' 'lshr_ln41_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln41_28 = zext i14 %lshr_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 615 'zext' 'zext_ln41_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 616 [1/1] (0.00ns)   --->   "%database_buff_5_addr_29 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 616 'getelementptr' 'database_buff_5_addr_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 617 [1/1] (0.00ns)   --->   "%database_buff_0_addr_29 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 617 'getelementptr' 'database_buff_0_addr_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 618 [1/1] (0.00ns)   --->   "%database_buff_1_addr_29 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 618 'getelementptr' 'database_buff_1_addr_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 619 [2/2] (3.25ns)   --->   "%database_buff_5_load_28 = load i14 %database_buff_5_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 619 'load' 'database_buff_5_load_28' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 620 [2/2] (3.25ns)   --->   "%database_buff_0_load_28 = load i14 %database_buff_0_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 620 'load' 'database_buff_0_load_28' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 621 [2/2] (3.25ns)   --->   "%database_buff_1_load_28 = load i14 %database_buff_1_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 621 'load' 'database_buff_1_load_28' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 622 [2/2] (3.25ns)   --->   "%diag_array_2_5_load_3 = load i2 %diag_array_2_5_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 622 'load' 'diag_array_2_5_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_31 : Operation 623 [1/1] (2.10ns)   --->   "%add_ln41_28 = add i17 %k, i17 29" [max_loop/lsal.cpp:41]   --->   Operation 623 'add' 'add_ln41_28' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 624 [1/1] (0.00ns)   --->   "%lshr_ln41_28 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_28, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 624 'partselect' 'lshr_ln41_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln41_29 = zext i14 %lshr_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 625 'zext' 'zext_ln41_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 626 [1/1] (0.00ns)   --->   "%database_buff_5_addr_30 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 626 'getelementptr' 'database_buff_5_addr_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 627 [1/1] (0.00ns)   --->   "%database_buff_0_addr_30 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 627 'getelementptr' 'database_buff_0_addr_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 628 [1/1] (0.00ns)   --->   "%database_buff_1_addr_30 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 628 'getelementptr' 'database_buff_1_addr_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 629 [2/2] (3.25ns)   --->   "%database_buff_5_load_29 = load i14 %database_buff_5_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 629 'load' 'database_buff_5_load_29' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 630 [2/2] (3.25ns)   --->   "%database_buff_0_load_29 = load i14 %database_buff_0_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 630 'load' 'database_buff_0_load_29' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_31 : Operation 631 [2/2] (3.25ns)   --->   "%database_buff_1_load_29 = load i14 %database_buff_1_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 631 'load' 'database_buff_1_load_29' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>

State 32 <SV = 25> <Delay = 6.50>
ST_32 : Operation 632 [1/1] (2.10ns)   --->   "%add_ln41 = add i17 %k, i17 1" [max_loop/lsal.cpp:41]   --->   Operation 632 'add' 'add_ln41' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 633 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65567, i64 65567, i64 65567"   --->   Operation 633 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 634 [1/2] (3.25ns)   --->   "%database_buff_6_load = load i14 %database_buff_6_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 634 'load' 'database_buff_6_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 635 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split42248_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 635 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 6)> <Delay = 2.30>
ST_32 : Operation 636 [1/2] (3.25ns)   --->   "%database_buff_4_load = load i14 %database_buff_4_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 636 'load' 'database_buff_4_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 637 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split42248_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 637 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 4)> <Delay = 2.30>
ST_32 : Operation 638 [1/2] (3.25ns)   --->   "%database_buff_3_load = load i14 %database_buff_3_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 638 'load' 'database_buff_3_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 639 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split42248_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 639 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 3)> <Delay = 2.30>
ST_32 : Operation 640 [1/2] (3.25ns)   --->   "%database_buff_2_load = load i14 %database_buff_2_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 640 'load' 'database_buff_2_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 641 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split42248_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 641 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 2)> <Delay = 2.30>
ST_32 : Operation 642 [1/2] (3.25ns)   --->   "%database_buff_7_load = load i14 %database_buff_7_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 642 'load' 'database_buff_7_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 643 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split42248_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 643 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 7)> <Delay = 2.30>
ST_32 : Operation 644 [1/2] (3.25ns)   --->   "%diag_array_1_1_load = load i2 %diag_array_1_1_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 644 'load' 'diag_array_1_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 645 [1/2] (3.25ns)   --->   "%diag_array_2_1_load = load i2 %diag_array_2_1_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 645 'load' 'diag_array_2_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 646 [1/1] (0.00ns)   --->   "%lshr_ln41_1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 646 'partselect' 'lshr_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i14 %lshr_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 647 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 648 [1/1] (0.00ns)   --->   "%database_buff_2_addr_2 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 648 'getelementptr' 'database_buff_2_addr_2' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 649 [1/1] (0.00ns)   --->   "%database_buff_3_addr_2 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 649 'getelementptr' 'database_buff_3_addr_2' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 650 [1/1] (0.00ns)   --->   "%database_buff_6_addr_2 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 650 'getelementptr' 'database_buff_6_addr_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 651 [1/1] (0.00ns)   --->   "%database_buff_7_addr_2 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 651 'getelementptr' 'database_buff_7_addr_2' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 652 [2/2] (3.25ns)   --->   "%database_buff_2_load_1 = load i14 %database_buff_2_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 652 'load' 'database_buff_2_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 653 [2/2] (3.25ns)   --->   "%database_buff_3_load_1 = load i14 %database_buff_3_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 653 'load' 'database_buff_3_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 654 [2/2] (3.25ns)   --->   "%database_buff_6_load_1 = load i14 %database_buff_6_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 654 'load' 'database_buff_6_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 655 [2/2] (3.25ns)   --->   "%database_buff_7_load_1 = load i14 %database_buff_7_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 655 'load' 'database_buff_7_load_1' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 656 [1/2] (3.25ns)   --->   "%diag_array_1_2_load = load i2 %diag_array_1_2_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 656 'load' 'diag_array_1_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 657 [1/2] (3.25ns)   --->   "%diag_array_2_2_load = load i2 %diag_array_2_2_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 657 'load' 'diag_array_2_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 658 [1/2] (3.25ns)   --->   "%max_value_arr_1_load = load i2 %max_value_arr_1_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 658 'load' 'max_value_arr_1_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 659 [1/1] (2.10ns)   --->   "%add_ln41_1 = add i17 %k, i17 2" [max_loop/lsal.cpp:41]   --->   Operation 659 'add' 'add_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 660 [1/1] (0.00ns)   --->   "%lshr_ln41_2 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_1, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 660 'partselect' 'lshr_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 661 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i14 %lshr_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 661 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 662 [1/1] (0.00ns)   --->   "%database_buff_2_addr_3 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 662 'getelementptr' 'database_buff_2_addr_3' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 663 [1/1] (0.00ns)   --->   "%database_buff_3_addr_3 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 663 'getelementptr' 'database_buff_3_addr_3' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 664 [1/1] (0.00ns)   --->   "%database_buff_6_addr_3 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 664 'getelementptr' 'database_buff_6_addr_3' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 665 [1/1] (0.00ns)   --->   "%database_buff_7_addr_3 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 665 'getelementptr' 'database_buff_7_addr_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 666 [2/2] (3.25ns)   --->   "%database_buff_2_load_2 = load i14 %database_buff_2_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 666 'load' 'database_buff_2_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 667 [2/2] (3.25ns)   --->   "%database_buff_3_load_2 = load i14 %database_buff_3_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 667 'load' 'database_buff_3_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 668 [2/2] (3.25ns)   --->   "%database_buff_6_load_2 = load i14 %database_buff_6_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 668 'load' 'database_buff_6_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 669 [2/2] (3.25ns)   --->   "%database_buff_7_load_2 = load i14 %database_buff_7_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 669 'load' 'database_buff_7_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 670 [1/2] (3.25ns)   --->   "%diag_array_1_3_load = load i2 %diag_array_1_3_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 670 'load' 'diag_array_1_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 671 [1/2] (3.25ns)   --->   "%diag_array_2_3_load = load i2 %diag_array_2_3_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 671 'load' 'diag_array_2_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 672 [1/2] (3.25ns)   --->   "%max_value_arr_2_load = load i2 %max_value_arr_2_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 672 'load' 'max_value_arr_2_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 673 [1/1] (2.10ns)   --->   "%add_ln41_2 = add i17 %k, i17 3" [max_loop/lsal.cpp:41]   --->   Operation 673 'add' 'add_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 674 [1/1] (0.00ns)   --->   "%lshr_ln41_3 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_2, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 674 'partselect' 'lshr_ln41_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i14 %lshr_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 675 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 676 [1/1] (0.00ns)   --->   "%database_buff_3_addr_4 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 676 'getelementptr' 'database_buff_3_addr_4' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 677 [1/1] (0.00ns)   --->   "%database_buff_6_addr_4 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 677 'getelementptr' 'database_buff_6_addr_4' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 678 [1/1] (0.00ns)   --->   "%database_buff_7_addr_4 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 678 'getelementptr' 'database_buff_7_addr_4' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 679 [1/1] (0.00ns)   --->   "%database_buff_2_addr_4 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 679 'getelementptr' 'database_buff_2_addr_4' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 680 [2/2] (3.25ns)   --->   "%database_buff_2_load_3 = load i14 %database_buff_2_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 680 'load' 'database_buff_2_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 681 [2/2] (3.25ns)   --->   "%database_buff_3_load_3 = load i14 %database_buff_3_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 681 'load' 'database_buff_3_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 682 [2/2] (3.25ns)   --->   "%database_buff_6_load_3 = load i14 %database_buff_6_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 682 'load' 'database_buff_6_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 683 [2/2] (3.25ns)   --->   "%database_buff_7_load_3 = load i14 %database_buff_7_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 683 'load' 'database_buff_7_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 684 [1/2] (3.25ns)   --->   "%diag_array_1_4_load = load i2 %diag_array_1_4_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 684 'load' 'diag_array_1_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 685 [1/2] (3.25ns)   --->   "%diag_array_2_4_load = load i2 %diag_array_2_4_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 685 'load' 'diag_array_2_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 686 [1/2] (3.25ns)   --->   "%max_value_arr_3_load = load i2 %max_value_arr_3_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 686 'load' 'max_value_arr_3_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 687 [1/1] (2.10ns)   --->   "%add_ln41_3 = add i17 %k, i17 4" [max_loop/lsal.cpp:41]   --->   Operation 687 'add' 'add_ln41_3' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 688 [1/1] (0.00ns)   --->   "%lshr_ln41_4 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_3, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 688 'partselect' 'lshr_ln41_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i14 %lshr_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 689 'zext' 'zext_ln41_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 690 [1/1] (0.00ns)   --->   "%database_buff_6_addr_5 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 690 'getelementptr' 'database_buff_6_addr_5' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 691 [1/1] (0.00ns)   --->   "%database_buff_7_addr_5 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 691 'getelementptr' 'database_buff_7_addr_5' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 692 [1/1] (0.00ns)   --->   "%database_buff_2_addr_5 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 692 'getelementptr' 'database_buff_2_addr_5' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 693 [1/1] (0.00ns)   --->   "%database_buff_3_addr_5 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 693 'getelementptr' 'database_buff_3_addr_5' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 694 [2/2] (3.25ns)   --->   "%database_buff_3_load_4 = load i14 %database_buff_3_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 694 'load' 'database_buff_3_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 695 [2/2] (3.25ns)   --->   "%database_buff_6_load_4 = load i14 %database_buff_6_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 695 'load' 'database_buff_6_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 696 [2/2] (3.25ns)   --->   "%database_buff_7_load_4 = load i14 %database_buff_7_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 696 'load' 'database_buff_7_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 697 [2/2] (3.25ns)   --->   "%database_buff_2_load_4 = load i14 %database_buff_2_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 697 'load' 'database_buff_2_load_4' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 698 [1/2] (3.25ns)   --->   "%diag_array_1_5_load = load i2 %diag_array_1_5_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 698 'load' 'diag_array_1_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 699 [2/2] (3.25ns)   --->   "%diag_array_2_5_load = load i2 %diag_array_2_5_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 699 'load' 'diag_array_2_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 700 [1/2] (3.25ns)   --->   "%max_value_arr_4_load = load i2 %max_value_arr_4_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 700 'load' 'max_value_arr_4_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 701 [1/1] (2.10ns)   --->   "%add_ln41_4 = add i17 %k, i17 5" [max_loop/lsal.cpp:41]   --->   Operation 701 'add' 'add_ln41_4' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 702 [1/1] (0.00ns)   --->   "%lshr_ln41_5 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_4, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 702 'partselect' 'lshr_ln41_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i14 %lshr_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 703 'zext' 'zext_ln41_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 704 [1/1] (0.00ns)   --->   "%database_buff_6_addr_6 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 704 'getelementptr' 'database_buff_6_addr_6' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 705 [1/1] (0.00ns)   --->   "%database_buff_7_addr_6 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 705 'getelementptr' 'database_buff_7_addr_6' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 706 [1/1] (0.00ns)   --->   "%database_buff_2_addr_6 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 706 'getelementptr' 'database_buff_2_addr_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 707 [1/1] (0.00ns)   --->   "%database_buff_3_addr_6 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 707 'getelementptr' 'database_buff_3_addr_6' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 708 [2/2] (3.25ns)   --->   "%database_buff_6_load_5 = load i14 %database_buff_6_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 708 'load' 'database_buff_6_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 709 [2/2] (3.25ns)   --->   "%database_buff_7_load_5 = load i14 %database_buff_7_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 709 'load' 'database_buff_7_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 710 [2/2] (3.25ns)   --->   "%database_buff_2_load_5 = load i14 %database_buff_2_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 710 'load' 'database_buff_2_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 711 [2/2] (3.25ns)   --->   "%database_buff_3_load_5 = load i14 %database_buff_3_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 711 'load' 'database_buff_3_load_5' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 712 [1/2] (3.25ns)   --->   "%diag_array_1_6_load = load i2 %diag_array_1_6_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 712 'load' 'diag_array_1_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 713 [1/2] (3.25ns)   --->   "%diag_array_2_6_load = load i2 %diag_array_2_6_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 713 'load' 'diag_array_2_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 714 [1/2] (3.25ns)   --->   "%max_value_arr_5_load = load i2 %max_value_arr_5_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 714 'load' 'max_value_arr_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 715 [1/1] (2.10ns)   --->   "%add_ln41_5 = add i17 %k, i17 6" [max_loop/lsal.cpp:41]   --->   Operation 715 'add' 'add_ln41_5' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 716 [1/1] (0.00ns)   --->   "%lshr_ln41_6 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_5, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 716 'partselect' 'lshr_ln41_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i14 %lshr_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 717 'zext' 'zext_ln41_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 718 [1/1] (0.00ns)   --->   "%database_buff_6_addr_7 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 718 'getelementptr' 'database_buff_6_addr_7' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 719 [1/1] (0.00ns)   --->   "%database_buff_7_addr_7 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 719 'getelementptr' 'database_buff_7_addr_7' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 720 [1/1] (0.00ns)   --->   "%database_buff_2_addr_7 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 720 'getelementptr' 'database_buff_2_addr_7' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 721 [1/1] (0.00ns)   --->   "%database_buff_3_addr_7 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 721 'getelementptr' 'database_buff_3_addr_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 722 [2/2] (3.25ns)   --->   "%database_buff_6_load_6 = load i14 %database_buff_6_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 722 'load' 'database_buff_6_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 723 [2/2] (3.25ns)   --->   "%database_buff_7_load_6 = load i14 %database_buff_7_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 723 'load' 'database_buff_7_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 724 [2/2] (3.25ns)   --->   "%database_buff_2_load_6 = load i14 %database_buff_2_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 724 'load' 'database_buff_2_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 725 [2/2] (3.25ns)   --->   "%database_buff_3_load_6 = load i14 %database_buff_3_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 725 'load' 'database_buff_3_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 726 [1/2] (3.25ns)   --->   "%diag_array_1_7_load = load i2 %diag_array_1_7_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 726 'load' 'diag_array_1_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 727 [1/2] (3.25ns)   --->   "%diag_array_2_7_load = load i2 %diag_array_2_7_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 727 'load' 'diag_array_2_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 728 [1/2] (3.25ns)   --->   "%max_value_arr_6_load = load i2 %max_value_arr_6_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 728 'load' 'max_value_arr_6_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 729 [1/1] (2.10ns)   --->   "%add_ln41_6 = add i17 %k, i17 7" [max_loop/lsal.cpp:41]   --->   Operation 729 'add' 'add_ln41_6' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 730 [1/1] (0.00ns)   --->   "%lshr_ln41_7 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_6, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 730 'partselect' 'lshr_ln41_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i14 %lshr_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 731 'zext' 'zext_ln41_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 732 [1/1] (0.00ns)   --->   "%database_buff_7_addr_8 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 732 'getelementptr' 'database_buff_7_addr_8' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 733 [1/1] (0.00ns)   --->   "%database_buff_2_addr_8 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 733 'getelementptr' 'database_buff_2_addr_8' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 734 [1/1] (0.00ns)   --->   "%database_buff_3_addr_8 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 734 'getelementptr' 'database_buff_3_addr_8' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 735 [1/1] (0.00ns)   --->   "%database_buff_6_addr_8 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 735 'getelementptr' 'database_buff_6_addr_8' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 736 [2/2] (3.25ns)   --->   "%database_buff_6_load_7 = load i14 %database_buff_6_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 736 'load' 'database_buff_6_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 737 [2/2] (3.25ns)   --->   "%database_buff_7_load_7 = load i14 %database_buff_7_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 737 'load' 'database_buff_7_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 738 [2/2] (3.25ns)   --->   "%database_buff_2_load_7 = load i14 %database_buff_2_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 738 'load' 'database_buff_2_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 739 [2/2] (3.25ns)   --->   "%database_buff_3_load_7 = load i14 %database_buff_3_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 739 'load' 'database_buff_3_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 740 [1/2] (3.25ns)   --->   "%diag_array_1_0_load = load i3 %diag_array_1_0_addr_1" [max_loop/lsal.cpp:43]   --->   Operation 740 'load' 'diag_array_1_0_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 741 [1/2] (3.25ns)   --->   "%diag_array_2_0_load_1 = load i3 %diag_array_2_0_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 741 'load' 'diag_array_2_0_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 742 [1/2] (3.25ns)   --->   "%max_value_arr_7_load = load i2 %max_value_arr_7_addr_1" [max_loop/lsal.cpp:71]   --->   Operation 742 'load' 'max_value_arr_7_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 743 [1/1] (2.10ns)   --->   "%add_ln41_7 = add i17 %k, i17 8" [max_loop/lsal.cpp:41]   --->   Operation 743 'add' 'add_ln41_7' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 744 [1/1] (0.00ns)   --->   "%lshr_ln41_8 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_7, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 744 'partselect' 'lshr_ln41_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln41_8 = zext i14 %lshr_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 745 'zext' 'zext_ln41_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 746 [1/1] (0.00ns)   --->   "%database_buff_2_addr_9 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 746 'getelementptr' 'database_buff_2_addr_9' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 747 [1/1] (0.00ns)   --->   "%database_buff_3_addr_9 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 747 'getelementptr' 'database_buff_3_addr_9' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 748 [1/1] (0.00ns)   --->   "%database_buff_6_addr_9 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 748 'getelementptr' 'database_buff_6_addr_9' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 749 [1/1] (0.00ns)   --->   "%database_buff_7_addr_9 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 749 'getelementptr' 'database_buff_7_addr_9' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 750 [2/2] (3.25ns)   --->   "%database_buff_7_load_8 = load i14 %database_buff_7_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 750 'load' 'database_buff_7_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 751 [2/2] (3.25ns)   --->   "%database_buff_2_load_8 = load i14 %database_buff_2_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 751 'load' 'database_buff_2_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 752 [2/2] (3.25ns)   --->   "%database_buff_3_load_8 = load i14 %database_buff_3_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 752 'load' 'database_buff_3_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 753 [2/2] (3.25ns)   --->   "%database_buff_6_load_8 = load i14 %database_buff_6_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 753 'load' 'database_buff_6_load_8' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 754 [1/2] (3.25ns)   --->   "%diag_array_1_1_load_1 = load i2 %diag_array_1_1_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 754 'load' 'diag_array_1_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 755 [2/2] (3.25ns)   --->   "%diag_array_2_1_load_1 = load i2 %diag_array_2_1_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 755 'load' 'diag_array_2_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 756 [1/2] (3.25ns)   --->   "%max_value_arr_0_load_1 = load i2 %max_value_arr_0_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 756 'load' 'max_value_arr_0_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 757 [1/1] (2.10ns)   --->   "%add_ln41_8 = add i17 %k, i17 9" [max_loop/lsal.cpp:41]   --->   Operation 757 'add' 'add_ln41_8' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 758 [1/1] (0.00ns)   --->   "%lshr_ln41_9 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_8, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 758 'partselect' 'lshr_ln41_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln41_9 = zext i14 %lshr_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 759 'zext' 'zext_ln41_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 760 [1/1] (0.00ns)   --->   "%database_buff_2_addr_10 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 760 'getelementptr' 'database_buff_2_addr_10' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 761 [1/1] (0.00ns)   --->   "%database_buff_3_addr_10 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 761 'getelementptr' 'database_buff_3_addr_10' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 762 [1/1] (0.00ns)   --->   "%database_buff_6_addr_10 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 762 'getelementptr' 'database_buff_6_addr_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 763 [1/1] (0.00ns)   --->   "%database_buff_7_addr_10 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 763 'getelementptr' 'database_buff_7_addr_10' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 764 [2/2] (3.25ns)   --->   "%database_buff_2_load_9 = load i14 %database_buff_2_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 764 'load' 'database_buff_2_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 765 [2/2] (3.25ns)   --->   "%database_buff_3_load_9 = load i14 %database_buff_3_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 765 'load' 'database_buff_3_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 766 [2/2] (3.25ns)   --->   "%database_buff_6_load_9 = load i14 %database_buff_6_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 766 'load' 'database_buff_6_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 767 [2/2] (3.25ns)   --->   "%database_buff_7_load_9 = load i14 %database_buff_7_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 767 'load' 'database_buff_7_load_9' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 768 [1/2] (3.25ns)   --->   "%diag_array_1_2_load_1 = load i2 %diag_array_1_2_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 768 'load' 'diag_array_1_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 769 [1/2] (3.25ns)   --->   "%diag_array_2_2_load_1 = load i2 %diag_array_2_2_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 769 'load' 'diag_array_2_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 770 [2/2] (3.25ns)   --->   "%max_value_arr_1_load_1 = load i2 %max_value_arr_1_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 770 'load' 'max_value_arr_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 771 [1/1] (2.10ns)   --->   "%add_ln41_9 = add i17 %k, i17 10" [max_loop/lsal.cpp:41]   --->   Operation 771 'add' 'add_ln41_9' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 772 [1/1] (0.00ns)   --->   "%lshr_ln41_s = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_9, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 772 'partselect' 'lshr_ln41_s' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln41_10 = zext i14 %lshr_ln41_s" [max_loop/lsal.cpp:41]   --->   Operation 773 'zext' 'zext_ln41_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 774 [1/1] (0.00ns)   --->   "%database_buff_2_addr_11 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 774 'getelementptr' 'database_buff_2_addr_11' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 775 [1/1] (0.00ns)   --->   "%database_buff_3_addr_11 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 775 'getelementptr' 'database_buff_3_addr_11' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 776 [1/1] (0.00ns)   --->   "%database_buff_6_addr_11 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 776 'getelementptr' 'database_buff_6_addr_11' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 777 [1/1] (0.00ns)   --->   "%database_buff_7_addr_11 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 777 'getelementptr' 'database_buff_7_addr_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 778 [2/2] (3.25ns)   --->   "%database_buff_2_load_10 = load i14 %database_buff_2_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 778 'load' 'database_buff_2_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 779 [2/2] (3.25ns)   --->   "%database_buff_3_load_10 = load i14 %database_buff_3_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 779 'load' 'database_buff_3_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 780 [2/2] (3.25ns)   --->   "%database_buff_6_load_10 = load i14 %database_buff_6_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 780 'load' 'database_buff_6_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 781 [2/2] (3.25ns)   --->   "%database_buff_7_load_10 = load i14 %database_buff_7_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 781 'load' 'database_buff_7_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 782 [1/2] (3.25ns)   --->   "%diag_array_1_3_load_1 = load i2 %diag_array_1_3_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 782 'load' 'diag_array_1_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 783 [1/2] (3.25ns)   --->   "%diag_array_2_3_load_1 = load i2 %diag_array_2_3_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 783 'load' 'diag_array_2_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 784 [1/2] (3.25ns)   --->   "%max_value_arr_2_load_1 = load i2 %max_value_arr_2_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 784 'load' 'max_value_arr_2_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 785 [1/2] (3.25ns)   --->   "%diag_array_1_4_load_1 = load i2 %diag_array_1_4_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 785 'load' 'diag_array_1_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 786 [1/2] (3.25ns)   --->   "%diag_array_2_4_load_1 = load i2 %diag_array_2_4_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 786 'load' 'diag_array_2_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 787 [1/2] (3.25ns)   --->   "%max_value_arr_3_load_1 = load i2 %max_value_arr_3_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 787 'load' 'max_value_arr_3_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 788 [1/2] (3.25ns)   --->   "%diag_array_1_5_load_1 = load i2 %diag_array_1_5_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 788 'load' 'diag_array_1_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 789 [2/2] (3.25ns)   --->   "%diag_array_2_5_load_1 = load i2 %diag_array_2_5_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 789 'load' 'diag_array_2_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 790 [1/2] (3.25ns)   --->   "%max_value_arr_4_load_1 = load i2 %max_value_arr_4_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 790 'load' 'max_value_arr_4_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 791 [1/1] (2.10ns)   --->   "%add_ln41_12 = add i17 %k, i17 13" [max_loop/lsal.cpp:41]   --->   Operation 791 'add' 'add_ln41_12' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 792 [1/1] (0.00ns)   --->   "%lshr_ln41_12 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_12, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 792 'partselect' 'lshr_ln41_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln41_13 = zext i14 %lshr_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 793 'zext' 'zext_ln41_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 794 [1/1] (0.00ns)   --->   "%database_buff_6_addr_14 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 794 'getelementptr' 'database_buff_6_addr_14' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 795 [1/1] (0.00ns)   --->   "%database_buff_7_addr_14 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 795 'getelementptr' 'database_buff_7_addr_14' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 796 [1/1] (0.00ns)   --->   "%database_buff_2_addr_14 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 796 'getelementptr' 'database_buff_2_addr_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 797 [1/1] (0.00ns)   --->   "%database_buff_3_addr_14 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 797 'getelementptr' 'database_buff_3_addr_14' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 798 [2/2] (3.25ns)   --->   "%database_buff_6_load_13 = load i14 %database_buff_6_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 798 'load' 'database_buff_6_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 799 [2/2] (3.25ns)   --->   "%database_buff_7_load_13 = load i14 %database_buff_7_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 799 'load' 'database_buff_7_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 800 [2/2] (3.25ns)   --->   "%database_buff_2_load_13 = load i14 %database_buff_2_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 800 'load' 'database_buff_2_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 801 [2/2] (3.25ns)   --->   "%database_buff_3_load_13 = load i14 %database_buff_3_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 801 'load' 'database_buff_3_load_13' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 802 [1/2] (3.25ns)   --->   "%diag_array_1_6_load_1 = load i2 %diag_array_1_6_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 802 'load' 'diag_array_1_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 803 [1/2] (3.25ns)   --->   "%diag_array_2_6_load_1 = load i2 %diag_array_2_6_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 803 'load' 'diag_array_2_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 804 [2/2] (3.25ns)   --->   "%max_value_arr_5_load_1 = load i2 %max_value_arr_5_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 804 'load' 'max_value_arr_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 805 [1/1] (2.10ns)   --->   "%add_ln41_13 = add i17 %k, i17 14" [max_loop/lsal.cpp:41]   --->   Operation 805 'add' 'add_ln41_13' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 806 [1/1] (0.00ns)   --->   "%lshr_ln41_13 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_13, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 806 'partselect' 'lshr_ln41_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln41_14 = zext i14 %lshr_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 807 'zext' 'zext_ln41_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 808 [1/1] (0.00ns)   --->   "%database_buff_6_addr_15 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 808 'getelementptr' 'database_buff_6_addr_15' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 809 [1/1] (0.00ns)   --->   "%database_buff_7_addr_15 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 809 'getelementptr' 'database_buff_7_addr_15' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 810 [1/1] (0.00ns)   --->   "%database_buff_2_addr_15 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 810 'getelementptr' 'database_buff_2_addr_15' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 811 [1/1] (0.00ns)   --->   "%database_buff_3_addr_15 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 811 'getelementptr' 'database_buff_3_addr_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 812 [2/2] (3.25ns)   --->   "%database_buff_6_load_14 = load i14 %database_buff_6_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 812 'load' 'database_buff_6_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 813 [2/2] (3.25ns)   --->   "%database_buff_7_load_14 = load i14 %database_buff_7_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 813 'load' 'database_buff_7_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 814 [2/2] (3.25ns)   --->   "%database_buff_2_load_14 = load i14 %database_buff_2_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 814 'load' 'database_buff_2_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 815 [2/2] (3.25ns)   --->   "%database_buff_3_load_14 = load i14 %database_buff_3_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 815 'load' 'database_buff_3_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 816 [1/2] (3.25ns)   --->   "%diag_array_1_7_load_1 = load i2 %diag_array_1_7_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 816 'load' 'diag_array_1_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 817 [1/2] (3.25ns)   --->   "%diag_array_2_7_load_1 = load i2 %diag_array_2_7_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 817 'load' 'diag_array_2_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 818 [1/2] (3.25ns)   --->   "%max_value_arr_6_load_1 = load i2 %max_value_arr_6_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 818 'load' 'max_value_arr_6_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 819 [1/2] (3.25ns)   --->   "%diag_array_1_0_load_1 = load i3 %diag_array_1_0_addr_2" [max_loop/lsal.cpp:43]   --->   Operation 819 'load' 'diag_array_1_0_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 820 [1/2] (3.25ns)   --->   "%diag_array_2_0_load_2 = load i3 %diag_array_2_0_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 820 'load' 'diag_array_2_0_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 821 [1/2] (3.25ns)   --->   "%max_value_arr_7_load_1 = load i2 %max_value_arr_7_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 821 'load' 'max_value_arr_7_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 822 [2/2] (3.25ns)   --->   "%diag_array_1_1_load_2 = load i2 %diag_array_1_1_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 822 'load' 'diag_array_1_1_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 823 [2/2] (3.25ns)   --->   "%diag_array_2_1_load_2 = load i2 %diag_array_2_1_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 823 'load' 'diag_array_2_1_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 824 [1/2] (3.25ns)   --->   "%max_value_arr_0_load_2 = load i2 %max_value_arr_0_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 824 'load' 'max_value_arr_0_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 825 [1/1] (2.10ns)   --->   "%add_ln41_16 = add i17 %k, i17 17" [max_loop/lsal.cpp:41]   --->   Operation 825 'add' 'add_ln41_16' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 826 [1/1] (0.00ns)   --->   "%lshr_ln41_16 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_16, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 826 'partselect' 'lshr_ln41_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln41_17 = zext i14 %lshr_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 827 'zext' 'zext_ln41_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 828 [1/1] (0.00ns)   --->   "%database_buff_4_addr_18 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 828 'getelementptr' 'database_buff_4_addr_18' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 829 [2/2] (3.25ns)   --->   "%database_buff_4_load_17 = load i14 %database_buff_4_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 829 'load' 'database_buff_4_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 830 [2/2] (3.25ns)   --->   "%diag_array_1_2_load_2 = load i2 %diag_array_1_2_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 830 'load' 'diag_array_1_2_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 831 [2/2] (3.25ns)   --->   "%diag_array_2_2_load_2 = load i2 %diag_array_2_2_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 831 'load' 'diag_array_2_2_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 832 [2/2] (3.25ns)   --->   "%max_value_arr_1_load_2 = load i2 %max_value_arr_1_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 832 'load' 'max_value_arr_1_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 833 [1/1] (2.10ns)   --->   "%add_ln41_17 = add i17 %k, i17 18" [max_loop/lsal.cpp:41]   --->   Operation 833 'add' 'add_ln41_17' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 834 [1/1] (0.00ns)   --->   "%lshr_ln41_17 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_17, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 834 'partselect' 'lshr_ln41_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln41_18 = zext i14 %lshr_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 835 'zext' 'zext_ln41_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 836 [1/1] (0.00ns)   --->   "%database_buff_4_addr_19 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 836 'getelementptr' 'database_buff_4_addr_19' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 837 [2/2] (3.25ns)   --->   "%database_buff_4_load_18 = load i14 %database_buff_4_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 837 'load' 'database_buff_4_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 838 [2/2] (3.25ns)   --->   "%diag_array_1_3_load_2 = load i2 %diag_array_1_3_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 838 'load' 'diag_array_1_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 839 [2/2] (3.25ns)   --->   "%diag_array_2_3_load_2 = load i2 %diag_array_2_3_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 839 'load' 'diag_array_2_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 840 [2/2] (3.25ns)   --->   "%max_value_arr_2_load_2 = load i2 %max_value_arr_2_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 840 'load' 'max_value_arr_2_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 841 [1/1] (2.10ns)   --->   "%add_ln41_18 = add i17 %k, i17 19" [max_loop/lsal.cpp:41]   --->   Operation 841 'add' 'add_ln41_18' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 842 [1/1] (0.00ns)   --->   "%lshr_ln41_18 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_18, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 842 'partselect' 'lshr_ln41_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln41_19 = zext i14 %lshr_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 843 'zext' 'zext_ln41_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 844 [1/1] (0.00ns)   --->   "%database_buff_3_addr_20 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 844 'getelementptr' 'database_buff_3_addr_20' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 845 [1/1] (0.00ns)   --->   "%database_buff_4_addr_20 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 845 'getelementptr' 'database_buff_4_addr_20' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 846 [1/1] (0.00ns)   --->   "%database_buff_6_addr_20 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 846 'getelementptr' 'database_buff_6_addr_20' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 847 [1/1] (0.00ns)   --->   "%database_buff_7_addr_20 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 847 'getelementptr' 'database_buff_7_addr_20' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 848 [1/1] (0.00ns)   --->   "%database_buff_2_addr_20 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 848 'getelementptr' 'database_buff_2_addr_20' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 849 [2/2] (3.25ns)   --->   "%database_buff_2_load_19 = load i14 %database_buff_2_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 849 'load' 'database_buff_2_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 850 [2/2] (3.25ns)   --->   "%database_buff_3_load_19 = load i14 %database_buff_3_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 850 'load' 'database_buff_3_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 851 [2/2] (3.25ns)   --->   "%database_buff_4_load_19 = load i14 %database_buff_4_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 851 'load' 'database_buff_4_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 852 [2/2] (3.25ns)   --->   "%database_buff_6_load_19 = load i14 %database_buff_6_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 852 'load' 'database_buff_6_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 853 [2/2] (3.25ns)   --->   "%database_buff_7_load_19 = load i14 %database_buff_7_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 853 'load' 'database_buff_7_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 854 [2/2] (3.25ns)   --->   "%diag_array_1_4_load_2 = load i2 %diag_array_1_4_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 854 'load' 'diag_array_1_4_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 855 [2/2] (3.25ns)   --->   "%diag_array_2_4_load_2 = load i2 %diag_array_2_4_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 855 'load' 'diag_array_2_4_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 856 [2/2] (3.25ns)   --->   "%max_value_arr_3_load_2 = load i2 %max_value_arr_3_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 856 'load' 'max_value_arr_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 857 [1/1] (2.10ns)   --->   "%add_ln41_19 = add i17 %k, i17 20" [max_loop/lsal.cpp:41]   --->   Operation 857 'add' 'add_ln41_19' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 858 [1/1] (0.00ns)   --->   "%lshr_ln41_19 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_19, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 858 'partselect' 'lshr_ln41_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln41_20 = zext i14 %lshr_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 859 'zext' 'zext_ln41_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 860 [1/1] (0.00ns)   --->   "%database_buff_4_addr_21 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 860 'getelementptr' 'database_buff_4_addr_21' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 861 [2/2] (3.25ns)   --->   "%database_buff_4_load_20 = load i14 %database_buff_4_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 861 'load' 'database_buff_4_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 862 [2/2] (3.25ns)   --->   "%diag_array_1_5_load_2 = load i2 %diag_array_1_5_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 862 'load' 'diag_array_1_5_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 863 [2/2] (3.25ns)   --->   "%max_value_arr_4_load_2 = load i2 %max_value_arr_4_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 863 'load' 'max_value_arr_4_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 864 [1/1] (2.10ns)   --->   "%add_ln41_20 = add i17 %k, i17 21" [max_loop/lsal.cpp:41]   --->   Operation 864 'add' 'add_ln41_20' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 865 [1/1] (0.00ns)   --->   "%lshr_ln41_20 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_20, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 865 'partselect' 'lshr_ln41_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln41_21 = zext i14 %lshr_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 866 'zext' 'zext_ln41_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 867 [1/1] (0.00ns)   --->   "%database_buff_4_addr_22 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 867 'getelementptr' 'database_buff_4_addr_22' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 868 [2/2] (3.25ns)   --->   "%database_buff_4_load_21 = load i14 %database_buff_4_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 868 'load' 'database_buff_4_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 869 [2/2] (3.25ns)   --->   "%diag_array_1_6_load_2 = load i2 %diag_array_1_6_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 869 'load' 'diag_array_1_6_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 870 [2/2] (3.25ns)   --->   "%diag_array_2_6_load_2 = load i2 %diag_array_2_6_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 870 'load' 'diag_array_2_6_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 871 [2/2] (3.25ns)   --->   "%max_value_arr_5_load_2 = load i2 %max_value_arr_5_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 871 'load' 'max_value_arr_5_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 872 [1/1] (2.10ns)   --->   "%add_ln41_21 = add i17 %k, i17 22" [max_loop/lsal.cpp:41]   --->   Operation 872 'add' 'add_ln41_21' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 873 [1/1] (0.00ns)   --->   "%lshr_ln41_21 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_21, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 873 'partselect' 'lshr_ln41_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 874 [1/1] (0.00ns)   --->   "%zext_ln41_22 = zext i14 %lshr_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 874 'zext' 'zext_ln41_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 875 [1/1] (0.00ns)   --->   "%database_buff_4_addr_23 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 875 'getelementptr' 'database_buff_4_addr_23' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 876 [2/2] (3.25ns)   --->   "%database_buff_4_load_22 = load i14 %database_buff_4_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 876 'load' 'database_buff_4_load_22' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 877 [2/2] (3.25ns)   --->   "%diag_array_1_7_load_2 = load i2 %diag_array_1_7_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 877 'load' 'diag_array_1_7_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 878 [2/2] (3.25ns)   --->   "%diag_array_2_7_load_2 = load i2 %diag_array_2_7_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 878 'load' 'diag_array_2_7_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 879 [2/2] (3.25ns)   --->   "%max_value_arr_6_load_2 = load i2 %max_value_arr_6_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 879 'load' 'max_value_arr_6_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 880 [1/1] (2.10ns)   --->   "%add_ln41_22 = add i17 %k, i17 23" [max_loop/lsal.cpp:41]   --->   Operation 880 'add' 'add_ln41_22' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 881 [1/1] (0.00ns)   --->   "%lshr_ln41_22 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_22, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 881 'partselect' 'lshr_ln41_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln41_23 = zext i14 %lshr_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 882 'zext' 'zext_ln41_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 883 [1/1] (0.00ns)   --->   "%database_buff_4_addr_24 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 883 'getelementptr' 'database_buff_4_addr_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 884 [2/2] (3.25ns)   --->   "%database_buff_4_load_23 = load i14 %database_buff_4_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 884 'load' 'database_buff_4_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 885 [2/2] (3.25ns)   --->   "%diag_array_1_0_load_2 = load i3 %diag_array_1_0_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 885 'load' 'diag_array_1_0_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 886 [2/2] (3.25ns)   --->   "%diag_array_2_0_load_3 = load i3 %diag_array_2_0_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 886 'load' 'diag_array_2_0_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 887 [2/2] (3.25ns)   --->   "%max_value_arr_7_load_2 = load i2 %max_value_arr_7_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 887 'load' 'max_value_arr_7_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 888 [1/1] (2.10ns)   --->   "%add_ln41_23 = add i17 %k, i17 24" [max_loop/lsal.cpp:41]   --->   Operation 888 'add' 'add_ln41_23' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 889 [1/1] (0.00ns)   --->   "%lshr_ln41_23 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_23, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 889 'partselect' 'lshr_ln41_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln41_24 = zext i14 %lshr_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 890 'zext' 'zext_ln41_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 891 [1/1] (0.00ns)   --->   "%database_buff_2_addr_25 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 891 'getelementptr' 'database_buff_2_addr_25' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 892 [1/1] (0.00ns)   --->   "%database_buff_3_addr_25 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 892 'getelementptr' 'database_buff_3_addr_25' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 893 [1/1] (0.00ns)   --->   "%database_buff_4_addr_25 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 893 'getelementptr' 'database_buff_4_addr_25' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 894 [1/1] (0.00ns)   --->   "%database_buff_6_addr_25 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 894 'getelementptr' 'database_buff_6_addr_25' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 895 [1/1] (0.00ns)   --->   "%database_buff_7_addr_25 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 895 'getelementptr' 'database_buff_7_addr_25' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 896 [2/2] (3.25ns)   --->   "%database_buff_7_load_24 = load i14 %database_buff_7_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 896 'load' 'database_buff_7_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 897 [2/2] (3.25ns)   --->   "%database_buff_2_load_24 = load i14 %database_buff_2_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 897 'load' 'database_buff_2_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 898 [2/2] (3.25ns)   --->   "%database_buff_3_load_24 = load i14 %database_buff_3_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 898 'load' 'database_buff_3_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 899 [2/2] (3.25ns)   --->   "%database_buff_4_load_24 = load i14 %database_buff_4_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 899 'load' 'database_buff_4_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 900 [2/2] (3.25ns)   --->   "%database_buff_6_load_24 = load i14 %database_buff_6_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 900 'load' 'database_buff_6_load_24' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 901 [2/2] (3.25ns)   --->   "%diag_array_1_1_load_3 = load i2 %diag_array_1_1_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 901 'load' 'diag_array_1_1_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 902 [2/2] (3.25ns)   --->   "%max_value_arr_0_load_3 = load i2 %max_value_arr_0_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 902 'load' 'max_value_arr_0_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 903 [1/1] (2.10ns)   --->   "%add_ln41_24 = add i17 %k, i17 25" [max_loop/lsal.cpp:41]   --->   Operation 903 'add' 'add_ln41_24' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 904 [1/1] (0.00ns)   --->   "%lshr_ln41_24 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_24, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 904 'partselect' 'lshr_ln41_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln41_25 = zext i14 %lshr_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 905 'zext' 'zext_ln41_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 906 [1/1] (0.00ns)   --->   "%database_buff_1_addr_26 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 906 'getelementptr' 'database_buff_1_addr_26' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 907 [1/1] (0.00ns)   --->   "%database_buff_4_addr_26 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 907 'getelementptr' 'database_buff_4_addr_26' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 908 [1/1] (0.00ns)   --->   "%database_buff_5_addr_26 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 908 'getelementptr' 'database_buff_5_addr_26' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 909 [1/1] (0.00ns)   --->   "%database_buff_0_addr_26 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 909 'getelementptr' 'database_buff_0_addr_26' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 910 [2/2] (3.25ns)   --->   "%database_buff_0_load_25 = load i14 %database_buff_0_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 910 'load' 'database_buff_0_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 911 [2/2] (3.25ns)   --->   "%database_buff_1_load_25 = load i14 %database_buff_1_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 911 'load' 'database_buff_1_load_25' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 912 [2/2] (3.25ns)   --->   "%database_buff_4_load_25 = load i14 %database_buff_4_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 912 'load' 'database_buff_4_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 913 [2/2] (3.25ns)   --->   "%database_buff_5_load_25 = load i14 %database_buff_5_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 913 'load' 'database_buff_5_load_25' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 914 [2/2] (3.25ns)   --->   "%diag_array_1_2_load_3 = load i2 %diag_array_1_2_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 914 'load' 'diag_array_1_2_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 915 [1/1] (2.10ns)   --->   "%add_ln41_25 = add i17 %k, i17 26" [max_loop/lsal.cpp:41]   --->   Operation 915 'add' 'add_ln41_25' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 916 [1/1] (0.00ns)   --->   "%lshr_ln41_25 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_25, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 916 'partselect' 'lshr_ln41_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln41_26 = zext i14 %lshr_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 917 'zext' 'zext_ln41_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 918 [1/1] (0.00ns)   --->   "%database_buff_4_addr_27 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 918 'getelementptr' 'database_buff_4_addr_27' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 919 [2/2] (3.25ns)   --->   "%database_buff_4_load_26 = load i14 %database_buff_4_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 919 'load' 'database_buff_4_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 920 [2/2] (3.25ns)   --->   "%diag_array_1_3_load_3 = load i2 %diag_array_1_3_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 920 'load' 'diag_array_1_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 921 [1/1] (2.10ns)   --->   "%add_ln41_26 = add i17 %k, i17 27" [max_loop/lsal.cpp:41]   --->   Operation 921 'add' 'add_ln41_26' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 922 [1/1] (0.00ns)   --->   "%lshr_ln41_26 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_26, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 922 'partselect' 'lshr_ln41_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln41_27 = zext i14 %lshr_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 923 'zext' 'zext_ln41_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 924 [1/1] (0.00ns)   --->   "%database_buff_4_addr_28 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 924 'getelementptr' 'database_buff_4_addr_28' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 925 [2/2] (3.25ns)   --->   "%database_buff_4_load_27 = load i14 %database_buff_4_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 925 'load' 'database_buff_4_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 926 [2/2] (3.25ns)   --->   "%diag_array_1_4_load_3 = load i2 %diag_array_1_4_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 926 'load' 'diag_array_1_4_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 927 [2/2] (3.25ns)   --->   "%diag_array_2_4_load_3 = load i2 %diag_array_2_4_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 927 'load' 'diag_array_2_4_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 928 [1/1] (0.00ns)   --->   "%database_buff_4_addr_29 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 928 'getelementptr' 'database_buff_4_addr_29' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 929 [1/1] (0.00ns)   --->   "%database_buff_6_addr_29 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 929 'getelementptr' 'database_buff_6_addr_29' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 930 [1/1] (0.00ns)   --->   "%database_buff_7_addr_29 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 930 'getelementptr' 'database_buff_7_addr_29' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 931 [1/1] (0.00ns)   --->   "%database_buff_2_addr_29 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 931 'getelementptr' 'database_buff_2_addr_29' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 932 [1/1] (0.00ns)   --->   "%database_buff_3_addr_29 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_28" [max_loop/lsal.cpp:41]   --->   Operation 932 'getelementptr' 'database_buff_3_addr_29' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 933 [2/2] (3.25ns)   --->   "%database_buff_3_load_28 = load i14 %database_buff_3_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 933 'load' 'database_buff_3_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 934 [2/2] (3.25ns)   --->   "%database_buff_4_load_28 = load i14 %database_buff_4_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 934 'load' 'database_buff_4_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 935 [1/2] (3.25ns)   --->   "%database_buff_5_load_28 = load i14 %database_buff_5_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 935 'load' 'database_buff_5_load_28' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 936 [2/2] (3.25ns)   --->   "%database_buff_6_load_28 = load i14 %database_buff_6_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 936 'load' 'database_buff_6_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 937 [2/2] (3.25ns)   --->   "%database_buff_7_load_28 = load i14 %database_buff_7_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 937 'load' 'database_buff_7_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 938 [1/2] (3.25ns)   --->   "%database_buff_0_load_28 = load i14 %database_buff_0_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 938 'load' 'database_buff_0_load_28' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 939 [1/2] (3.25ns)   --->   "%database_buff_1_load_28 = load i14 %database_buff_1_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 939 'load' 'database_buff_1_load_28' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 940 [2/2] (3.25ns)   --->   "%database_buff_2_load_28 = load i14 %database_buff_2_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 940 'load' 'database_buff_2_load_28' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 941 [2/2] (3.25ns)   --->   "%diag_array_1_5_load_3 = load i2 %diag_array_1_5_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 941 'load' 'diag_array_1_5_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 942 [1/2] (3.25ns)   --->   "%diag_array_2_5_load_3 = load i2 %diag_array_2_5_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 942 'load' 'diag_array_2_5_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 943 [2/2] (3.25ns)   --->   "%max_value_arr_4_load_3 = load i2 %max_value_arr_4_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 943 'load' 'max_value_arr_4_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 944 [1/1] (0.00ns)   --->   "%database_buff_4_addr_30 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 944 'getelementptr' 'database_buff_4_addr_30' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 945 [2/2] (3.25ns)   --->   "%database_buff_4_load_29 = load i14 %database_buff_4_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 945 'load' 'database_buff_4_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 946 [1/2] (3.25ns)   --->   "%database_buff_5_load_29 = load i14 %database_buff_5_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 946 'load' 'database_buff_5_load_29' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 947 [1/2] (3.25ns)   --->   "%database_buff_0_load_29 = load i14 %database_buff_0_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 947 'load' 'database_buff_0_load_29' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 948 [1/2] (3.25ns)   --->   "%database_buff_1_load_29 = load i14 %database_buff_1_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 948 'load' 'database_buff_1_load_29' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 949 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_197 = select i1 %icmp_ln41_36, i8 %database_buff_1_load_29, i8 %database_buff_0_load_29" [max_loop/lsal.cpp:41]   --->   Operation 949 'select' 'select_ln41_197' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 950 [2/2] (3.25ns)   --->   "%diag_array_1_6_load_3 = load i2 %diag_array_1_6_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 950 'load' 'diag_array_1_6_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 951 [1/1] (2.10ns)   --->   "%add_ln41_29 = add i17 %k, i17 30" [max_loop/lsal.cpp:41]   --->   Operation 951 'add' 'add_ln41_29' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 952 [1/1] (0.00ns)   --->   "%lshr_ln41_29 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_29, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 952 'partselect' 'lshr_ln41_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln41_30 = zext i14 %lshr_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 953 'zext' 'zext_ln41_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 954 [1/1] (0.00ns)   --->   "%database_buff_4_addr_31 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 954 'getelementptr' 'database_buff_4_addr_31' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 955 [2/2] (3.25ns)   --->   "%database_buff_4_load_30 = load i14 %database_buff_4_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 955 'load' 'database_buff_4_load_30' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 956 [2/2] (3.25ns)   --->   "%diag_array_1_7_load_3 = load i2 %diag_array_1_7_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 956 'load' 'diag_array_1_7_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 957 [2/2] (3.25ns)   --->   "%diag_array_2_7_load_3 = load i2 %diag_array_2_7_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 957 'load' 'diag_array_2_7_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 958 [1/1] (2.10ns)   --->   "%add_ln41_30 = add i17 %k, i17 31" [max_loop/lsal.cpp:41]   --->   Operation 958 'add' 'add_ln41_30' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 959 [1/1] (0.00ns)   --->   "%lshr_ln41_30 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_30, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 959 'partselect' 'lshr_ln41_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln41_31 = zext i14 %lshr_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 960 'zext' 'zext_ln41_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 961 [1/1] (0.00ns)   --->   "%database_buff_7_addr_32 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 961 'getelementptr' 'database_buff_7_addr_32' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 962 [1/1] (0.00ns)   --->   "%database_buff_0_addr_32 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 962 'getelementptr' 'database_buff_0_addr_32' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 963 [1/1] (0.00ns)   --->   "%database_buff_1_addr_32 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 963 'getelementptr' 'database_buff_1_addr_32' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_32 : Operation 964 [1/1] (0.00ns)   --->   "%database_buff_2_addr_32 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 964 'getelementptr' 'database_buff_2_addr_32' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 965 [1/1] (0.00ns)   --->   "%database_buff_3_addr_32 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 965 'getelementptr' 'database_buff_3_addr_32' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_32 : Operation 966 [1/1] (0.00ns)   --->   "%database_buff_4_addr_32 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 966 'getelementptr' 'database_buff_4_addr_32' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 967 [1/1] (0.00ns)   --->   "%database_buff_5_addr_32 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 967 'getelementptr' 'database_buff_5_addr_32' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_32 : Operation 968 [1/1] (0.00ns)   --->   "%database_buff_6_addr_32 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 968 'getelementptr' 'database_buff_6_addr_32' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_32 : Operation 969 [2/2] (3.25ns)   --->   "%database_buff_6_load_31 = load i14 %database_buff_6_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 969 'load' 'database_buff_6_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 970 [2/2] (3.25ns)   --->   "%database_buff_7_load_31 = load i14 %database_buff_7_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 970 'load' 'database_buff_7_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 971 [2/2] (3.25ns)   --->   "%database_buff_0_load_31 = load i14 %database_buff_0_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 971 'load' 'database_buff_0_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 972 [2/2] (3.25ns)   --->   "%database_buff_1_load_31 = load i14 %database_buff_1_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 972 'load' 'database_buff_1_load_31' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 973 [2/2] (3.25ns)   --->   "%database_buff_2_load_31 = load i14 %database_buff_2_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 973 'load' 'database_buff_2_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 974 [2/2] (3.25ns)   --->   "%database_buff_3_load_31 = load i14 %database_buff_3_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 974 'load' 'database_buff_3_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 975 [2/2] (3.25ns)   --->   "%database_buff_4_load_31 = load i14 %database_buff_4_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 975 'load' 'database_buff_4_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 976 [2/2] (3.25ns)   --->   "%database_buff_5_load_31 = load i14 %database_buff_5_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 976 'load' 'database_buff_5_load_31' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_32 : Operation 977 [2/2] (3.25ns)   --->   "%diag_array_1_0_load_3 = load i3 %diag_array_1_0_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 977 'load' 'diag_array_1_0_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 978 [2/2] (3.25ns)   --->   "%diag_array_2_0_load_4 = load i3 %diag_array_2_0_addr_5" [max_loop/lsal.cpp:44]   --->   Operation 978 'load' 'diag_array_2_0_load_4' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 979 [2/2] (3.25ns)   --->   "%max_value_arr_7_load_3 = load i2 %max_value_arr_7_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 979 'load' 'max_value_arr_7_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_32 : Operation 980 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_5_load_3, i2 %diag_array_1_5_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 980 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_32 : Operation 981 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 %diag_array_3_0_load, i3 %diag_array_2_0_addr_5"   --->   Operation 981 'store' 'store_ln0' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 33 <SV = 39> <Delay = 7.27>
ST_33 : Operation 982 [2/2] (3.25ns)   --->   "%database_buff_5_load = load i14 %database_buff_5_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 982 'load' 'database_buff_5_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 983 [2/2] (3.25ns)   --->   "%database_buff_1_load = load i14 %database_buff_1_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 983 'load' 'database_buff_1_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 984 [2/2] (3.25ns)   --->   "%database_buff_0_load = load i14 %database_buff_0_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 984 'load' 'database_buff_0_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln63_10 = zext i2 %direction_buff_21" [max_loop/lsal.cpp:63]   --->   Operation 985 'zext' 'zext_ln63_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln63_13 = zext i2 %direction_buff_27" [max_loop/lsal.cpp:63]   --->   Operation 986 'zext' 'zext_ln63_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_17)   --->   "%select_ln41_118 = select i1 %or_ln41_3, i8 %select_ln41_116, i8 %select_ln41_117" [max_loop/lsal.cpp:41]   --->   Operation 987 'select' 'select_ln41_118' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 988 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_17 = icmp_eq  i8 %querry_buff_14, i8 %select_ln41_118" [max_loop/lsal.cpp:41]   --->   Operation 988 'icmp' 'icmp_ln41_17' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node northwest_17)   --->   "%select_ln43_17 = select i1 %icmp_ln41_17, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 989 'select' 'select_ln43_17' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node northwest_17)   --->   "%sext_ln43_17 = sext i16 %diag_array_1_2_load_2" [max_loop/lsal.cpp:43]   --->   Operation 990 'sext' 'sext_ln43_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 991 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_17 = add i17 %select_ln43_17, i17 %sext_ln43_17" [max_loop/lsal.cpp:43]   --->   Operation 991 'add' 'northwest_17' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 992 [1/1] (2.43ns)   --->   "%icmp_ln49_34 = icmp_slt  i17 %northwest_17, i17 %west_48" [max_loop/lsal.cpp:49]   --->   Operation 992 'icmp' 'icmp_ln49_34' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 993 [1/1] (2.43ns)   --->   "%icmp_ln49_35 = icmp_slt  i17 %west_48, i17 %west_49" [max_loop/lsal.cpp:49]   --->   Operation 993 'icmp' 'icmp_ln49_35' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 994 [1/1] (0.97ns)   --->   "%and_ln49_17 = and i1 %icmp_ln49_34, i1 %icmp_ln49_35" [max_loop/lsal.cpp:49]   --->   Operation 994 'and' 'and_ln49_17' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 995 [1/1] (2.43ns)   --->   "%icmp_ln55_17 = icmp_slt  i17 %northwest_17, i17 %west_49" [max_loop/lsal.cpp:55]   --->   Operation 995 'icmp' 'icmp_ln55_17' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 996 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_52 = select i1 %icmp_ln55_17, i17 %west_49, i17 %northwest_17" [max_loop/lsal.cpp:58]   --->   Operation 996 'select' 'max_value_52' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node max_value_56)   --->   "%select_ln49_36 = select i1 %and_ln49_18, i17 %west_50, i17 %west_49" [max_loop/lsal.cpp:49]   --->   Operation 997 'select' 'select_ln49_36' <Predicate = (!icmp_ln37 & icmp_ln49_36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_37)   --->   "%select_ln49_37 = select i1 %and_ln49_18, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 998 'select' 'select_ln49_37' <Predicate = (!icmp_ln37 & icmp_ln49_36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_37)   --->   "%direction_36 = select i1 %icmp_ln55_18, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 999 'select' 'direction_36' <Predicate = (!icmp_ln37 & !icmp_ln49_36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1000 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_56 = select i1 %icmp_ln49_36, i17 %select_ln49_36, i17 %max_value_55" [max_loop/lsal.cpp:49]   --->   Operation 1000 'select' 'max_value_56' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_37)   --->   "%direction_82 = select i1 %icmp_ln49_36, i2 %select_ln49_37, i2 %direction_36" [max_loop/lsal.cpp:49]   --->   Operation 1001 'select' 'direction_82' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1002 [1/1] (2.43ns)   --->   "%icmp_ln63_18 = icmp_sgt  i17 %max_value_56, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1002 'icmp' 'icmp_ln63_18' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln65_18 = trunc i17 %max_value_56" [max_loop/lsal.cpp:65]   --->   Operation 1003 'trunc' 'trunc_ln65_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 1004 [1/1] (0.80ns)   --->   "%select_ln63_36 = select i1 %icmp_ln63_18, i16 %trunc_ln65_18, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 1004 'select' 'select_ln63_36' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1005 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_37 = select i1 %icmp_ln63_18, i2 %direction_82, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 1005 'select' 'direction_buff_37' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1006 [1/1] (2.43ns)   --->   "%icmp_ln71_18 = icmp_sgt  i17 %max_value_56, i17 %max_value_arr_2_load_2" [max_loop/lsal.cpp:71]   --->   Operation 1006 'icmp' 'icmp_ln71_18' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1007 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_18, void %._crit_edge98_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1007 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 1008 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_56, i2 %max_value_arr_2_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 1008 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_33 : Operation 1009 [1/1] (0.00ns)   --->   "%shl_ln73_17 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_17, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1009 'bitconcatenate' 'shl_ln73_17' <Predicate = (!icmp_ln37 & icmp_ln71_18)> <Delay = 0.00>
ST_33 : Operation 1010 [1/1] (0.00ns)   --->   "%or_ln73_18 = or i22 %shl_ln73_17, i22 13" [max_loop/lsal.cpp:73]   --->   Operation 1010 'or' 'or_ln73_18' <Predicate = (!icmp_ln37 & icmp_ln71_18)> <Delay = 0.00>
ST_33 : Operation 1011 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_18, i2 %max_index_arr_2_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 1011 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_18)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_33 : Operation 1012 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge98_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1012 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_18)> <Delay = 0.00>
ST_33 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_21)   --->   "%select_ln41_146 = select i1 %or_ln41_3, i8 %select_ln41_144, i8 %select_ln41_145" [max_loop/lsal.cpp:41]   --->   Operation 1013 'select' 'select_ln41_146' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1014 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_21 = icmp_eq  i8 %querry_buff_10, i8 %select_ln41_146" [max_loop/lsal.cpp:41]   --->   Operation 1014 'icmp' 'icmp_ln41_21' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node northwest_21)   --->   "%select_ln43_21 = select i1 %icmp_ln41_21, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1015 'select' 'select_ln43_21' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node northwest_21)   --->   "%sext_ln43_21 = sext i16 %diag_array_1_6_load_2" [max_loop/lsal.cpp:43]   --->   Operation 1016 'sext' 'sext_ln43_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 1017 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_21 = add i17 %select_ln43_21, i17 %sext_ln43_21" [max_loop/lsal.cpp:43]   --->   Operation 1017 'add' 'northwest_21' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1018 [1/1] (2.43ns)   --->   "%icmp_ln49_42 = icmp_slt  i17 %northwest_21, i17 %west_52" [max_loop/lsal.cpp:49]   --->   Operation 1018 'icmp' 'icmp_ln49_42' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1019 [1/1] (2.43ns)   --->   "%icmp_ln49_43 = icmp_slt  i17 %west_52, i17 %west_53" [max_loop/lsal.cpp:49]   --->   Operation 1019 'icmp' 'icmp_ln49_43' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1020 [1/1] (0.97ns)   --->   "%and_ln49_21 = and i1 %icmp_ln49_42, i1 %icmp_ln49_43" [max_loop/lsal.cpp:49]   --->   Operation 1020 'and' 'and_ln49_21' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1021 [1/1] (2.43ns)   --->   "%icmp_ln55_21 = icmp_slt  i17 %northwest_21, i17 %west_53" [max_loop/lsal.cpp:55]   --->   Operation 1021 'icmp' 'icmp_ln55_21' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1022 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_64 = select i1 %icmp_ln55_21, i17 %west_53, i17 %northwest_21" [max_loop/lsal.cpp:58]   --->   Operation 1022 'select' 'max_value_64' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node max_value_68)   --->   "%select_ln49_44 = select i1 %and_ln49_22, i17 %west_54, i17 %west_53" [max_loop/lsal.cpp:49]   --->   Operation 1023 'select' 'select_ln49_44' <Predicate = (!icmp_ln37 & icmp_ln49_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_45)   --->   "%select_ln49_45 = select i1 %and_ln49_22, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1024 'select' 'select_ln49_45' <Predicate = (!icmp_ln37 & icmp_ln49_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_45)   --->   "%direction_44 = select i1 %icmp_ln55_22, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1025 'select' 'direction_44' <Predicate = (!icmp_ln37 & !icmp_ln49_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1026 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_68 = select i1 %icmp_ln49_44, i17 %select_ln49_44, i17 %max_value_67" [max_loop/lsal.cpp:49]   --->   Operation 1026 'select' 'max_value_68' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_45)   --->   "%direction_86 = select i1 %icmp_ln49_44, i2 %select_ln49_45, i2 %direction_44" [max_loop/lsal.cpp:49]   --->   Operation 1027 'select' 'direction_86' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1028 [1/1] (2.43ns)   --->   "%icmp_ln63_22 = icmp_sgt  i17 %max_value_68, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1028 'icmp' 'icmp_ln63_22' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln65_22 = trunc i17 %max_value_68" [max_loop/lsal.cpp:65]   --->   Operation 1029 'trunc' 'trunc_ln65_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 1030 [1/1] (0.80ns)   --->   "%select_ln63_44 = select i1 %icmp_ln63_22, i16 %trunc_ln65_22, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 1030 'select' 'select_ln63_44' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1031 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_45 = select i1 %icmp_ln63_22, i2 %direction_86, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 1031 'select' 'direction_buff_45' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1032 [1/1] (2.43ns)   --->   "%icmp_ln71_22 = icmp_sgt  i17 %max_value_68, i17 %max_value_arr_6_load_2" [max_loop/lsal.cpp:71]   --->   Operation 1032 'icmp' 'icmp_ln71_22' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1033 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_22, void %._crit_edge106_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1033 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 1034 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_68, i2 %max_value_arr_6_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 1034 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_22)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_33 : Operation 1035 [1/1] (0.00ns)   --->   "%shl_ln73_21 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_21, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1035 'bitconcatenate' 'shl_ln73_21' <Predicate = (!icmp_ln37 & icmp_ln71_22)> <Delay = 0.00>
ST_33 : Operation 1036 [1/1] (0.00ns)   --->   "%or_ln73_22 = or i22 %shl_ln73_21, i22 9" [max_loop/lsal.cpp:73]   --->   Operation 1036 'or' 'or_ln73_22' <Predicate = (!icmp_ln37 & icmp_ln71_22)> <Delay = 0.00>
ST_33 : Operation 1037 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_22, i2 %max_index_arr_6_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 1037 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_22)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_33 : Operation 1038 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge106_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1038 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_22)> <Delay = 0.00>
ST_33 : Operation 1039 [1/2] (3.25ns)   --->   "%database_buff_1_load_26 = load i14 %database_buff_1_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1039 'load' 'database_buff_1_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 1040 [1/2] (3.25ns)   --->   "%database_buff_5_load_26 = load i14 %database_buff_5_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1040 'load' 'database_buff_5_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 1041 [1/2] (3.25ns)   --->   "%database_buff_0_load_26 = load i14 %database_buff_0_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1041 'load' 'database_buff_0_load_26' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_179)   --->   "%select_ln41_175 = select i1 %icmp_ln41_38, i8 %database_buff_0_load_26, i8 %database_buff_7_load_26" [max_loop/lsal.cpp:41]   --->   Operation 1042 'select' 'select_ln41_175' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1043 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_176 = select i1 %icmp_ln41_36, i8 %database_buff_6_load_26, i8 %database_buff_5_load_26" [max_loop/lsal.cpp:41]   --->   Operation 1043 'select' 'select_ln41_176' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_180)   --->   "%select_ln41_177 = select i1 %icmp_ln41_34, i8 %database_buff_4_load_26, i8 %database_buff_3_load_26" [max_loop/lsal.cpp:41]   --->   Operation 1044 'select' 'select_ln41_177' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1045 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_178 = select i1 %icmp_ln41_32, i8 %database_buff_2_load_26, i8 %database_buff_1_load_26" [max_loop/lsal.cpp:41]   --->   Operation 1045 'select' 'select_ln41_178' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1046 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_179 = select i1 %or_ln41, i8 %select_ln41_175, i8 %select_ln41_176" [max_loop/lsal.cpp:41]   --->   Operation 1046 'select' 'select_ln41_179' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1047 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_180 = select i1 %or_ln41_2, i8 %select_ln41_177, i8 %select_ln41_178" [max_loop/lsal.cpp:41]   --->   Operation 1047 'select' 'select_ln41_180' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1048 [1/1] (0.00ns)   --->   "%database_buff_0_addr_28 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 1048 'getelementptr' 'database_buff_0_addr_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_33 : Operation 1049 [1/2] (3.25ns)   --->   "%database_buff_5_load_27 = load i14 %database_buff_5_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1049 'load' 'database_buff_5_load_27' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 1050 [2/2] (3.25ns)   --->   "%database_buff_0_load_27 = load i14 %database_buff_0_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1050 'load' 'database_buff_0_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 1051 [1/2] (3.25ns)   --->   "%database_buff_1_load_27 = load i14 %database_buff_1_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1051 'load' 'database_buff_1_load_27' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_187)   --->   "%select_ln41_184 = select i1 %icmp_ln41_34, i8 %database_buff_5_load_27, i8 %database_buff_4_load_27" [max_loop/lsal.cpp:41]   --->   Operation 1052 'select' 'select_ln41_184' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1053 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_187 = select i1 %or_ln41_2, i8 %select_ln41_184, i8 %select_ln41_185" [max_loop/lsal.cpp:41]   --->   Operation 1053 'select' 'select_ln41_187' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1054 [1/1] (0.00ns)   --->   "%database_buff_1_addr_31 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 1054 'getelementptr' 'database_buff_1_addr_31' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_33 : Operation 1055 [1/1] (0.00ns)   --->   "%database_buff_5_addr_31 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 1055 'getelementptr' 'database_buff_5_addr_31' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_33 : Operation 1056 [2/2] (3.25ns)   --->   "%database_buff_5_load_30 = load i14 %database_buff_5_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1056 'load' 'database_buff_5_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 1057 [1/2] (3.25ns)   --->   "%database_buff_0_load_30 = load i14 %database_buff_0_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1057 'load' 'database_buff_0_load_30' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 1058 [2/2] (3.25ns)   --->   "%database_buff_1_load_30 = load i14 %database_buff_1_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1058 'load' 'database_buff_1_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_33 : Operation 1059 [1/1] (0.00ns)   --->   "%or_ln76_9 = or i22 %shl_ln1, i22 10" [max_loop/lsal.cpp:76]   --->   Operation 1059 'or' 'or_ln76_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 1060 [1/1] (0.00ns)   --->   "%zext_ln76_10 = zext i22 %or_ln76_9" [max_loop/lsal.cpp:76]   --->   Operation 1060 'zext' 'zext_ln76_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 1061 [1/1] (0.00ns)   --->   "%direction_matrix_addr_10 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_10" [max_loop/lsal.cpp:76]   --->   Operation 1061 'getelementptr' 'direction_matrix_addr_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 1062 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_10, i22 %direction_matrix_addr_10" [max_loop/lsal.cpp:76]   --->   Operation 1062 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_33 : Operation 1063 [1/1] (0.00ns)   --->   "%or_ln76_12 = or i22 %shl_ln1, i22 13" [max_loop/lsal.cpp:76]   --->   Operation 1063 'or' 'or_ln76_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln76_13 = zext i22 %or_ln76_12" [max_loop/lsal.cpp:76]   --->   Operation 1064 'zext' 'zext_ln76_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 1065 [1/1] (0.00ns)   --->   "%direction_matrix_addr_13 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_13" [max_loop/lsal.cpp:76]   --->   Operation 1065 'getelementptr' 'direction_matrix_addr_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_33 : Operation 1066 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_13, i22 %direction_matrix_addr_13" [max_loop/lsal.cpp:76]   --->   Operation 1066 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_33 : Operation 1067 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_36, i2 %diag_array_2_2_addr_3" [max_loop/lsal.cpp:63]   --->   Operation 1067 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_33 : Operation 1068 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_44, i2 %diag_array_2_6_addr_3" [max_loop/lsal.cpp:63]   --->   Operation 1068 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 34 <SV = 40> <Delay = 7.27>
ST_34 : Operation 1069 [1/2] (3.25ns)   --->   "%database_buff_5_load = load i14 %database_buff_5_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 1069 'load' 'database_buff_5_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 1070 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split42248_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 1070 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 5)> <Delay = 2.30>
ST_34 : Operation 1071 [1/2] (3.25ns)   --->   "%database_buff_1_load = load i14 %database_buff_1_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 1071 'load' 'database_buff_1_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 1072 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split42248_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 1072 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 1)> <Delay = 2.30>
ST_34 : Operation 1073 [1/2] (3.25ns)   --->   "%database_buff_0_load = load i14 %database_buff_0_addr_1" [max_loop/lsal.cpp:41]   --->   Operation 1073 'load' 'database_buff_0_load' <Predicate = (!icmp_ln37 & trunc_ln41 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 1074 [1/1] (2.30ns)   --->   "%br_ln41 = br void %.split42248_ifconv" [max_loop/lsal.cpp:41]   --->   Operation 1074 'br' 'br_ln41' <Predicate = (!icmp_ln37 & trunc_ln41 == 0)> <Delay = 2.30>
ST_34 : Operation 1075 [1/1] (0.00ns)   --->   "%phi_ln41 = phi i8 %database_buff_0_load, void %branch288, i8 %database_buff_1_load, void %branch289, i8 %database_buff_2_load, void %branch290, i8 %database_buff_3_load, void %branch291, i8 %database_buff_4_load, void %branch292, i8 %database_buff_5_load, void %branch293, i8 %database_buff_6_load, void %branch294, i8 %database_buff_7_load, void %branch295" [max_loop/lsal.cpp:41]   --->   Operation 1075 'phi' 'phi_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 1076 [1/1] (1.55ns)   --->   "%icmp_ln41 = icmp_eq  i8 %querry_buff_31, i8 %phi_ln41" [max_loop/lsal.cpp:41]   --->   Operation 1076 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node max_value_53)   --->   "%select_ln49_34 = select i1 %and_ln49_17, i17 %west_49, i17 %west_48" [max_loop/lsal.cpp:49]   --->   Operation 1077 'select' 'select_ln49_34' <Predicate = (!icmp_ln37 & icmp_ln49_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_35)   --->   "%select_ln49_35 = select i1 %and_ln49_17, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1078 'select' 'select_ln49_35' <Predicate = (!icmp_ln37 & icmp_ln49_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_35)   --->   "%direction_34 = select i1 %icmp_ln55_17, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1079 'select' 'direction_34' <Predicate = (!icmp_ln37 & !icmp_ln49_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1080 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_53 = select i1 %icmp_ln49_34, i17 %select_ln49_34, i17 %max_value_52" [max_loop/lsal.cpp:49]   --->   Operation 1080 'select' 'max_value_53' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_35)   --->   "%direction_81 = select i1 %icmp_ln49_34, i2 %select_ln49_35, i2 %direction_34" [max_loop/lsal.cpp:49]   --->   Operation 1081 'select' 'direction_81' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1082 [1/1] (2.43ns)   --->   "%icmp_ln63_17 = icmp_sgt  i17 %max_value_53, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1082 'icmp' 'icmp_ln63_17' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1083 [1/1] (0.00ns)   --->   "%trunc_ln65_17 = trunc i17 %max_value_53" [max_loop/lsal.cpp:65]   --->   Operation 1083 'trunc' 'trunc_ln65_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 1084 [1/1] (0.80ns)   --->   "%select_ln63_34 = select i1 %icmp_ln63_17, i16 %trunc_ln65_17, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 1084 'select' 'select_ln63_34' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1085 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_35 = select i1 %icmp_ln63_17, i2 %direction_81, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 1085 'select' 'direction_buff_35' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1086 [1/1] (2.43ns)   --->   "%icmp_ln71_17 = icmp_sgt  i17 %max_value_53, i17 %max_value_arr_1_load_2" [max_loop/lsal.cpp:71]   --->   Operation 1086 'icmp' 'icmp_ln71_17' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1087 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_17, void %._crit_edge96_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1087 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 1088 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_53, i2 %max_value_arr_1_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 1088 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_34 : Operation 1089 [1/1] (0.00ns)   --->   "%shl_ln73_16 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_16, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1089 'bitconcatenate' 'shl_ln73_16' <Predicate = (!icmp_ln37 & icmp_ln71_17)> <Delay = 0.00>
ST_34 : Operation 1090 [1/1] (0.00ns)   --->   "%or_ln73_17 = or i22 %shl_ln73_16, i22 14" [max_loop/lsal.cpp:73]   --->   Operation 1090 'or' 'or_ln73_17' <Predicate = (!icmp_ln37 & icmp_ln71_17)> <Delay = 0.00>
ST_34 : Operation 1091 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_17, i2 %max_index_arr_1_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 1091 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_17)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_34 : Operation 1092 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge96_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1092 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_17)> <Delay = 0.00>
ST_34 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln63_18 = zext i2 %direction_buff_37" [max_loop/lsal.cpp:63]   --->   Operation 1093 'zext' 'zext_ln63_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node max_value_65)   --->   "%select_ln49_42 = select i1 %and_ln49_21, i17 %west_53, i17 %west_52" [max_loop/lsal.cpp:49]   --->   Operation 1094 'select' 'select_ln49_42' <Predicate = (!icmp_ln37 & icmp_ln49_42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_43)   --->   "%select_ln49_43 = select i1 %and_ln49_21, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1095 'select' 'select_ln49_43' <Predicate = (!icmp_ln37 & icmp_ln49_42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_43)   --->   "%direction_42 = select i1 %icmp_ln55_21, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1096 'select' 'direction_42' <Predicate = (!icmp_ln37 & !icmp_ln49_42)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1097 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_65 = select i1 %icmp_ln49_42, i17 %select_ln49_42, i17 %max_value_64" [max_loop/lsal.cpp:49]   --->   Operation 1097 'select' 'max_value_65' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_43)   --->   "%direction_85 = select i1 %icmp_ln49_42, i2 %select_ln49_43, i2 %direction_42" [max_loop/lsal.cpp:49]   --->   Operation 1098 'select' 'direction_85' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1099 [1/1] (2.43ns)   --->   "%icmp_ln63_21 = icmp_sgt  i17 %max_value_65, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1099 'icmp' 'icmp_ln63_21' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1100 [1/1] (0.00ns)   --->   "%trunc_ln65_21 = trunc i17 %max_value_65" [max_loop/lsal.cpp:65]   --->   Operation 1100 'trunc' 'trunc_ln65_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 1101 [1/1] (0.80ns)   --->   "%select_ln63_42 = select i1 %icmp_ln63_21, i16 %trunc_ln65_21, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 1101 'select' 'select_ln63_42' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1102 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_43 = select i1 %icmp_ln63_21, i2 %direction_85, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 1102 'select' 'direction_buff_43' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1103 [1/1] (2.43ns)   --->   "%icmp_ln71_21 = icmp_sgt  i17 %max_value_65, i17 %max_value_arr_5_load_2" [max_loop/lsal.cpp:71]   --->   Operation 1103 'icmp' 'icmp_ln71_21' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1104 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_21, void %._crit_edge104_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1104 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 1105 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_65, i2 %max_value_arr_5_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 1105 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_34 : Operation 1106 [1/1] (0.00ns)   --->   "%shl_ln73_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_20, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1106 'bitconcatenate' 'shl_ln73_20' <Predicate = (!icmp_ln37 & icmp_ln71_21)> <Delay = 0.00>
ST_34 : Operation 1107 [1/1] (0.00ns)   --->   "%or_ln73_21 = or i22 %shl_ln73_20, i22 10" [max_loop/lsal.cpp:73]   --->   Operation 1107 'or' 'or_ln73_21' <Predicate = (!icmp_ln37 & icmp_ln71_21)> <Delay = 0.00>
ST_34 : Operation 1108 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_21, i2 %max_index_arr_5_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 1108 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_21)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_34 : Operation 1109 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge104_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1109 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_21)> <Delay = 0.00>
ST_34 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln63_22 = zext i2 %direction_buff_45" [max_loop/lsal.cpp:63]   --->   Operation 1110 'zext' 'zext_ln63_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_26)   --->   "%select_ln41_181 = select i1 %or_ln41_3, i8 %select_ln41_179, i8 %select_ln41_180" [max_loop/lsal.cpp:41]   --->   Operation 1111 'select' 'select_ln41_181' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1112 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_26 = icmp_eq  i8 %querry_buff_5, i8 %select_ln41_181" [max_loop/lsal.cpp:41]   --->   Operation 1112 'icmp' 'icmp_ln41_26' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node northwest_26)   --->   "%select_ln43_26 = select i1 %icmp_ln41_26, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1113 'select' 'select_ln43_26' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node northwest_26)   --->   "%sext_ln43_26 = sext i16 %diag_array_1_3_load_3" [max_loop/lsal.cpp:43]   --->   Operation 1114 'sext' 'sext_ln43_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 1115 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_26 = add i17 %select_ln43_26, i17 %sext_ln43_26" [max_loop/lsal.cpp:43]   --->   Operation 1115 'add' 'northwest_26' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln44_26 = sext i16 %diag_array_2_3_load_3" [max_loop/lsal.cpp:44]   --->   Operation 1116 'sext' 'sext_ln44_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 1117 [1/1] (2.07ns)   --->   "%west_58 = add i17 %sext_ln44_26, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1117 'add' 'west_58' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1118 [1/1] (2.43ns)   --->   "%icmp_ln49_52 = icmp_slt  i17 %northwest_26, i17 %west_57" [max_loop/lsal.cpp:49]   --->   Operation 1118 'icmp' 'icmp_ln49_52' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1119 [1/1] (2.43ns)   --->   "%icmp_ln49_53 = icmp_slt  i17 %west_57, i17 %west_58" [max_loop/lsal.cpp:49]   --->   Operation 1119 'icmp' 'icmp_ln49_53' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1120 [1/1] (0.97ns)   --->   "%and_ln49_26 = and i1 %icmp_ln49_52, i1 %icmp_ln49_53" [max_loop/lsal.cpp:49]   --->   Operation 1120 'and' 'and_ln49_26' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1121 [1/1] (2.43ns)   --->   "%icmp_ln55_26 = icmp_slt  i17 %northwest_26, i17 %west_58" [max_loop/lsal.cpp:55]   --->   Operation 1121 'icmp' 'icmp_ln55_26' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1122 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_79 = select i1 %icmp_ln55_26, i17 %west_58, i17 %northwest_26" [max_loop/lsal.cpp:58]   --->   Operation 1122 'select' 'max_value_79' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1123 [1/2] (3.25ns)   --->   "%database_buff_0_load_27 = load i14 %database_buff_0_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1123 'load' 'database_buff_0_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_186)   --->   "%select_ln41_182 = select i1 %icmp_ln41_38, i8 %database_buff_1_load_27, i8 %database_buff_0_load_27" [max_loop/lsal.cpp:41]   --->   Operation 1124 'select' 'select_ln41_182' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1125 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_186 = select i1 %or_ln41, i8 %select_ln41_182, i8 %select_ln41_183" [max_loop/lsal.cpp:41]   --->   Operation 1125 'select' 'select_ln41_186' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_27)   --->   "%select_ln41_188 = select i1 %or_ln41_3, i8 %select_ln41_186, i8 %select_ln41_187" [max_loop/lsal.cpp:41]   --->   Operation 1126 'select' 'select_ln41_188' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1127 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_27 = icmp_eq  i8 %querry_buff_4, i8 %select_ln41_188" [max_loop/lsal.cpp:41]   --->   Operation 1127 'icmp' 'icmp_ln41_27' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1128 [1/2] (3.25ns)   --->   "%database_buff_5_load_30 = load i14 %database_buff_5_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1128 'load' 'database_buff_5_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 1129 [1/2] (3.25ns)   --->   "%database_buff_1_load_30 = load i14 %database_buff_1_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1129 'load' 'database_buff_1_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_34 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_207)   --->   "%select_ln41_203 = select i1 %icmp_ln41_38, i8 %database_buff_4_load_30, i8 %database_buff_3_load_30" [max_loop/lsal.cpp:41]   --->   Operation 1130 'select' 'select_ln41_203' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1131 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_204 = select i1 %icmp_ln41_36, i8 %database_buff_2_load_30, i8 %database_buff_1_load_30" [max_loop/lsal.cpp:41]   --->   Operation 1131 'select' 'select_ln41_204' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_208)   --->   "%select_ln41_205 = select i1 %icmp_ln41_34, i8 %database_buff_0_load_30, i8 %database_buff_7_load_30" [max_loop/lsal.cpp:41]   --->   Operation 1132 'select' 'select_ln41_205' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1133 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_206 = select i1 %icmp_ln41_32, i8 %database_buff_6_load_30, i8 %database_buff_5_load_30" [max_loop/lsal.cpp:41]   --->   Operation 1133 'select' 'select_ln41_206' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1134 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_207 = select i1 %or_ln41, i8 %select_ln41_203, i8 %select_ln41_204" [max_loop/lsal.cpp:41]   --->   Operation 1134 'select' 'select_ln41_207' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1135 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_208 = select i1 %or_ln41_2, i8 %select_ln41_205, i8 %select_ln41_206" [max_loop/lsal.cpp:41]   --->   Operation 1135 'select' 'select_ln41_208' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1136 [1/1] (0.00ns)   --->   "%or_ln76_17 = or i22 %shl_ln1, i22 18" [max_loop/lsal.cpp:76]   --->   Operation 1136 'or' 'or_ln76_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln76_18 = zext i22 %or_ln76_17" [max_loop/lsal.cpp:76]   --->   Operation 1137 'zext' 'zext_ln76_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 1138 [1/1] (0.00ns)   --->   "%direction_matrix_addr_18 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_18" [max_loop/lsal.cpp:76]   --->   Operation 1138 'getelementptr' 'direction_matrix_addr_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 1139 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_18, i22 %direction_matrix_addr_18" [max_loop/lsal.cpp:76]   --->   Operation 1139 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_34 : Operation 1140 [1/1] (0.00ns)   --->   "%or_ln76_21 = or i22 %shl_ln1, i22 22" [max_loop/lsal.cpp:76]   --->   Operation 1140 'or' 'or_ln76_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln76_22 = zext i22 %or_ln76_21" [max_loop/lsal.cpp:76]   --->   Operation 1141 'zext' 'zext_ln76_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 1142 [1/1] (0.00ns)   --->   "%direction_matrix_addr_22 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_22" [max_loop/lsal.cpp:76]   --->   Operation 1142 'getelementptr' 'direction_matrix_addr_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_34 : Operation 1143 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_22, i22 %direction_matrix_addr_22" [max_loop/lsal.cpp:76]   --->   Operation 1143 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_34 : Operation 1144 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_34, i2 %diag_array_2_1_addr_3" [max_loop/lsal.cpp:63]   --->   Operation 1144 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_34 : Operation 1145 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_42, i2 %diag_array_2_5_addr_3" [max_loop/lsal.cpp:63]   --->   Operation 1145 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 35 <SV = 26> <Delay = 6.50>
ST_35 : Operation 1146 [1/1] (0.00ns)   --->   "%database_buff_4_addr_2 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 1146 'getelementptr' 'database_buff_4_addr_2' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1147 [1/2] (3.25ns)   --->   "%database_buff_2_load_1 = load i14 %database_buff_2_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1147 'load' 'database_buff_2_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1148 [1/2] (3.25ns)   --->   "%database_buff_3_load_1 = load i14 %database_buff_3_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1148 'load' 'database_buff_3_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1149 [2/2] (3.25ns)   --->   "%database_buff_4_load_1 = load i14 %database_buff_4_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1149 'load' 'database_buff_4_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1150 [1/2] (3.25ns)   --->   "%database_buff_6_load_1 = load i14 %database_buff_6_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1150 'load' 'database_buff_6_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1151 [1/2] (3.25ns)   --->   "%database_buff_7_load_1 = load i14 %database_buff_7_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1151 'load' 'database_buff_7_load_1' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1152 [1/1] (0.97ns)   --->   "%or_ln41 = or i1 %icmp_ln41_38, i1 %icmp_ln41_37" [max_loop/lsal.cpp:41]   --->   Operation 1152 'or' 'or_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node or_ln41_3)   --->   "%or_ln41_1 = or i1 %icmp_ln41_36, i1 %icmp_ln41_35" [max_loop/lsal.cpp:41]   --->   Operation 1153 'or' 'or_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1154 [1/1] (0.97ns)   --->   "%or_ln41_2 = or i1 %icmp_ln41_34, i1 %icmp_ln41_33" [max_loop/lsal.cpp:41]   --->   Operation 1154 'or' 'or_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1155 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln41_3 = or i1 %or_ln41, i1 %or_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 1155 'or' 'or_ln41_3' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1156 [1/1] (0.00ns)   --->   "%database_buff_4_addr_3 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 1156 'getelementptr' 'database_buff_4_addr_3' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1157 [1/2] (3.25ns)   --->   "%database_buff_2_load_2 = load i14 %database_buff_2_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1157 'load' 'database_buff_2_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1158 [1/2] (3.25ns)   --->   "%database_buff_3_load_2 = load i14 %database_buff_3_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1158 'load' 'database_buff_3_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1159 [2/2] (3.25ns)   --->   "%database_buff_4_load_2 = load i14 %database_buff_4_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1159 'load' 'database_buff_4_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1160 [1/2] (3.25ns)   --->   "%database_buff_6_load_2 = load i14 %database_buff_6_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1160 'load' 'database_buff_6_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1161 [1/2] (3.25ns)   --->   "%database_buff_7_load_2 = load i14 %database_buff_7_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1161 'load' 'database_buff_7_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1162 [1/1] (0.00ns)   --->   "%database_buff_4_addr_4 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 1162 'getelementptr' 'database_buff_4_addr_4' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1163 [1/2] (3.25ns)   --->   "%database_buff_2_load_3 = load i14 %database_buff_2_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1163 'load' 'database_buff_2_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1164 [1/2] (3.25ns)   --->   "%database_buff_3_load_3 = load i14 %database_buff_3_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1164 'load' 'database_buff_3_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1165 [2/2] (3.25ns)   --->   "%database_buff_4_load_3 = load i14 %database_buff_4_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1165 'load' 'database_buff_4_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1166 [1/2] (3.25ns)   --->   "%database_buff_6_load_3 = load i14 %database_buff_6_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1166 'load' 'database_buff_6_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1167 [1/2] (3.25ns)   --->   "%database_buff_7_load_3 = load i14 %database_buff_7_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1167 'load' 'database_buff_7_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1168 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_15 = select i1 %icmp_ln41_36, i8 %database_buff_7_load_3, i8 %database_buff_6_load_3" [max_loop/lsal.cpp:41]   --->   Operation 1168 'select' 'select_ln41_15' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1169 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_17 = select i1 %icmp_ln41_32, i8 %database_buff_3_load_3, i8 %database_buff_2_load_3" [max_loop/lsal.cpp:41]   --->   Operation 1169 'select' 'select_ln41_17' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1170 [1/1] (0.00ns)   --->   "%database_buff_4_addr_5 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 1170 'getelementptr' 'database_buff_4_addr_5' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1171 [1/2] (3.25ns)   --->   "%database_buff_3_load_4 = load i14 %database_buff_3_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1171 'load' 'database_buff_3_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1172 [2/2] (3.25ns)   --->   "%database_buff_4_load_4 = load i14 %database_buff_4_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1172 'load' 'database_buff_4_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1173 [1/2] (3.25ns)   --->   "%database_buff_6_load_4 = load i14 %database_buff_6_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1173 'load' 'database_buff_6_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1174 [1/2] (3.25ns)   --->   "%database_buff_7_load_4 = load i14 %database_buff_7_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1174 'load' 'database_buff_7_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1175 [1/2] (3.25ns)   --->   "%database_buff_2_load_4 = load i14 %database_buff_2_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1175 'load' 'database_buff_2_load_4' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1176 [1/2] (3.25ns)   --->   "%diag_array_2_5_load = load i2 %diag_array_2_5_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1176 'load' 'diag_array_2_5_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1177 [1/1] (0.00ns)   --->   "%database_buff_4_addr_6 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 1177 'getelementptr' 'database_buff_4_addr_6' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1178 [2/2] (3.25ns)   --->   "%database_buff_4_load_5 = load i14 %database_buff_4_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 1178 'load' 'database_buff_4_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1179 [1/2] (3.25ns)   --->   "%database_buff_6_load_5 = load i14 %database_buff_6_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 1179 'load' 'database_buff_6_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1180 [1/2] (3.25ns)   --->   "%database_buff_7_load_5 = load i14 %database_buff_7_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 1180 'load' 'database_buff_7_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1181 [1/2] (3.25ns)   --->   "%database_buff_2_load_5 = load i14 %database_buff_2_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 1181 'load' 'database_buff_2_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1182 [1/2] (3.25ns)   --->   "%database_buff_3_load_5 = load i14 %database_buff_3_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 1182 'load' 'database_buff_3_load_5' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1183 [1/1] (0.00ns)   --->   "%database_buff_4_addr_7 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 1183 'getelementptr' 'database_buff_4_addr_7' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1184 [1/2] (3.25ns)   --->   "%database_buff_6_load_6 = load i14 %database_buff_6_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 1184 'load' 'database_buff_6_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1185 [1/2] (3.25ns)   --->   "%database_buff_7_load_6 = load i14 %database_buff_7_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 1185 'load' 'database_buff_7_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1186 [1/2] (3.25ns)   --->   "%database_buff_2_load_6 = load i14 %database_buff_2_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 1186 'load' 'database_buff_2_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1187 [1/2] (3.25ns)   --->   "%database_buff_3_load_6 = load i14 %database_buff_3_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 1187 'load' 'database_buff_3_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1188 [2/2] (3.25ns)   --->   "%database_buff_4_load_6 = load i14 %database_buff_4_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 1188 'load' 'database_buff_4_load_6' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1189 [1/1] (0.00ns)   --->   "%database_buff_4_addr_8 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 1189 'getelementptr' 'database_buff_4_addr_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1190 [1/2] (3.25ns)   --->   "%database_buff_6_load_7 = load i14 %database_buff_6_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1190 'load' 'database_buff_6_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1191 [1/2] (3.25ns)   --->   "%database_buff_7_load_7 = load i14 %database_buff_7_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1191 'load' 'database_buff_7_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1192 [1/2] (3.25ns)   --->   "%database_buff_2_load_7 = load i14 %database_buff_2_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1192 'load' 'database_buff_2_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1193 [1/2] (3.25ns)   --->   "%database_buff_3_load_7 = load i14 %database_buff_3_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1193 'load' 'database_buff_3_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1194 [2/2] (3.25ns)   --->   "%database_buff_4_load_7 = load i14 %database_buff_4_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1194 'load' 'database_buff_4_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1195 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_43 = select i1 %icmp_ln41_36, i8 %database_buff_3_load_7, i8 %database_buff_2_load_7" [max_loop/lsal.cpp:41]   --->   Operation 1195 'select' 'select_ln41_43' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1196 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_45 = select i1 %icmp_ln41_32, i8 %database_buff_7_load_7, i8 %database_buff_6_load_7" [max_loop/lsal.cpp:41]   --->   Operation 1196 'select' 'select_ln41_45' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1197 [1/1] (0.00ns)   --->   "%database_buff_4_addr_9 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 1197 'getelementptr' 'database_buff_4_addr_9' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1198 [1/2] (3.25ns)   --->   "%database_buff_7_load_8 = load i14 %database_buff_7_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1198 'load' 'database_buff_7_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1199 [1/2] (3.25ns)   --->   "%database_buff_2_load_8 = load i14 %database_buff_2_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1199 'load' 'database_buff_2_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1200 [1/2] (3.25ns)   --->   "%database_buff_3_load_8 = load i14 %database_buff_3_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1200 'load' 'database_buff_3_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1201 [2/2] (3.25ns)   --->   "%database_buff_4_load_8 = load i14 %database_buff_4_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1201 'load' 'database_buff_4_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1202 [1/2] (3.25ns)   --->   "%database_buff_6_load_8 = load i14 %database_buff_6_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1202 'load' 'database_buff_6_load_8' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1203 [1/2] (3.25ns)   --->   "%diag_array_2_1_load_1 = load i2 %diag_array_2_1_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1203 'load' 'diag_array_2_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1204 [1/1] (0.00ns)   --->   "%database_buff_4_addr_10 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 1204 'getelementptr' 'database_buff_4_addr_10' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1205 [1/2] (3.25ns)   --->   "%database_buff_2_load_9 = load i14 %database_buff_2_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 1205 'load' 'database_buff_2_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1206 [1/2] (3.25ns)   --->   "%database_buff_3_load_9 = load i14 %database_buff_3_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 1206 'load' 'database_buff_3_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1207 [2/2] (3.25ns)   --->   "%database_buff_4_load_9 = load i14 %database_buff_4_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 1207 'load' 'database_buff_4_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1208 [1/2] (3.25ns)   --->   "%database_buff_6_load_9 = load i14 %database_buff_6_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 1208 'load' 'database_buff_6_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1209 [1/2] (3.25ns)   --->   "%database_buff_7_load_9 = load i14 %database_buff_7_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 1209 'load' 'database_buff_7_load_9' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1210 [1/2] (3.25ns)   --->   "%max_value_arr_1_load_1 = load i2 %max_value_arr_1_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 1210 'load' 'max_value_arr_1_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 1211 [1/1] (0.00ns)   --->   "%database_buff_4_addr_11 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 1211 'getelementptr' 'database_buff_4_addr_11' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1212 [1/2] (3.25ns)   --->   "%database_buff_2_load_10 = load i14 %database_buff_2_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 1212 'load' 'database_buff_2_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1213 [1/2] (3.25ns)   --->   "%database_buff_3_load_10 = load i14 %database_buff_3_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 1213 'load' 'database_buff_3_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1214 [2/2] (3.25ns)   --->   "%database_buff_4_load_10 = load i14 %database_buff_4_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 1214 'load' 'database_buff_4_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1215 [1/2] (3.25ns)   --->   "%database_buff_6_load_10 = load i14 %database_buff_6_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 1215 'load' 'database_buff_6_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1216 [1/2] (3.25ns)   --->   "%database_buff_7_load_10 = load i14 %database_buff_7_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 1216 'load' 'database_buff_7_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1217 [1/1] (2.10ns)   --->   "%add_ln41_10 = add i17 %k, i17 11" [max_loop/lsal.cpp:41]   --->   Operation 1217 'add' 'add_ln41_10' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1218 [1/1] (0.00ns)   --->   "%lshr_ln41_10 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_10, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1218 'partselect' 'lshr_ln41_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln41_11 = zext i14 %lshr_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 1219 'zext' 'zext_ln41_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 1220 [1/1] (0.00ns)   --->   "%database_buff_3_addr_12 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 1220 'getelementptr' 'database_buff_3_addr_12' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1221 [1/1] (0.00ns)   --->   "%database_buff_4_addr_12 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 1221 'getelementptr' 'database_buff_4_addr_12' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1222 [1/1] (0.00ns)   --->   "%database_buff_6_addr_12 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 1222 'getelementptr' 'database_buff_6_addr_12' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1223 [1/1] (0.00ns)   --->   "%database_buff_7_addr_12 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 1223 'getelementptr' 'database_buff_7_addr_12' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1224 [1/1] (0.00ns)   --->   "%database_buff_2_addr_12 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 1224 'getelementptr' 'database_buff_2_addr_12' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1225 [2/2] (3.25ns)   --->   "%database_buff_2_load_11 = load i14 %database_buff_2_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1225 'load' 'database_buff_2_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1226 [2/2] (3.25ns)   --->   "%database_buff_3_load_11 = load i14 %database_buff_3_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1226 'load' 'database_buff_3_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1227 [2/2] (3.25ns)   --->   "%database_buff_4_load_11 = load i14 %database_buff_4_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1227 'load' 'database_buff_4_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1228 [2/2] (3.25ns)   --->   "%database_buff_6_load_11 = load i14 %database_buff_6_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1228 'load' 'database_buff_6_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1229 [2/2] (3.25ns)   --->   "%database_buff_7_load_11 = load i14 %database_buff_7_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1229 'load' 'database_buff_7_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1230 [1/1] (2.10ns)   --->   "%add_ln41_11 = add i17 %k, i17 12" [max_loop/lsal.cpp:41]   --->   Operation 1230 'add' 'add_ln41_11' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1231 [1/1] (0.00ns)   --->   "%lshr_ln41_11 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_11, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1231 'partselect' 'lshr_ln41_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln41_12 = zext i14 %lshr_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 1232 'zext' 'zext_ln41_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 1233 [1/1] (0.00ns)   --->   "%database_buff_4_addr_13 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 1233 'getelementptr' 'database_buff_4_addr_13' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1234 [1/1] (0.00ns)   --->   "%database_buff_6_addr_13 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 1234 'getelementptr' 'database_buff_6_addr_13' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1235 [1/1] (0.00ns)   --->   "%database_buff_7_addr_13 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 1235 'getelementptr' 'database_buff_7_addr_13' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1236 [1/1] (0.00ns)   --->   "%database_buff_2_addr_13 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 1236 'getelementptr' 'database_buff_2_addr_13' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1237 [1/1] (0.00ns)   --->   "%database_buff_3_addr_13 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 1237 'getelementptr' 'database_buff_3_addr_13' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1238 [2/2] (3.25ns)   --->   "%database_buff_3_load_12 = load i14 %database_buff_3_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 1238 'load' 'database_buff_3_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1239 [2/2] (3.25ns)   --->   "%database_buff_4_load_12 = load i14 %database_buff_4_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 1239 'load' 'database_buff_4_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1240 [2/2] (3.25ns)   --->   "%database_buff_6_load_12 = load i14 %database_buff_6_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 1240 'load' 'database_buff_6_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1241 [2/2] (3.25ns)   --->   "%database_buff_7_load_12 = load i14 %database_buff_7_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 1241 'load' 'database_buff_7_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1242 [2/2] (3.25ns)   --->   "%database_buff_2_load_12 = load i14 %database_buff_2_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 1242 'load' 'database_buff_2_load_12' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1243 [1/2] (3.25ns)   --->   "%diag_array_2_5_load_1 = load i2 %diag_array_2_5_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1243 'load' 'diag_array_2_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1244 [1/1] (0.00ns)   --->   "%database_buff_4_addr_14 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 1244 'getelementptr' 'database_buff_4_addr_14' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1245 [2/2] (3.25ns)   --->   "%database_buff_4_load_13 = load i14 %database_buff_4_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 1245 'load' 'database_buff_4_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1246 [1/2] (3.25ns)   --->   "%database_buff_6_load_13 = load i14 %database_buff_6_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 1246 'load' 'database_buff_6_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1247 [1/2] (3.25ns)   --->   "%database_buff_7_load_13 = load i14 %database_buff_7_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 1247 'load' 'database_buff_7_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1248 [1/2] (3.25ns)   --->   "%database_buff_2_load_13 = load i14 %database_buff_2_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 1248 'load' 'database_buff_2_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1249 [1/2] (3.25ns)   --->   "%database_buff_3_load_13 = load i14 %database_buff_3_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 1249 'load' 'database_buff_3_load_13' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1250 [1/2] (3.25ns)   --->   "%max_value_arr_5_load_1 = load i2 %max_value_arr_5_addr_2" [max_loop/lsal.cpp:71]   --->   Operation 1250 'load' 'max_value_arr_5_load_1' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 1251 [1/1] (0.00ns)   --->   "%database_buff_4_addr_15 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 1251 'getelementptr' 'database_buff_4_addr_15' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1252 [1/2] (3.25ns)   --->   "%database_buff_6_load_14 = load i14 %database_buff_6_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 1252 'load' 'database_buff_6_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1253 [1/2] (3.25ns)   --->   "%database_buff_7_load_14 = load i14 %database_buff_7_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 1253 'load' 'database_buff_7_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1254 [1/2] (3.25ns)   --->   "%database_buff_2_load_14 = load i14 %database_buff_2_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 1254 'load' 'database_buff_2_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1255 [1/2] (3.25ns)   --->   "%database_buff_3_load_14 = load i14 %database_buff_3_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 1255 'load' 'database_buff_3_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1256 [2/2] (3.25ns)   --->   "%database_buff_4_load_14 = load i14 %database_buff_4_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 1256 'load' 'database_buff_4_load_14' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1257 [1/1] (2.10ns)   --->   "%add_ln41_14 = add i17 %k, i17 15" [max_loop/lsal.cpp:41]   --->   Operation 1257 'add' 'add_ln41_14' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1258 [1/1] (0.00ns)   --->   "%lshr_ln41_14 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_14, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1258 'partselect' 'lshr_ln41_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 1259 [1/1] (0.00ns)   --->   "%zext_ln41_15 = zext i14 %lshr_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 1259 'zext' 'zext_ln41_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 1260 [1/1] (0.00ns)   --->   "%database_buff_7_addr_16 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 1260 'getelementptr' 'database_buff_7_addr_16' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1261 [1/1] (0.00ns)   --->   "%database_buff_2_addr_16 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 1261 'getelementptr' 'database_buff_2_addr_16' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1262 [1/1] (0.00ns)   --->   "%database_buff_3_addr_16 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 1262 'getelementptr' 'database_buff_3_addr_16' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1263 [1/1] (0.00ns)   --->   "%database_buff_4_addr_16 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 1263 'getelementptr' 'database_buff_4_addr_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1264 [1/1] (0.00ns)   --->   "%database_buff_6_addr_16 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 1264 'getelementptr' 'database_buff_6_addr_16' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1265 [2/2] (3.25ns)   --->   "%database_buff_6_load_15 = load i14 %database_buff_6_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1265 'load' 'database_buff_6_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1266 [2/2] (3.25ns)   --->   "%database_buff_7_load_15 = load i14 %database_buff_7_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1266 'load' 'database_buff_7_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1267 [2/2] (3.25ns)   --->   "%database_buff_2_load_15 = load i14 %database_buff_2_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1267 'load' 'database_buff_2_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1268 [2/2] (3.25ns)   --->   "%database_buff_3_load_15 = load i14 %database_buff_3_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1268 'load' 'database_buff_3_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1269 [2/2] (3.25ns)   --->   "%database_buff_4_load_15 = load i14 %database_buff_4_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1269 'load' 'database_buff_4_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1270 [1/1] (2.10ns)   --->   "%add_ln41_15 = add i17 %k, i17 16" [max_loop/lsal.cpp:41]   --->   Operation 1270 'add' 'add_ln41_15' <Predicate = (!icmp_ln37)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1271 [1/1] (0.00ns)   --->   "%lshr_ln41_15 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln41_15, i32 3, i32 16" [max_loop/lsal.cpp:41]   --->   Operation 1271 'partselect' 'lshr_ln41_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln41_16 = zext i14 %lshr_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 1272 'zext' 'zext_ln41_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_35 : Operation 1273 [1/1] (0.00ns)   --->   "%database_buff_2_addr_17 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 1273 'getelementptr' 'database_buff_2_addr_17' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1274 [1/1] (0.00ns)   --->   "%database_buff_3_addr_17 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 1274 'getelementptr' 'database_buff_3_addr_17' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1275 [1/1] (0.00ns)   --->   "%database_buff_4_addr_17 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 1275 'getelementptr' 'database_buff_4_addr_17' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1276 [1/1] (0.00ns)   --->   "%database_buff_6_addr_17 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 1276 'getelementptr' 'database_buff_6_addr_17' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1277 [1/1] (0.00ns)   --->   "%database_buff_7_addr_17 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 1277 'getelementptr' 'database_buff_7_addr_17' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1278 [2/2] (3.25ns)   --->   "%database_buff_7_load_16 = load i14 %database_buff_7_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1278 'load' 'database_buff_7_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1279 [2/2] (3.25ns)   --->   "%database_buff_2_load_16 = load i14 %database_buff_2_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1279 'load' 'database_buff_2_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1280 [2/2] (3.25ns)   --->   "%database_buff_3_load_16 = load i14 %database_buff_3_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1280 'load' 'database_buff_3_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1281 [2/2] (3.25ns)   --->   "%database_buff_4_load_16 = load i14 %database_buff_4_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1281 'load' 'database_buff_4_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1282 [2/2] (3.25ns)   --->   "%database_buff_6_load_16 = load i14 %database_buff_6_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1282 'load' 'database_buff_6_load_16' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1283 [1/2] (3.25ns)   --->   "%diag_array_1_1_load_2 = load i2 %diag_array_1_1_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1283 'load' 'diag_array_1_1_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1284 [1/2] (3.25ns)   --->   "%diag_array_2_1_load_2 = load i2 %diag_array_2_1_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1284 'load' 'diag_array_2_1_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1285 [1/1] (0.00ns)   --->   "%database_buff_2_addr_18 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 1285 'getelementptr' 'database_buff_2_addr_18' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1286 [1/1] (0.00ns)   --->   "%database_buff_3_addr_18 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 1286 'getelementptr' 'database_buff_3_addr_18' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1287 [1/1] (0.00ns)   --->   "%database_buff_6_addr_18 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 1287 'getelementptr' 'database_buff_6_addr_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1288 [1/1] (0.00ns)   --->   "%database_buff_7_addr_18 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 1288 'getelementptr' 'database_buff_7_addr_18' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1289 [2/2] (3.25ns)   --->   "%database_buff_2_load_17 = load i14 %database_buff_2_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1289 'load' 'database_buff_2_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1290 [2/2] (3.25ns)   --->   "%database_buff_3_load_17 = load i14 %database_buff_3_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1290 'load' 'database_buff_3_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1291 [1/2] (3.25ns)   --->   "%database_buff_4_load_17 = load i14 %database_buff_4_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1291 'load' 'database_buff_4_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1292 [2/2] (3.25ns)   --->   "%database_buff_6_load_17 = load i14 %database_buff_6_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1292 'load' 'database_buff_6_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1293 [2/2] (3.25ns)   --->   "%database_buff_7_load_17 = load i14 %database_buff_7_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1293 'load' 'database_buff_7_load_17' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1294 [1/2] (3.25ns)   --->   "%diag_array_1_2_load_2 = load i2 %diag_array_1_2_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1294 'load' 'diag_array_1_2_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1295 [1/2] (3.25ns)   --->   "%diag_array_2_2_load_2 = load i2 %diag_array_2_2_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1295 'load' 'diag_array_2_2_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1296 [1/2] (3.25ns)   --->   "%max_value_arr_1_load_2 = load i2 %max_value_arr_1_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1296 'load' 'max_value_arr_1_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 1297 [1/1] (0.00ns)   --->   "%database_buff_2_addr_19 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 1297 'getelementptr' 'database_buff_2_addr_19' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1298 [1/1] (0.00ns)   --->   "%database_buff_3_addr_19 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 1298 'getelementptr' 'database_buff_3_addr_19' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1299 [1/1] (0.00ns)   --->   "%database_buff_6_addr_19 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 1299 'getelementptr' 'database_buff_6_addr_19' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1300 [1/1] (0.00ns)   --->   "%database_buff_7_addr_19 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 1300 'getelementptr' 'database_buff_7_addr_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1301 [2/2] (3.25ns)   --->   "%database_buff_2_load_18 = load i14 %database_buff_2_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1301 'load' 'database_buff_2_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1302 [2/2] (3.25ns)   --->   "%database_buff_3_load_18 = load i14 %database_buff_3_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1302 'load' 'database_buff_3_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1303 [1/2] (3.25ns)   --->   "%database_buff_4_load_18 = load i14 %database_buff_4_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1303 'load' 'database_buff_4_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1304 [2/2] (3.25ns)   --->   "%database_buff_6_load_18 = load i14 %database_buff_6_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1304 'load' 'database_buff_6_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1305 [2/2] (3.25ns)   --->   "%database_buff_7_load_18 = load i14 %database_buff_7_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1305 'load' 'database_buff_7_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1306 [1/2] (3.25ns)   --->   "%diag_array_1_3_load_2 = load i2 %diag_array_1_3_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1306 'load' 'diag_array_1_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1307 [1/2] (3.25ns)   --->   "%diag_array_2_3_load_2 = load i2 %diag_array_2_3_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1307 'load' 'diag_array_2_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1308 [1/2] (3.25ns)   --->   "%max_value_arr_2_load_2 = load i2 %max_value_arr_2_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1308 'load' 'max_value_arr_2_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 1309 [1/2] (3.25ns)   --->   "%database_buff_2_load_19 = load i14 %database_buff_2_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1309 'load' 'database_buff_2_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1310 [1/2] (3.25ns)   --->   "%database_buff_3_load_19 = load i14 %database_buff_3_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1310 'load' 'database_buff_3_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1311 [1/2] (3.25ns)   --->   "%database_buff_4_load_19 = load i14 %database_buff_4_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1311 'load' 'database_buff_4_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1312 [1/2] (3.25ns)   --->   "%database_buff_6_load_19 = load i14 %database_buff_6_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1312 'load' 'database_buff_6_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1313 [1/2] (3.25ns)   --->   "%database_buff_7_load_19 = load i14 %database_buff_7_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1313 'load' 'database_buff_7_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1314 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_127 = select i1 %icmp_ln41_36, i8 %database_buff_7_load_19, i8 %database_buff_6_load_19" [max_loop/lsal.cpp:41]   --->   Operation 1314 'select' 'select_ln41_127' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1315 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_129 = select i1 %icmp_ln41_32, i8 %database_buff_3_load_19, i8 %database_buff_2_load_19" [max_loop/lsal.cpp:41]   --->   Operation 1315 'select' 'select_ln41_129' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1316 [1/2] (3.25ns)   --->   "%diag_array_1_4_load_2 = load i2 %diag_array_1_4_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1316 'load' 'diag_array_1_4_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1317 [1/2] (3.25ns)   --->   "%diag_array_2_4_load_2 = load i2 %diag_array_2_4_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1317 'load' 'diag_array_2_4_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1318 [1/2] (3.25ns)   --->   "%max_value_arr_3_load_2 = load i2 %max_value_arr_3_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1318 'load' 'max_value_arr_3_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 1319 [1/1] (0.00ns)   --->   "%database_buff_5_addr_21 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 1319 'getelementptr' 'database_buff_5_addr_21' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1320 [1/1] (0.00ns)   --->   "%database_buff_6_addr_21 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 1320 'getelementptr' 'database_buff_6_addr_21' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1321 [1/1] (0.00ns)   --->   "%database_buff_7_addr_21 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 1321 'getelementptr' 'database_buff_7_addr_21' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1322 [1/1] (0.00ns)   --->   "%database_buff_0_addr_21 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 1322 'getelementptr' 'database_buff_0_addr_21' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1323 [1/1] (0.00ns)   --->   "%database_buff_1_addr_21 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 1323 'getelementptr' 'database_buff_1_addr_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1324 [1/1] (0.00ns)   --->   "%database_buff_2_addr_21 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 1324 'getelementptr' 'database_buff_2_addr_21' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1325 [1/1] (0.00ns)   --->   "%database_buff_3_addr_21 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 1325 'getelementptr' 'database_buff_3_addr_21' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1326 [2/2] (3.25ns)   --->   "%database_buff_3_load_20 = load i14 %database_buff_3_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1326 'load' 'database_buff_3_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1327 [1/2] (3.25ns)   --->   "%database_buff_4_load_20 = load i14 %database_buff_4_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1327 'load' 'database_buff_4_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1328 [2/2] (3.25ns)   --->   "%database_buff_5_load_20 = load i14 %database_buff_5_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1328 'load' 'database_buff_5_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1329 [2/2] (3.25ns)   --->   "%database_buff_6_load_20 = load i14 %database_buff_6_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1329 'load' 'database_buff_6_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1330 [2/2] (3.25ns)   --->   "%database_buff_7_load_20 = load i14 %database_buff_7_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1330 'load' 'database_buff_7_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1331 [2/2] (3.25ns)   --->   "%database_buff_0_load_20 = load i14 %database_buff_0_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1331 'load' 'database_buff_0_load_20' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1332 [2/2] (3.25ns)   --->   "%database_buff_1_load_20 = load i14 %database_buff_1_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1332 'load' 'database_buff_1_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1333 [2/2] (3.25ns)   --->   "%database_buff_2_load_20 = load i14 %database_buff_2_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1333 'load' 'database_buff_2_load_20' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1334 [1/2] (3.25ns)   --->   "%diag_array_1_5_load_2 = load i2 %diag_array_1_5_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1334 'load' 'diag_array_1_5_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1335 [2/2] (3.25ns)   --->   "%diag_array_2_5_load_2 = load i2 %diag_array_2_5_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1335 'load' 'diag_array_2_5_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1336 [1/2] (3.25ns)   --->   "%max_value_arr_4_load_2 = load i2 %max_value_arr_4_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1336 'load' 'max_value_arr_4_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 1337 [1/1] (0.00ns)   --->   "%database_buff_6_addr_22 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 1337 'getelementptr' 'database_buff_6_addr_22' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1338 [1/1] (0.00ns)   --->   "%database_buff_7_addr_22 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 1338 'getelementptr' 'database_buff_7_addr_22' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1339 [1/1] (0.00ns)   --->   "%database_buff_2_addr_22 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 1339 'getelementptr' 'database_buff_2_addr_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1340 [1/1] (0.00ns)   --->   "%database_buff_3_addr_22 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 1340 'getelementptr' 'database_buff_3_addr_22' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1341 [1/2] (3.25ns)   --->   "%database_buff_4_load_21 = load i14 %database_buff_4_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1341 'load' 'database_buff_4_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1342 [2/2] (3.25ns)   --->   "%database_buff_6_load_21 = load i14 %database_buff_6_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1342 'load' 'database_buff_6_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1343 [2/2] (3.25ns)   --->   "%database_buff_7_load_21 = load i14 %database_buff_7_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1343 'load' 'database_buff_7_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1344 [2/2] (3.25ns)   --->   "%database_buff_2_load_21 = load i14 %database_buff_2_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1344 'load' 'database_buff_2_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1345 [2/2] (3.25ns)   --->   "%database_buff_3_load_21 = load i14 %database_buff_3_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1345 'load' 'database_buff_3_load_21' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1346 [1/2] (3.25ns)   --->   "%diag_array_1_6_load_2 = load i2 %diag_array_1_6_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1346 'load' 'diag_array_1_6_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1347 [1/2] (3.25ns)   --->   "%diag_array_2_6_load_2 = load i2 %diag_array_2_6_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1347 'load' 'diag_array_2_6_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1348 [1/2] (3.25ns)   --->   "%max_value_arr_5_load_2 = load i2 %max_value_arr_5_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1348 'load' 'max_value_arr_5_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 1349 [1/1] (0.00ns)   --->   "%database_buff_6_addr_23 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 1349 'getelementptr' 'database_buff_6_addr_23' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1350 [1/1] (0.00ns)   --->   "%database_buff_7_addr_23 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 1350 'getelementptr' 'database_buff_7_addr_23' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1351 [1/1] (0.00ns)   --->   "%database_buff_2_addr_23 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 1351 'getelementptr' 'database_buff_2_addr_23' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1352 [1/1] (0.00ns)   --->   "%database_buff_3_addr_23 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 1352 'getelementptr' 'database_buff_3_addr_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1353 [2/2] (3.25ns)   --->   "%database_buff_6_load_22 = load i14 %database_buff_6_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1353 'load' 'database_buff_6_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1354 [2/2] (3.25ns)   --->   "%database_buff_7_load_22 = load i14 %database_buff_7_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1354 'load' 'database_buff_7_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1355 [2/2] (3.25ns)   --->   "%database_buff_2_load_22 = load i14 %database_buff_2_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1355 'load' 'database_buff_2_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1356 [2/2] (3.25ns)   --->   "%database_buff_3_load_22 = load i14 %database_buff_3_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1356 'load' 'database_buff_3_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1357 [1/2] (3.25ns)   --->   "%database_buff_4_load_22 = load i14 %database_buff_4_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1357 'load' 'database_buff_4_load_22' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1358 [1/2] (3.25ns)   --->   "%diag_array_1_7_load_2 = load i2 %diag_array_1_7_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1358 'load' 'diag_array_1_7_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1359 [1/2] (3.25ns)   --->   "%diag_array_2_7_load_2 = load i2 %diag_array_2_7_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1359 'load' 'diag_array_2_7_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1360 [1/2] (3.25ns)   --->   "%max_value_arr_6_load_2 = load i2 %max_value_arr_6_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1360 'load' 'max_value_arr_6_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 1361 [1/1] (0.00ns)   --->   "%database_buff_7_addr_24 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 1361 'getelementptr' 'database_buff_7_addr_24' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1362 [1/1] (0.00ns)   --->   "%database_buff_2_addr_24 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 1362 'getelementptr' 'database_buff_2_addr_24' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1363 [1/1] (0.00ns)   --->   "%database_buff_3_addr_24 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 1363 'getelementptr' 'database_buff_3_addr_24' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1364 [1/1] (0.00ns)   --->   "%database_buff_6_addr_24 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 1364 'getelementptr' 'database_buff_6_addr_24' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1365 [2/2] (3.25ns)   --->   "%database_buff_6_load_23 = load i14 %database_buff_6_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1365 'load' 'database_buff_6_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1366 [2/2] (3.25ns)   --->   "%database_buff_7_load_23 = load i14 %database_buff_7_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1366 'load' 'database_buff_7_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1367 [2/2] (3.25ns)   --->   "%database_buff_2_load_23 = load i14 %database_buff_2_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1367 'load' 'database_buff_2_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1368 [2/2] (3.25ns)   --->   "%database_buff_3_load_23 = load i14 %database_buff_3_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1368 'load' 'database_buff_3_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1369 [1/2] (3.25ns)   --->   "%database_buff_4_load_23 = load i14 %database_buff_4_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1369 'load' 'database_buff_4_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1370 [1/2] (3.25ns)   --->   "%diag_array_1_0_load_2 = load i3 %diag_array_1_0_addr_3" [max_loop/lsal.cpp:43]   --->   Operation 1370 'load' 'diag_array_1_0_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1371 [1/2] (3.25ns)   --->   "%diag_array_2_0_load_3 = load i3 %diag_array_2_0_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1371 'load' 'diag_array_2_0_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1372 [1/2] (3.25ns)   --->   "%max_value_arr_7_load_2 = load i2 %max_value_arr_7_addr_3" [max_loop/lsal.cpp:71]   --->   Operation 1372 'load' 'max_value_arr_7_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 1373 [1/1] (0.00ns)   --->   "%database_buff_0_addr_25 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 1373 'getelementptr' 'database_buff_0_addr_25' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1374 [1/1] (0.00ns)   --->   "%database_buff_1_addr_25 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 1374 'getelementptr' 'database_buff_1_addr_25' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1375 [1/1] (0.00ns)   --->   "%database_buff_5_addr_25 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 1375 'getelementptr' 'database_buff_5_addr_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1376 [1/2] (3.25ns)   --->   "%database_buff_7_load_24 = load i14 %database_buff_7_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1376 'load' 'database_buff_7_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1377 [2/2] (3.25ns)   --->   "%database_buff_0_load_24 = load i14 %database_buff_0_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1377 'load' 'database_buff_0_load_24' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1378 [2/2] (3.25ns)   --->   "%database_buff_1_load_24 = load i14 %database_buff_1_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1378 'load' 'database_buff_1_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1379 [1/2] (3.25ns)   --->   "%database_buff_2_load_24 = load i14 %database_buff_2_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1379 'load' 'database_buff_2_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1380 [1/2] (3.25ns)   --->   "%database_buff_3_load_24 = load i14 %database_buff_3_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1380 'load' 'database_buff_3_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1381 [1/2] (3.25ns)   --->   "%database_buff_4_load_24 = load i14 %database_buff_4_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1381 'load' 'database_buff_4_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1382 [2/2] (3.25ns)   --->   "%database_buff_5_load_24 = load i14 %database_buff_5_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1382 'load' 'database_buff_5_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1383 [1/2] (3.25ns)   --->   "%database_buff_6_load_24 = load i14 %database_buff_6_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1383 'load' 'database_buff_6_load_24' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1384 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_162 = select i1 %icmp_ln41_36, i8 %database_buff_4_load_24, i8 %database_buff_3_load_24" [max_loop/lsal.cpp:41]   --->   Operation 1384 'select' 'select_ln41_162' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1385 [1/2] (3.25ns)   --->   "%diag_array_1_1_load_3 = load i2 %diag_array_1_1_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1385 'load' 'diag_array_1_1_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1386 [2/2] (3.25ns)   --->   "%diag_array_2_1_load_3 = load i2 %diag_array_2_1_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1386 'load' 'diag_array_2_1_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1387 [1/2] (3.25ns)   --->   "%max_value_arr_0_load_3 = load i2 %max_value_arr_0_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1387 'load' 'max_value_arr_0_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 1388 [1/1] (0.00ns)   --->   "%database_buff_2_addr_26 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 1388 'getelementptr' 'database_buff_2_addr_26' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1389 [1/1] (0.00ns)   --->   "%database_buff_3_addr_26 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 1389 'getelementptr' 'database_buff_3_addr_26' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1390 [1/1] (0.00ns)   --->   "%database_buff_6_addr_26 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 1390 'getelementptr' 'database_buff_6_addr_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1391 [1/1] (0.00ns)   --->   "%database_buff_7_addr_26 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_25" [max_loop/lsal.cpp:41]   --->   Operation 1391 'getelementptr' 'database_buff_7_addr_26' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1392 [1/2] (3.25ns)   --->   "%database_buff_0_load_25 = load i14 %database_buff_0_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1392 'load' 'database_buff_0_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1393 [1/2] (3.25ns)   --->   "%database_buff_1_load_25 = load i14 %database_buff_1_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1393 'load' 'database_buff_1_load_25' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1394 [2/2] (3.25ns)   --->   "%database_buff_2_load_25 = load i14 %database_buff_2_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1394 'load' 'database_buff_2_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1395 [2/2] (3.25ns)   --->   "%database_buff_3_load_25 = load i14 %database_buff_3_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1395 'load' 'database_buff_3_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1396 [1/2] (3.25ns)   --->   "%database_buff_4_load_25 = load i14 %database_buff_4_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1396 'load' 'database_buff_4_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1397 [1/2] (3.25ns)   --->   "%database_buff_5_load_25 = load i14 %database_buff_5_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1397 'load' 'database_buff_5_load_25' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1398 [2/2] (3.25ns)   --->   "%database_buff_6_load_25 = load i14 %database_buff_6_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1398 'load' 'database_buff_6_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1399 [2/2] (3.25ns)   --->   "%database_buff_7_load_25 = load i14 %database_buff_7_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1399 'load' 'database_buff_7_load_25' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1400 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_169 = select i1 %icmp_ln41_36, i8 %database_buff_5_load_25, i8 %database_buff_4_load_25" [max_loop/lsal.cpp:41]   --->   Operation 1400 'select' 'select_ln41_169' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1401 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_171 = select i1 %icmp_ln41_32, i8 %database_buff_1_load_25, i8 %database_buff_0_load_25" [max_loop/lsal.cpp:41]   --->   Operation 1401 'select' 'select_ln41_171' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1402 [1/2] (3.25ns)   --->   "%diag_array_1_2_load_3 = load i2 %diag_array_1_2_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1402 'load' 'diag_array_1_2_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1403 [2/2] (3.25ns)   --->   "%diag_array_2_2_load_3 = load i2 %diag_array_2_2_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1403 'load' 'diag_array_2_2_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1404 [2/2] (3.25ns)   --->   "%max_value_arr_1_load_3 = load i2 %max_value_arr_1_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1404 'load' 'max_value_arr_1_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 1405 [1/1] (0.00ns)   --->   "%database_buff_2_addr_27 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 1405 'getelementptr' 'database_buff_2_addr_27' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1406 [1/1] (0.00ns)   --->   "%database_buff_3_addr_27 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 1406 'getelementptr' 'database_buff_3_addr_27' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1407 [1/1] (0.00ns)   --->   "%database_buff_6_addr_27 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 1407 'getelementptr' 'database_buff_6_addr_27' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1408 [1/1] (0.00ns)   --->   "%database_buff_7_addr_27 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 1408 'getelementptr' 'database_buff_7_addr_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1409 [2/2] (3.25ns)   --->   "%database_buff_2_load_26 = load i14 %database_buff_2_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1409 'load' 'database_buff_2_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1410 [2/2] (3.25ns)   --->   "%database_buff_3_load_26 = load i14 %database_buff_3_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1410 'load' 'database_buff_3_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1411 [1/2] (3.25ns)   --->   "%database_buff_4_load_26 = load i14 %database_buff_4_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1411 'load' 'database_buff_4_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1412 [2/2] (3.25ns)   --->   "%database_buff_6_load_26 = load i14 %database_buff_6_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1412 'load' 'database_buff_6_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1413 [2/2] (3.25ns)   --->   "%database_buff_7_load_26 = load i14 %database_buff_7_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1413 'load' 'database_buff_7_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1414 [1/2] (3.25ns)   --->   "%diag_array_1_3_load_3 = load i2 %diag_array_1_3_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1414 'load' 'diag_array_1_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1415 [2/2] (3.25ns)   --->   "%max_value_arr_2_load_3 = load i2 %max_value_arr_2_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1415 'load' 'max_value_arr_2_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 1416 [1/1] (0.00ns)   --->   "%database_buff_3_addr_28 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 1416 'getelementptr' 'database_buff_3_addr_28' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1417 [1/1] (0.00ns)   --->   "%database_buff_6_addr_28 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 1417 'getelementptr' 'database_buff_6_addr_28' <Predicate = (!icmp_ln37 & !icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1418 [1/1] (0.00ns)   --->   "%database_buff_7_addr_28 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 1418 'getelementptr' 'database_buff_7_addr_28' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1419 [1/1] (0.00ns)   --->   "%database_buff_2_addr_28 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 1419 'getelementptr' 'database_buff_2_addr_28' <Predicate = (!icmp_ln37 & !icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1420 [2/2] (3.25ns)   --->   "%database_buff_2_load_27 = load i14 %database_buff_2_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1420 'load' 'database_buff_2_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1421 [2/2] (3.25ns)   --->   "%database_buff_3_load_27 = load i14 %database_buff_3_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1421 'load' 'database_buff_3_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1422 [1/2] (3.25ns)   --->   "%database_buff_4_load_27 = load i14 %database_buff_4_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1422 'load' 'database_buff_4_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1423 [2/2] (3.25ns)   --->   "%database_buff_6_load_27 = load i14 %database_buff_6_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1423 'load' 'database_buff_6_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1424 [2/2] (3.25ns)   --->   "%database_buff_7_load_27 = load i14 %database_buff_7_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1424 'load' 'database_buff_7_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1425 [1/2] (3.25ns)   --->   "%diag_array_1_4_load_3 = load i2 %diag_array_1_4_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1425 'load' 'diag_array_1_4_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1426 [1/2] (3.25ns)   --->   "%diag_array_2_4_load_3 = load i2 %diag_array_2_4_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1426 'load' 'diag_array_2_4_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1427 [1/2] (3.25ns)   --->   "%database_buff_3_load_28 = load i14 %database_buff_3_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 1427 'load' 'database_buff_3_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1428 [1/2] (3.25ns)   --->   "%database_buff_4_load_28 = load i14 %database_buff_4_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 1428 'load' 'database_buff_4_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1429 [1/2] (3.25ns)   --->   "%database_buff_6_load_28 = load i14 %database_buff_6_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 1429 'load' 'database_buff_6_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1430 [1/2] (3.25ns)   --->   "%database_buff_7_load_28 = load i14 %database_buff_7_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 1430 'load' 'database_buff_7_load_28' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1431 [1/2] (3.25ns)   --->   "%database_buff_2_load_28 = load i14 %database_buff_2_addr_29" [max_loop/lsal.cpp:41]   --->   Operation 1431 'load' 'database_buff_2_load_28' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_193)   --->   "%select_ln41_189 = select i1 %icmp_ln41_38, i8 %database_buff_2_load_28, i8 %database_buff_1_load_28" [max_loop/lsal.cpp:41]   --->   Operation 1432 'select' 'select_ln41_189' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1433 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_190 = select i1 %icmp_ln41_36, i8 %database_buff_0_load_28, i8 %database_buff_7_load_28" [max_loop/lsal.cpp:41]   --->   Operation 1433 'select' 'select_ln41_190' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_194)   --->   "%select_ln41_191 = select i1 %icmp_ln41_34, i8 %database_buff_6_load_28, i8 %database_buff_5_load_28" [max_loop/lsal.cpp:41]   --->   Operation 1434 'select' 'select_ln41_191' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1435 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_192 = select i1 %icmp_ln41_32, i8 %database_buff_4_load_28, i8 %database_buff_3_load_28" [max_loop/lsal.cpp:41]   --->   Operation 1435 'select' 'select_ln41_192' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1436 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_193 = select i1 %or_ln41, i8 %select_ln41_189, i8 %select_ln41_190" [max_loop/lsal.cpp:41]   --->   Operation 1436 'select' 'select_ln41_193' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1437 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_194 = select i1 %or_ln41_2, i8 %select_ln41_191, i8 %select_ln41_192" [max_loop/lsal.cpp:41]   --->   Operation 1437 'select' 'select_ln41_194' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1438 [1/2] (3.25ns)   --->   "%diag_array_1_5_load_3 = load i2 %diag_array_1_5_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1438 'load' 'diag_array_1_5_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1439 [1/2] (3.25ns)   --->   "%max_value_arr_4_load_3 = load i2 %max_value_arr_4_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1439 'load' 'max_value_arr_4_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 1440 [1/1] (0.00ns)   --->   "%database_buff_6_addr_30 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 1440 'getelementptr' 'database_buff_6_addr_30' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1441 [1/1] (0.00ns)   --->   "%database_buff_7_addr_30 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 1441 'getelementptr' 'database_buff_7_addr_30' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1442 [1/1] (0.00ns)   --->   "%database_buff_2_addr_30 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 1442 'getelementptr' 'database_buff_2_addr_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1443 [1/1] (0.00ns)   --->   "%database_buff_3_addr_30 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 1443 'getelementptr' 'database_buff_3_addr_30' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1444 [1/2] (3.25ns)   --->   "%database_buff_4_load_29 = load i14 %database_buff_4_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1444 'load' 'database_buff_4_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1445 [2/2] (3.25ns)   --->   "%database_buff_6_load_29 = load i14 %database_buff_6_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1445 'load' 'database_buff_6_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1446 [2/2] (3.25ns)   --->   "%database_buff_7_load_29 = load i14 %database_buff_7_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1446 'load' 'database_buff_7_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1447 [2/2] (3.25ns)   --->   "%database_buff_2_load_29 = load i14 %database_buff_2_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1447 'load' 'database_buff_2_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1448 [2/2] (3.25ns)   --->   "%database_buff_3_load_29 = load i14 %database_buff_3_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1448 'load' 'database_buff_3_load_29' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1449 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_199 = select i1 %icmp_ln41_32, i8 %database_buff_5_load_29, i8 %database_buff_4_load_29" [max_loop/lsal.cpp:41]   --->   Operation 1449 'select' 'select_ln41_199' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1450 [1/2] (3.25ns)   --->   "%diag_array_1_6_load_3 = load i2 %diag_array_1_6_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1450 'load' 'diag_array_1_6_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1451 [2/2] (3.25ns)   --->   "%max_value_arr_5_load_3 = load i2 %max_value_arr_5_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1451 'load' 'max_value_arr_5_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 1452 [1/1] (0.00ns)   --->   "%database_buff_6_addr_31 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 1452 'getelementptr' 'database_buff_6_addr_31' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 0.00>
ST_35 : Operation 1453 [1/1] (0.00ns)   --->   "%database_buff_7_addr_31 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 1453 'getelementptr' 'database_buff_7_addr_31' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 0.00>
ST_35 : Operation 1454 [1/1] (0.00ns)   --->   "%database_buff_2_addr_31 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 1454 'getelementptr' 'database_buff_2_addr_31' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 0.00>
ST_35 : Operation 1455 [1/1] (0.00ns)   --->   "%database_buff_3_addr_31 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 1455 'getelementptr' 'database_buff_3_addr_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 0.00>
ST_35 : Operation 1456 [2/2] (3.25ns)   --->   "%database_buff_6_load_30 = load i14 %database_buff_6_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1456 'load' 'database_buff_6_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1457 [2/2] (3.25ns)   --->   "%database_buff_7_load_30 = load i14 %database_buff_7_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1457 'load' 'database_buff_7_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1458 [2/2] (3.25ns)   --->   "%database_buff_2_load_30 = load i14 %database_buff_2_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1458 'load' 'database_buff_2_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1459 [2/2] (3.25ns)   --->   "%database_buff_3_load_30 = load i14 %database_buff_3_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1459 'load' 'database_buff_3_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1460 [1/2] (3.25ns)   --->   "%database_buff_4_load_30 = load i14 %database_buff_4_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1460 'load' 'database_buff_4_load_30' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1461 [1/2] (3.25ns)   --->   "%diag_array_1_7_load_3 = load i2 %diag_array_1_7_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1461 'load' 'diag_array_1_7_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1462 [1/2] (3.25ns)   --->   "%diag_array_2_7_load_3 = load i2 %diag_array_2_7_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1462 'load' 'diag_array_2_7_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1463 [1/2] (3.25ns)   --->   "%database_buff_6_load_31 = load i14 %database_buff_6_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1463 'load' 'database_buff_6_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1464 [1/2] (3.25ns)   --->   "%database_buff_7_load_31 = load i14 %database_buff_7_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1464 'load' 'database_buff_7_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1465 [1/2] (3.25ns)   --->   "%database_buff_0_load_31 = load i14 %database_buff_0_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1465 'load' 'database_buff_0_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1466 [1/2] (3.25ns)   --->   "%database_buff_1_load_31 = load i14 %database_buff_1_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1466 'load' 'database_buff_1_load_31' <Predicate = (!icmp_ln37 & icmp_ln41_34)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1467 [1/2] (3.25ns)   --->   "%database_buff_2_load_31 = load i14 %database_buff_2_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1467 'load' 'database_buff_2_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1468 [1/2] (3.25ns)   --->   "%database_buff_3_load_31 = load i14 %database_buff_3_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1468 'load' 'database_buff_3_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1469 [1/2] (3.25ns)   --->   "%database_buff_4_load_31 = load i14 %database_buff_4_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1469 'load' 'database_buff_4_load_31' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1470 [1/2] (3.25ns)   --->   "%database_buff_5_load_31 = load i14 %database_buff_5_addr_32" [max_loop/lsal.cpp:41]   --->   Operation 1470 'load' 'database_buff_5_load_31' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_35 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_214)   --->   "%select_ln41_210 = select i1 %icmp_ln41_38, i8 %database_buff_5_load_31, i8 %database_buff_4_load_31" [max_loop/lsal.cpp:41]   --->   Operation 1471 'select' 'select_ln41_210' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1472 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_211 = select i1 %icmp_ln41_36, i8 %database_buff_3_load_31, i8 %database_buff_2_load_31" [max_loop/lsal.cpp:41]   --->   Operation 1472 'select' 'select_ln41_211' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_215)   --->   "%select_ln41_212 = select i1 %icmp_ln41_34, i8 %database_buff_1_load_31, i8 %database_buff_0_load_31" [max_loop/lsal.cpp:41]   --->   Operation 1473 'select' 'select_ln41_212' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1474 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_213 = select i1 %icmp_ln41_32, i8 %database_buff_7_load_31, i8 %database_buff_6_load_31" [max_loop/lsal.cpp:41]   --->   Operation 1474 'select' 'select_ln41_213' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1475 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_214 = select i1 %or_ln41, i8 %select_ln41_210, i8 %select_ln41_211" [max_loop/lsal.cpp:41]   --->   Operation 1475 'select' 'select_ln41_214' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1476 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_215 = select i1 %or_ln41_2, i8 %select_ln41_212, i8 %select_ln41_213" [max_loop/lsal.cpp:41]   --->   Operation 1476 'select' 'select_ln41_215' <Predicate = (!icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1477 [1/2] (3.25ns)   --->   "%diag_array_1_0_load_3 = load i3 %diag_array_1_0_addr_4" [max_loop/lsal.cpp:43]   --->   Operation 1477 'load' 'diag_array_1_0_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1478 [1/2] (3.25ns)   --->   "%diag_array_2_0_load_4 = load i3 %diag_array_2_0_addr_5" [max_loop/lsal.cpp:44]   --->   Operation 1478 'load' 'diag_array_2_0_load_4' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1479 [1/2] (3.25ns)   --->   "%max_value_arr_7_load_3 = load i2 %max_value_arr_7_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1479 'load' 'max_value_arr_7_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_35 : Operation 1480 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_1_load, i2 %diag_array_1_1_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1480 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1481 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_2_load, i2 %diag_array_1_2_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1481 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1482 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_3_load, i2 %diag_array_1_3_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1482 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1483 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_4_load, i2 %diag_array_1_4_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1483 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1484 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_5_load, i2 %diag_array_1_5_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1484 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1485 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_6_load, i2 %diag_array_1_6_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1485 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1486 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_7_load, i2 %diag_array_1_7_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1486 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1487 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_0_load_1, i3 %diag_array_1_0_addr_1" [max_loop/lsal.cpp:44]   --->   Operation 1487 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1488 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_1_load_1, i2 %diag_array_1_1_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1488 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1489 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_2_load_1, i2 %diag_array_1_2_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1489 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1490 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_3_load_1, i2 %diag_array_1_3_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1490 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1491 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_4_load_1, i2 %diag_array_1_4_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1491 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1492 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_5_load_1, i2 %diag_array_1_5_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1492 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1493 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_6_load_1, i2 %diag_array_1_6_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1493 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1494 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_7_load_1, i2 %diag_array_1_7_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1494 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_35 : Operation 1495 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_0_load_2, i3 %diag_array_1_0_addr_2" [max_loop/lsal.cpp:44]   --->   Operation 1495 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 36 <SV = 27> <Delay = 7.03>
ST_36 : Operation 1496 [2/2] (3.25ns)   --->   "%diag_array_2_0_load = load i3 %diag_array_2_0_addr" [max_loop/lsal.cpp:42]   --->   Operation 1496 'load' 'diag_array_2_0_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1497 [2/2] (3.25ns)   --->   "%max_value_arr_0_load = load i2 %max_value_arr_0_addr" [max_loop/lsal.cpp:71]   --->   Operation 1497 'load' 'max_value_arr_0_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_36 : Operation 1498 [1/2] (3.25ns)   --->   "%database_buff_4_load_1 = load i14 %database_buff_4_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 1498 'load' 'database_buff_4_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1499 [1/2] (3.25ns)   --->   "%database_buff_4_load_2 = load i14 %database_buff_4_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 1499 'load' 'database_buff_4_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1500 [1/2] (3.25ns)   --->   "%database_buff_4_load_3 = load i14 %database_buff_4_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1500 'load' 'database_buff_4_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1501 [1/2] (3.25ns)   --->   "%database_buff_4_load_4 = load i14 %database_buff_4_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 1501 'load' 'database_buff_4_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1502 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_24 = select i1 %icmp_ln41_32, i8 %database_buff_4_load_4, i8 %database_buff_3_load_4" [max_loop/lsal.cpp:41]   --->   Operation 1502 'select' 'select_ln41_24' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1503 [1/2] (3.25ns)   --->   "%database_buff_4_load_5 = load i14 %database_buff_4_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 1503 'load' 'database_buff_4_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1504 [1/2] (3.25ns)   --->   "%database_buff_4_load_6 = load i14 %database_buff_4_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 1504 'load' 'database_buff_4_load_6' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1505 [1/2] (3.25ns)   --->   "%database_buff_4_load_7 = load i14 %database_buff_4_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1505 'load' 'database_buff_4_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1506 [1/1] (0.00ns)   --->   "%database_buff_0_addr_9 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 1506 'getelementptr' 'database_buff_0_addr_9' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_36 : Operation 1507 [1/1] (0.00ns)   --->   "%database_buff_1_addr_9 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 1507 'getelementptr' 'database_buff_1_addr_9' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_36 : Operation 1508 [1/1] (0.00ns)   --->   "%database_buff_5_addr_9 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 1508 'getelementptr' 'database_buff_5_addr_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_36 : Operation 1509 [2/2] (3.25ns)   --->   "%database_buff_0_load_8 = load i14 %database_buff_0_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1509 'load' 'database_buff_0_load_8' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1510 [2/2] (3.25ns)   --->   "%database_buff_1_load_8 = load i14 %database_buff_1_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1510 'load' 'database_buff_1_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1511 [1/2] (3.25ns)   --->   "%database_buff_4_load_8 = load i14 %database_buff_4_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1511 'load' 'database_buff_4_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1512 [2/2] (3.25ns)   --->   "%database_buff_5_load_8 = load i14 %database_buff_5_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1512 'load' 'database_buff_5_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1513 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_50 = select i1 %icmp_ln41_36, i8 %database_buff_4_load_8, i8 %database_buff_3_load_8" [max_loop/lsal.cpp:41]   --->   Operation 1513 'select' 'select_ln41_50' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1514 [1/2] (3.25ns)   --->   "%database_buff_4_load_9 = load i14 %database_buff_4_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 1514 'load' 'database_buff_4_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1515 [1/2] (3.25ns)   --->   "%database_buff_4_load_10 = load i14 %database_buff_4_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 1515 'load' 'database_buff_4_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1516 [1/2] (3.25ns)   --->   "%database_buff_2_load_11 = load i14 %database_buff_2_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1516 'load' 'database_buff_2_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1517 [1/2] (3.25ns)   --->   "%database_buff_3_load_11 = load i14 %database_buff_3_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1517 'load' 'database_buff_3_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1518 [1/2] (3.25ns)   --->   "%database_buff_4_load_11 = load i14 %database_buff_4_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1518 'load' 'database_buff_4_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1519 [1/2] (3.25ns)   --->   "%database_buff_6_load_11 = load i14 %database_buff_6_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1519 'load' 'database_buff_6_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1520 [1/2] (3.25ns)   --->   "%database_buff_7_load_11 = load i14 %database_buff_7_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1520 'load' 'database_buff_7_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1521 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_71 = select i1 %icmp_ln41_36, i8 %database_buff_7_load_11, i8 %database_buff_6_load_11" [max_loop/lsal.cpp:41]   --->   Operation 1521 'select' 'select_ln41_71' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1522 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_73 = select i1 %icmp_ln41_32, i8 %database_buff_3_load_11, i8 %database_buff_2_load_11" [max_loop/lsal.cpp:41]   --->   Operation 1522 'select' 'select_ln41_73' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1523 [1/2] (3.25ns)   --->   "%database_buff_3_load_12 = load i14 %database_buff_3_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 1523 'load' 'database_buff_3_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1524 [1/2] (3.25ns)   --->   "%database_buff_4_load_12 = load i14 %database_buff_4_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 1524 'load' 'database_buff_4_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1525 [1/2] (3.25ns)   --->   "%database_buff_6_load_12 = load i14 %database_buff_6_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 1525 'load' 'database_buff_6_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1526 [1/2] (3.25ns)   --->   "%database_buff_7_load_12 = load i14 %database_buff_7_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 1526 'load' 'database_buff_7_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1527 [1/2] (3.25ns)   --->   "%database_buff_2_load_12 = load i14 %database_buff_2_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 1527 'load' 'database_buff_2_load_12' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1528 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_80 = select i1 %icmp_ln41_32, i8 %database_buff_4_load_12, i8 %database_buff_3_load_12" [max_loop/lsal.cpp:41]   --->   Operation 1528 'select' 'select_ln41_80' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1529 [1/2] (3.25ns)   --->   "%database_buff_4_load_13 = load i14 %database_buff_4_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 1529 'load' 'database_buff_4_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1530 [1/2] (3.25ns)   --->   "%database_buff_4_load_14 = load i14 %database_buff_4_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 1530 'load' 'database_buff_4_load_14' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1531 [1/2] (3.25ns)   --->   "%database_buff_6_load_15 = load i14 %database_buff_6_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1531 'load' 'database_buff_6_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1532 [1/2] (3.25ns)   --->   "%database_buff_7_load_15 = load i14 %database_buff_7_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1532 'load' 'database_buff_7_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1533 [1/2] (3.25ns)   --->   "%database_buff_2_load_15 = load i14 %database_buff_2_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1533 'load' 'database_buff_2_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1534 [1/2] (3.25ns)   --->   "%database_buff_3_load_15 = load i14 %database_buff_3_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1534 'load' 'database_buff_3_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1535 [1/2] (3.25ns)   --->   "%database_buff_4_load_15 = load i14 %database_buff_4_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1535 'load' 'database_buff_4_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1536 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_99 = select i1 %icmp_ln41_36, i8 %database_buff_3_load_15, i8 %database_buff_2_load_15" [max_loop/lsal.cpp:41]   --->   Operation 1536 'select' 'select_ln41_99' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1537 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_101 = select i1 %icmp_ln41_32, i8 %database_buff_7_load_15, i8 %database_buff_6_load_15" [max_loop/lsal.cpp:41]   --->   Operation 1537 'select' 'select_ln41_101' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1538 [1/2] (3.25ns)   --->   "%database_buff_7_load_16 = load i14 %database_buff_7_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1538 'load' 'database_buff_7_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1539 [1/2] (3.25ns)   --->   "%database_buff_2_load_16 = load i14 %database_buff_2_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1539 'load' 'database_buff_2_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1540 [1/2] (3.25ns)   --->   "%database_buff_3_load_16 = load i14 %database_buff_3_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1540 'load' 'database_buff_3_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1541 [1/2] (3.25ns)   --->   "%database_buff_4_load_16 = load i14 %database_buff_4_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1541 'load' 'database_buff_4_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1542 [1/2] (3.25ns)   --->   "%database_buff_6_load_16 = load i14 %database_buff_6_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1542 'load' 'database_buff_6_load_16' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1543 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_106 = select i1 %icmp_ln41_36, i8 %database_buff_4_load_16, i8 %database_buff_3_load_16" [max_loop/lsal.cpp:41]   --->   Operation 1543 'select' 'select_ln41_106' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1544 [1/2] (3.25ns)   --->   "%database_buff_2_load_17 = load i14 %database_buff_2_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1544 'load' 'database_buff_2_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1545 [1/2] (3.25ns)   --->   "%database_buff_3_load_17 = load i14 %database_buff_3_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1545 'load' 'database_buff_3_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1546 [1/2] (3.25ns)   --->   "%database_buff_6_load_17 = load i14 %database_buff_6_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1546 'load' 'database_buff_6_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1547 [1/2] (3.25ns)   --->   "%database_buff_7_load_17 = load i14 %database_buff_7_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 1547 'load' 'database_buff_7_load_17' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1548 [1/2] (3.25ns)   --->   "%database_buff_2_load_18 = load i14 %database_buff_2_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1548 'load' 'database_buff_2_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1549 [1/2] (3.25ns)   --->   "%database_buff_3_load_18 = load i14 %database_buff_3_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1549 'load' 'database_buff_3_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1550 [1/2] (3.25ns)   --->   "%database_buff_6_load_18 = load i14 %database_buff_6_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1550 'load' 'database_buff_6_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1551 [1/2] (3.25ns)   --->   "%database_buff_7_load_18 = load i14 %database_buff_7_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 1551 'load' 'database_buff_7_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1552 [1/1] (0.00ns)   --->   "%database_buff_5_addr_20 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 1552 'getelementptr' 'database_buff_5_addr_20' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_36 : Operation 1553 [1/1] (0.00ns)   --->   "%database_buff_0_addr_20 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 1553 'getelementptr' 'database_buff_0_addr_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_36 : Operation 1554 [1/1] (0.00ns)   --->   "%database_buff_1_addr_20 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 1554 'getelementptr' 'database_buff_1_addr_20' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_36 : Operation 1555 [2/2] (3.25ns)   --->   "%database_buff_5_load_19 = load i14 %database_buff_5_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1555 'load' 'database_buff_5_load_19' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1556 [2/2] (3.25ns)   --->   "%database_buff_0_load_19 = load i14 %database_buff_0_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1556 'load' 'database_buff_0_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1557 [2/2] (3.25ns)   --->   "%database_buff_1_load_19 = load i14 %database_buff_1_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1557 'load' 'database_buff_1_load_19' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1558 [1/2] (3.25ns)   --->   "%database_buff_3_load_20 = load i14 %database_buff_3_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1558 'load' 'database_buff_3_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1559 [1/2] (3.25ns)   --->   "%database_buff_5_load_20 = load i14 %database_buff_5_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1559 'load' 'database_buff_5_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1560 [1/2] (3.25ns)   --->   "%database_buff_6_load_20 = load i14 %database_buff_6_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1560 'load' 'database_buff_6_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1561 [1/2] (3.25ns)   --->   "%database_buff_7_load_20 = load i14 %database_buff_7_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1561 'load' 'database_buff_7_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1562 [1/2] (3.25ns)   --->   "%database_buff_0_load_20 = load i14 %database_buff_0_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1562 'load' 'database_buff_0_load_20' <Predicate = (!icmp_ln37 & icmp_ln41_36)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1563 [1/2] (3.25ns)   --->   "%database_buff_1_load_20 = load i14 %database_buff_1_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1563 'load' 'database_buff_1_load_20' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1564 [1/2] (3.25ns)   --->   "%database_buff_2_load_20 = load i14 %database_buff_2_addr_21" [max_loop/lsal.cpp:41]   --->   Operation 1564 'load' 'database_buff_2_load_20' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_137)   --->   "%select_ln41_133 = select i1 %icmp_ln41_38, i8 %database_buff_2_load_20, i8 %database_buff_1_load_20" [max_loop/lsal.cpp:41]   --->   Operation 1565 'select' 'select_ln41_133' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1566 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_134 = select i1 %icmp_ln41_36, i8 %database_buff_0_load_20, i8 %database_buff_7_load_20" [max_loop/lsal.cpp:41]   --->   Operation 1566 'select' 'select_ln41_134' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_138)   --->   "%select_ln41_135 = select i1 %icmp_ln41_34, i8 %database_buff_6_load_20, i8 %database_buff_5_load_20" [max_loop/lsal.cpp:41]   --->   Operation 1567 'select' 'select_ln41_135' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1568 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_136 = select i1 %icmp_ln41_32, i8 %database_buff_4_load_20, i8 %database_buff_3_load_20" [max_loop/lsal.cpp:41]   --->   Operation 1568 'select' 'select_ln41_136' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1569 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_137 = select i1 %or_ln41, i8 %select_ln41_133, i8 %select_ln41_134" [max_loop/lsal.cpp:41]   --->   Operation 1569 'select' 'select_ln41_137' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1570 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_138 = select i1 %or_ln41_2, i8 %select_ln41_135, i8 %select_ln41_136" [max_loop/lsal.cpp:41]   --->   Operation 1570 'select' 'select_ln41_138' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1571 [1/2] (3.25ns)   --->   "%diag_array_2_5_load_2 = load i2 %diag_array_2_5_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1571 'load' 'diag_array_2_5_load_2' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1572 [1/2] (3.25ns)   --->   "%database_buff_6_load_21 = load i14 %database_buff_6_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1572 'load' 'database_buff_6_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1573 [1/2] (3.25ns)   --->   "%database_buff_7_load_21 = load i14 %database_buff_7_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1573 'load' 'database_buff_7_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1574 [1/2] (3.25ns)   --->   "%database_buff_2_load_21 = load i14 %database_buff_2_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1574 'load' 'database_buff_2_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1575 [1/2] (3.25ns)   --->   "%database_buff_3_load_21 = load i14 %database_buff_3_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 1575 'load' 'database_buff_3_load_21' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1576 [1/2] (3.25ns)   --->   "%database_buff_6_load_22 = load i14 %database_buff_6_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1576 'load' 'database_buff_6_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1577 [1/2] (3.25ns)   --->   "%database_buff_7_load_22 = load i14 %database_buff_7_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1577 'load' 'database_buff_7_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1578 [1/2] (3.25ns)   --->   "%database_buff_2_load_22 = load i14 %database_buff_2_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1578 'load' 'database_buff_2_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1579 [1/2] (3.25ns)   --->   "%database_buff_3_load_22 = load i14 %database_buff_3_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 1579 'load' 'database_buff_3_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1580 [1/2] (3.25ns)   --->   "%database_buff_6_load_23 = load i14 %database_buff_6_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1580 'load' 'database_buff_6_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1581 [1/2] (3.25ns)   --->   "%database_buff_7_load_23 = load i14 %database_buff_7_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1581 'load' 'database_buff_7_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1582 [1/2] (3.25ns)   --->   "%database_buff_2_load_23 = load i14 %database_buff_2_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1582 'load' 'database_buff_2_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1583 [1/2] (3.25ns)   --->   "%database_buff_3_load_23 = load i14 %database_buff_3_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 1583 'load' 'database_buff_3_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1584 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_155 = select i1 %icmp_ln41_36, i8 %database_buff_3_load_23, i8 %database_buff_2_load_23" [max_loop/lsal.cpp:41]   --->   Operation 1584 'select' 'select_ln41_155' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1585 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_157 = select i1 %icmp_ln41_32, i8 %database_buff_7_load_23, i8 %database_buff_6_load_23" [max_loop/lsal.cpp:41]   --->   Operation 1585 'select' 'select_ln41_157' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1586 [1/2] (3.25ns)   --->   "%database_buff_0_load_24 = load i14 %database_buff_0_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1586 'load' 'database_buff_0_load_24' <Predicate = (!icmp_ln37 & icmp_ln41_32)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1587 [1/2] (3.25ns)   --->   "%database_buff_1_load_24 = load i14 %database_buff_1_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1587 'load' 'database_buff_1_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_34)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1588 [1/2] (3.25ns)   --->   "%database_buff_5_load_24 = load i14 %database_buff_5_addr_25" [max_loop/lsal.cpp:41]   --->   Operation 1588 'load' 'database_buff_5_load_24' <Predicate = (!icmp_ln37 & !icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_165)   --->   "%select_ln41_161 = select i1 %icmp_ln41_38, i8 %database_buff_6_load_24, i8 %database_buff_5_load_24" [max_loop/lsal.cpp:41]   --->   Operation 1589 'select' 'select_ln41_161' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_166)   --->   "%select_ln41_163 = select i1 %icmp_ln41_34, i8 %database_buff_2_load_24, i8 %database_buff_1_load_24" [max_loop/lsal.cpp:41]   --->   Operation 1590 'select' 'select_ln41_163' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1591 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_164 = select i1 %icmp_ln41_32, i8 %database_buff_0_load_24, i8 %database_buff_7_load_24" [max_loop/lsal.cpp:41]   --->   Operation 1591 'select' 'select_ln41_164' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1592 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_165 = select i1 %or_ln41, i8 %select_ln41_161, i8 %select_ln41_162" [max_loop/lsal.cpp:41]   --->   Operation 1592 'select' 'select_ln41_165' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1593 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_166 = select i1 %or_ln41_2, i8 %select_ln41_163, i8 %select_ln41_164" [max_loop/lsal.cpp:41]   --->   Operation 1593 'select' 'select_ln41_166' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1594 [1/2] (3.25ns)   --->   "%diag_array_2_1_load_3 = load i2 %diag_array_2_1_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1594 'load' 'diag_array_2_1_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1595 [1/2] (3.25ns)   --->   "%database_buff_2_load_25 = load i14 %database_buff_2_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1595 'load' 'database_buff_2_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1596 [1/2] (3.25ns)   --->   "%database_buff_3_load_25 = load i14 %database_buff_3_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1596 'load' 'database_buff_3_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1597 [1/2] (3.25ns)   --->   "%database_buff_6_load_25 = load i14 %database_buff_6_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1597 'load' 'database_buff_6_load_25' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1598 [1/2] (3.25ns)   --->   "%database_buff_7_load_25 = load i14 %database_buff_7_addr_26" [max_loop/lsal.cpp:41]   --->   Operation 1598 'load' 'database_buff_7_load_25' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_172)   --->   "%select_ln41_168 = select i1 %icmp_ln41_38, i8 %database_buff_7_load_25, i8 %database_buff_6_load_25" [max_loop/lsal.cpp:41]   --->   Operation 1599 'select' 'select_ln41_168' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_173)   --->   "%select_ln41_170 = select i1 %icmp_ln41_34, i8 %database_buff_3_load_25, i8 %database_buff_2_load_25" [max_loop/lsal.cpp:41]   --->   Operation 1600 'select' 'select_ln41_170' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1601 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_172 = select i1 %or_ln41, i8 %select_ln41_168, i8 %select_ln41_169" [max_loop/lsal.cpp:41]   --->   Operation 1601 'select' 'select_ln41_172' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1602 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_173 = select i1 %or_ln41_2, i8 %select_ln41_170, i8 %select_ln41_171" [max_loop/lsal.cpp:41]   --->   Operation 1602 'select' 'select_ln41_173' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_25)   --->   "%select_ln41_174 = select i1 %or_ln41_3, i8 %select_ln41_172, i8 %select_ln41_173" [max_loop/lsal.cpp:41]   --->   Operation 1603 'select' 'select_ln41_174' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1604 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_25 = icmp_eq  i8 %querry_buff_6, i8 %select_ln41_174" [max_loop/lsal.cpp:41]   --->   Operation 1604 'icmp' 'icmp_ln41_25' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1605 [1/2] (3.25ns)   --->   "%diag_array_2_2_load_3 = load i2 %diag_array_2_2_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1605 'load' 'diag_array_2_2_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1606 [1/2] (3.25ns)   --->   "%max_value_arr_1_load_3 = load i2 %max_value_arr_1_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1606 'load' 'max_value_arr_1_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_36 : Operation 1607 [1/2] (3.25ns)   --->   "%database_buff_2_load_26 = load i14 %database_buff_2_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1607 'load' 'database_buff_2_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1608 [1/2] (3.25ns)   --->   "%database_buff_3_load_26 = load i14 %database_buff_3_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1608 'load' 'database_buff_3_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1609 [1/2] (3.25ns)   --->   "%database_buff_6_load_26 = load i14 %database_buff_6_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1609 'load' 'database_buff_6_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1610 [1/2] (3.25ns)   --->   "%database_buff_7_load_26 = load i14 %database_buff_7_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 1610 'load' 'database_buff_7_load_26' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1611 [2/2] (3.25ns)   --->   "%diag_array_2_3_load_3 = load i2 %diag_array_2_3_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1611 'load' 'diag_array_2_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1612 [1/2] (3.25ns)   --->   "%max_value_arr_2_load_3 = load i2 %max_value_arr_2_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1612 'load' 'max_value_arr_2_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_36 : Operation 1613 [1/2] (3.25ns)   --->   "%database_buff_2_load_27 = load i14 %database_buff_2_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1613 'load' 'database_buff_2_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & !icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1614 [1/2] (3.25ns)   --->   "%database_buff_3_load_27 = load i14 %database_buff_3_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1614 'load' 'database_buff_3_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1615 [1/2] (3.25ns)   --->   "%database_buff_6_load_27 = load i14 %database_buff_6_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1615 'load' 'database_buff_6_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_37 & icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1616 [1/2] (3.25ns)   --->   "%database_buff_7_load_27 = load i14 %database_buff_7_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 1616 'load' 'database_buff_7_load_27' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1617 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_183 = select i1 %icmp_ln41_36, i8 %database_buff_7_load_27, i8 %database_buff_6_load_27" [max_loop/lsal.cpp:41]   --->   Operation 1617 'select' 'select_ln41_183' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1618 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_185 = select i1 %icmp_ln41_32, i8 %database_buff_3_load_27, i8 %database_buff_2_load_27" [max_loop/lsal.cpp:41]   --->   Operation 1618 'select' 'select_ln41_185' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1619 [1/1] (0.00ns)   --->   "%sext_ln44_27 = sext i16 %diag_array_2_4_load_3" [max_loop/lsal.cpp:44]   --->   Operation 1619 'sext' 'sext_ln44_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 1620 [1/1] (2.07ns)   --->   "%west_59 = add i17 %sext_ln44_27, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1620 'add' 'west_59' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1621 [2/2] (3.25ns)   --->   "%max_value_arr_3_load_3 = load i2 %max_value_arr_3_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1621 'load' 'max_value_arr_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_36 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_28)   --->   "%select_ln41_195 = select i1 %or_ln41_3, i8 %select_ln41_193, i8 %select_ln41_194" [max_loop/lsal.cpp:41]   --->   Operation 1622 'select' 'select_ln41_195' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1623 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_28 = icmp_eq  i8 %querry_buff_3, i8 %select_ln41_195" [max_loop/lsal.cpp:41]   --->   Operation 1623 'icmp' 'icmp_ln41_28' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1624 [1/1] (0.00ns) (grouped into LUT with out node northwest_28)   --->   "%select_ln43_28 = select i1 %icmp_ln41_28, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1624 'select' 'select_ln43_28' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node northwest_28)   --->   "%sext_ln43_28 = sext i16 %diag_array_1_5_load_3" [max_loop/lsal.cpp:43]   --->   Operation 1625 'sext' 'sext_ln43_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 1626 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_28 = add i17 %select_ln43_28, i17 %sext_ln43_28" [max_loop/lsal.cpp:43]   --->   Operation 1626 'add' 'northwest_28' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1627 [1/1] (0.00ns)   --->   "%sext_ln44_28 = sext i16 %diag_array_2_5_load_3" [max_loop/lsal.cpp:44]   --->   Operation 1627 'sext' 'sext_ln44_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 1628 [1/1] (2.07ns)   --->   "%west_60 = add i17 %sext_ln44_28, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1628 'add' 'west_60' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1629 [1/1] (2.43ns)   --->   "%icmp_ln49_56 = icmp_slt  i17 %northwest_28, i17 %west_59" [max_loop/lsal.cpp:49]   --->   Operation 1629 'icmp' 'icmp_ln49_56' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1630 [1/1] (2.43ns)   --->   "%icmp_ln49_57 = icmp_slt  i17 %west_59, i17 %west_60" [max_loop/lsal.cpp:49]   --->   Operation 1630 'icmp' 'icmp_ln49_57' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1631 [1/1] (0.97ns)   --->   "%and_ln49_28 = and i1 %icmp_ln49_56, i1 %icmp_ln49_57" [max_loop/lsal.cpp:49]   --->   Operation 1631 'and' 'and_ln49_28' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1632 [1/1] (2.43ns)   --->   "%icmp_ln55_28 = icmp_slt  i17 %northwest_28, i17 %west_60" [max_loop/lsal.cpp:55]   --->   Operation 1632 'icmp' 'icmp_ln55_28' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1633 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_85 = select i1 %icmp_ln55_28, i17 %west_60, i17 %northwest_28" [max_loop/lsal.cpp:58]   --->   Operation 1633 'select' 'max_value_85' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1634 [1/2] (3.25ns)   --->   "%database_buff_6_load_29 = load i14 %database_buff_6_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1634 'load' 'database_buff_6_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1635 [1/2] (3.25ns)   --->   "%database_buff_7_load_29 = load i14 %database_buff_7_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1635 'load' 'database_buff_7_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & icmp_ln41_34 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1636 [1/2] (3.25ns)   --->   "%database_buff_2_load_29 = load i14 %database_buff_2_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1636 'load' 'database_buff_2_load_29' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1637 [1/2] (3.25ns)   --->   "%database_buff_3_load_29 = load i14 %database_buff_3_addr_30" [max_loop/lsal.cpp:41]   --->   Operation 1637 'load' 'database_buff_3_load_29' <Predicate = (!icmp_ln37 & icmp_ln41_38)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_200)   --->   "%select_ln41_196 = select i1 %icmp_ln41_38, i8 %database_buff_3_load_29, i8 %database_buff_2_load_29" [max_loop/lsal.cpp:41]   --->   Operation 1638 'select' 'select_ln41_196' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_201)   --->   "%select_ln41_198 = select i1 %icmp_ln41_34, i8 %database_buff_7_load_29, i8 %database_buff_6_load_29" [max_loop/lsal.cpp:41]   --->   Operation 1639 'select' 'select_ln41_198' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1640 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_200 = select i1 %or_ln41, i8 %select_ln41_196, i8 %select_ln41_197" [max_loop/lsal.cpp:41]   --->   Operation 1640 'select' 'select_ln41_200' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1641 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_201 = select i1 %or_ln41_2, i8 %select_ln41_198, i8 %select_ln41_199" [max_loop/lsal.cpp:41]   --->   Operation 1641 'select' 'select_ln41_201' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_29)   --->   "%select_ln41_202 = select i1 %or_ln41_3, i8 %select_ln41_200, i8 %select_ln41_201" [max_loop/lsal.cpp:41]   --->   Operation 1642 'select' 'select_ln41_202' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1643 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_29 = icmp_eq  i8 %querry_buff_2, i8 %select_ln41_202" [max_loop/lsal.cpp:41]   --->   Operation 1643 'icmp' 'icmp_ln41_29' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1644 [2/2] (3.25ns)   --->   "%diag_array_2_6_load_3 = load i2 %diag_array_2_6_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1644 'load' 'diag_array_2_6_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1645 [1/2] (3.25ns)   --->   "%max_value_arr_5_load_3 = load i2 %max_value_arr_5_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1645 'load' 'max_value_arr_5_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_36 : Operation 1646 [1/2] (3.25ns)   --->   "%database_buff_6_load_30 = load i14 %database_buff_6_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1646 'load' 'database_buff_6_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_32 & !icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1647 [1/2] (3.25ns)   --->   "%database_buff_7_load_30 = load i14 %database_buff_7_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1647 'load' 'database_buff_7_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & !icmp_ln41_36 & !icmp_ln41_34 & icmp_ln41_33 & !icmp_ln41_37 & !icmp_ln41_35)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1648 [1/2] (3.25ns)   --->   "%database_buff_2_load_30 = load i14 %database_buff_2_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1648 'load' 'database_buff_2_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_36 & !icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1649 [1/2] (3.25ns)   --->   "%database_buff_3_load_30 = load i14 %database_buff_3_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 1649 'load' 'database_buff_3_load_30' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & icmp_ln41_37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_36 : Operation 1650 [1/1] (0.00ns)   --->   "%sext_ln44_30 = sext i16 %diag_array_2_7_load_3" [max_loop/lsal.cpp:44]   --->   Operation 1650 'sext' 'sext_ln44_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 1651 [1/1] (2.07ns)   --->   "%west_62 = add i17 %sext_ln44_30, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1651 'add' 'west_62' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1652 [2/2] (3.25ns)   --->   "%max_value_arr_6_load_3 = load i2 %max_value_arr_6_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1652 'load' 'max_value_arr_6_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_36 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_31)   --->   "%select_ln41_216 = select i1 %or_ln41_3, i8 %select_ln41_214, i8 %select_ln41_215" [max_loop/lsal.cpp:41]   --->   Operation 1653 'select' 'select_ln41_216' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1654 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_31 = icmp_eq  i8 %querry_buff, i8 %select_ln41_216" [max_loop/lsal.cpp:41]   --->   Operation 1654 'icmp' 'icmp_ln41_31' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node northwest_31)   --->   "%select_ln43_31 = select i1 %icmp_ln41_31, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1655 'select' 'select_ln43_31' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node northwest_31)   --->   "%sext_ln43_31 = sext i16 %diag_array_1_0_load_3" [max_loop/lsal.cpp:43]   --->   Operation 1656 'sext' 'sext_ln43_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 1657 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_31 = add i17 %select_ln43_31, i17 %sext_ln43_31" [max_loop/lsal.cpp:43]   --->   Operation 1657 'add' 'northwest_31' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1658 [1/1] (0.00ns)   --->   "%sext_ln44_31 = sext i16 %diag_array_2_0_load_4" [max_loop/lsal.cpp:44]   --->   Operation 1658 'sext' 'sext_ln44_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_36 : Operation 1659 [1/1] (2.07ns)   --->   "%west = add i17 %sext_ln44_31, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1659 'add' 'west' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1660 [1/1] (2.43ns)   --->   "%icmp_ln49_62 = icmp_slt  i17 %northwest_31, i17 %west_62" [max_loop/lsal.cpp:49]   --->   Operation 1660 'icmp' 'icmp_ln49_62' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1661 [1/1] (2.43ns)   --->   "%icmp_ln49_63 = icmp_slt  i17 %west_62, i17 %west" [max_loop/lsal.cpp:49]   --->   Operation 1661 'icmp' 'icmp_ln49_63' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1662 [1/1] (0.97ns)   --->   "%and_ln49_31 = and i1 %icmp_ln49_62, i1 %icmp_ln49_63" [max_loop/lsal.cpp:49]   --->   Operation 1662 'and' 'and_ln49_31' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1663 [1/1] (2.43ns)   --->   "%icmp_ln55_31 = icmp_slt  i17 %northwest_31, i17 %west" [max_loop/lsal.cpp:55]   --->   Operation 1663 'icmp' 'icmp_ln55_31' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1664 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_94 = select i1 %icmp_ln55_31, i17 %west, i17 %northwest_31" [max_loop/lsal.cpp:58]   --->   Operation 1664 'select' 'max_value_94' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1665 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_1_load_2, i2 %diag_array_1_1_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1665 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1666 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_2_load_2, i2 %diag_array_1_2_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1666 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1667 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_3_load_2, i2 %diag_array_1_3_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1667 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1668 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_4_load_2, i2 %diag_array_1_4_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1668 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1669 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_5_load_2, i2 %diag_array_1_5_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1669 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1670 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_6_load_2, i2 %diag_array_1_6_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1670 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1671 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_7_load_2, i2 %diag_array_1_7_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1671 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1672 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_0_load_3, i3 %diag_array_1_0_addr_3" [max_loop/lsal.cpp:44]   --->   Operation 1672 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1673 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_1_load_3, i2 %diag_array_1_1_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1673 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1674 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_2_load_3, i2 %diag_array_1_2_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1674 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1675 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_4_load_3, i2 %diag_array_1_4_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1675 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1676 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_7_load_3, i2 %diag_array_1_7_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1676 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_36 : Operation 1677 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_0_load_4, i3 %diag_array_1_0_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1677 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 37 <SV = 28> <Delay = 7.27>
ST_37 : Operation 1678 [1/2] (3.25ns)   --->   "%diag_array_2_0_load = load i3 %diag_array_2_0_addr" [max_loop/lsal.cpp:42]   --->   Operation 1678 'load' 'diag_array_2_0_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_37 : Operation 1679 [1/2] (3.25ns)   --->   "%max_value_arr_0_load = load i2 %max_value_arr_0_addr" [max_loop/lsal.cpp:71]   --->   Operation 1679 'load' 'max_value_arr_0_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_37 : Operation 1680 [1/1] (0.00ns)   --->   "%database_buff_5_addr_4 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 1680 'getelementptr' 'database_buff_5_addr_4' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_37 : Operation 1681 [1/1] (0.00ns)   --->   "%database_buff_0_addr_4 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 1681 'getelementptr' 'database_buff_0_addr_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_37 : Operation 1682 [1/1] (0.00ns)   --->   "%database_buff_1_addr_4 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 1682 'getelementptr' 'database_buff_1_addr_4' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_37 : Operation 1683 [2/2] (3.25ns)   --->   "%database_buff_5_load_3 = load i14 %database_buff_5_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1683 'load' 'database_buff_5_load_3' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_37 : Operation 1684 [2/2] (3.25ns)   --->   "%database_buff_0_load_3 = load i14 %database_buff_0_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1684 'load' 'database_buff_0_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_37 : Operation 1685 [2/2] (3.25ns)   --->   "%database_buff_1_load_3 = load i14 %database_buff_1_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1685 'load' 'database_buff_1_load_3' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_37 : Operation 1686 [1/2] (3.25ns)   --->   "%database_buff_0_load_8 = load i14 %database_buff_0_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1686 'load' 'database_buff_0_load_8' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_37 : Operation 1687 [1/2] (3.25ns)   --->   "%database_buff_1_load_8 = load i14 %database_buff_1_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1687 'load' 'database_buff_1_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_37 : Operation 1688 [1/2] (3.25ns)   --->   "%database_buff_5_load_8 = load i14 %database_buff_5_addr_9" [max_loop/lsal.cpp:41]   --->   Operation 1688 'load' 'database_buff_5_load_8' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_37 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_53)   --->   "%select_ln41_49 = select i1 %icmp_ln41_38, i8 %database_buff_6_load_8, i8 %database_buff_5_load_8" [max_loop/lsal.cpp:41]   --->   Operation 1689 'select' 'select_ln41_49' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_54)   --->   "%select_ln41_51 = select i1 %icmp_ln41_34, i8 %database_buff_2_load_8, i8 %database_buff_1_load_8" [max_loop/lsal.cpp:41]   --->   Operation 1690 'select' 'select_ln41_51' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1691 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_52 = select i1 %icmp_ln41_32, i8 %database_buff_0_load_8, i8 %database_buff_7_load_8" [max_loop/lsal.cpp:41]   --->   Operation 1691 'select' 'select_ln41_52' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1692 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_53 = select i1 %or_ln41, i8 %select_ln41_49, i8 %select_ln41_50" [max_loop/lsal.cpp:41]   --->   Operation 1692 'select' 'select_ln41_53' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1693 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_54 = select i1 %or_ln41_2, i8 %select_ln41_51, i8 %select_ln41_52" [max_loop/lsal.cpp:41]   --->   Operation 1693 'select' 'select_ln41_54' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1694 [1/1] (0.00ns)   --->   "%database_buff_0_addr_17 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 1694 'getelementptr' 'database_buff_0_addr_17' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_37 : Operation 1695 [1/1] (0.00ns)   --->   "%database_buff_1_addr_17 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 1695 'getelementptr' 'database_buff_1_addr_17' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_37 : Operation 1696 [1/1] (0.00ns)   --->   "%database_buff_5_addr_17 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_16" [max_loop/lsal.cpp:41]   --->   Operation 1696 'getelementptr' 'database_buff_5_addr_17' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_37 : Operation 1697 [2/2] (3.25ns)   --->   "%database_buff_0_load_16 = load i14 %database_buff_0_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1697 'load' 'database_buff_0_load_16' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_37 : Operation 1698 [2/2] (3.25ns)   --->   "%database_buff_1_load_16 = load i14 %database_buff_1_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1698 'load' 'database_buff_1_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_37 : Operation 1699 [2/2] (3.25ns)   --->   "%database_buff_5_load_16 = load i14 %database_buff_5_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1699 'load' 'database_buff_5_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_37 : Operation 1700 [1/2] (3.25ns)   --->   "%database_buff_5_load_19 = load i14 %database_buff_5_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1700 'load' 'database_buff_5_load_19' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_37 : Operation 1701 [1/2] (3.25ns)   --->   "%database_buff_0_load_19 = load i14 %database_buff_0_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1701 'load' 'database_buff_0_load_19' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_37 : Operation 1702 [1/2] (3.25ns)   --->   "%database_buff_1_load_19 = load i14 %database_buff_1_addr_20" [max_loop/lsal.cpp:41]   --->   Operation 1702 'load' 'database_buff_1_load_19' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_37 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_130)   --->   "%select_ln41_126 = select i1 %icmp_ln41_38, i8 %database_buff_1_load_19, i8 %database_buff_0_load_19" [max_loop/lsal.cpp:41]   --->   Operation 1703 'select' 'select_ln41_126' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_131)   --->   "%select_ln41_128 = select i1 %icmp_ln41_34, i8 %database_buff_5_load_19, i8 %database_buff_4_load_19" [max_loop/lsal.cpp:41]   --->   Operation 1704 'select' 'select_ln41_128' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1705 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_130 = select i1 %or_ln41, i8 %select_ln41_126, i8 %select_ln41_127" [max_loop/lsal.cpp:41]   --->   Operation 1705 'select' 'select_ln41_130' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1706 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_131 = select i1 %or_ln41_2, i8 %select_ln41_128, i8 %select_ln41_129" [max_loop/lsal.cpp:41]   --->   Operation 1706 'select' 'select_ln41_131' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_19)   --->   "%select_ln41_132 = select i1 %or_ln41_3, i8 %select_ln41_130, i8 %select_ln41_131" [max_loop/lsal.cpp:41]   --->   Operation 1707 'select' 'select_ln41_132' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1708 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_19 = icmp_eq  i8 %querry_buff_12, i8 %select_ln41_132" [max_loop/lsal.cpp:41]   --->   Operation 1708 'icmp' 'icmp_ln41_19' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1709 [1/1] (0.00ns)   --->   "%sext_ln44_19 = sext i16 %diag_array_2_4_load_2" [max_loop/lsal.cpp:44]   --->   Operation 1709 'sext' 'sext_ln44_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 1710 [1/1] (2.07ns)   --->   "%west_51 = add i17 %sext_ln44_19, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1710 'add' 'west_51' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_20)   --->   "%select_ln41_139 = select i1 %or_ln41_3, i8 %select_ln41_137, i8 %select_ln41_138" [max_loop/lsal.cpp:41]   --->   Operation 1711 'select' 'select_ln41_139' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1712 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_20 = icmp_eq  i8 %querry_buff_11, i8 %select_ln41_139" [max_loop/lsal.cpp:41]   --->   Operation 1712 'icmp' 'icmp_ln41_20' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node northwest_20)   --->   "%select_ln43_20 = select i1 %icmp_ln41_20, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1713 'select' 'select_ln43_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node northwest_20)   --->   "%sext_ln43_20 = sext i16 %diag_array_1_5_load_2" [max_loop/lsal.cpp:43]   --->   Operation 1714 'sext' 'sext_ln43_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 1715 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_20 = add i17 %select_ln43_20, i17 %sext_ln43_20" [max_loop/lsal.cpp:43]   --->   Operation 1715 'add' 'northwest_20' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln44_20 = sext i16 %diag_array_2_5_load_2" [max_loop/lsal.cpp:44]   --->   Operation 1716 'sext' 'sext_ln44_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 1717 [1/1] (2.07ns)   --->   "%west_52 = add i17 %sext_ln44_20, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1717 'add' 'west_52' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1718 [1/1] (2.43ns)   --->   "%icmp_ln49_40 = icmp_slt  i17 %northwest_20, i17 %west_51" [max_loop/lsal.cpp:49]   --->   Operation 1718 'icmp' 'icmp_ln49_40' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1719 [1/1] (2.43ns)   --->   "%icmp_ln49_41 = icmp_slt  i17 %west_51, i17 %west_52" [max_loop/lsal.cpp:49]   --->   Operation 1719 'icmp' 'icmp_ln49_41' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1720 [1/1] (0.97ns)   --->   "%and_ln49_20 = and i1 %icmp_ln49_40, i1 %icmp_ln49_41" [max_loop/lsal.cpp:49]   --->   Operation 1720 'and' 'and_ln49_20' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1721 [1/1] (2.43ns)   --->   "%icmp_ln55_20 = icmp_slt  i17 %northwest_20, i17 %west_52" [max_loop/lsal.cpp:55]   --->   Operation 1721 'icmp' 'icmp_ln55_20' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1722 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_61 = select i1 %icmp_ln55_20, i17 %west_52, i17 %northwest_20" [max_loop/lsal.cpp:58]   --->   Operation 1722 'select' 'max_value_61' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln44_23 = sext i16 %diag_array_2_0_load_3" [max_loop/lsal.cpp:44]   --->   Operation 1723 'sext' 'sext_ln44_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 1724 [1/1] (2.07ns)   --->   "%west_55 = add i17 %sext_ln44_23, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1724 'add' 'west_55' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_24)   --->   "%select_ln41_167 = select i1 %or_ln41_3, i8 %select_ln41_165, i8 %select_ln41_166" [max_loop/lsal.cpp:41]   --->   Operation 1725 'select' 'select_ln41_167' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1726 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_24 = icmp_eq  i8 %querry_buff_7, i8 %select_ln41_167" [max_loop/lsal.cpp:41]   --->   Operation 1726 'icmp' 'icmp_ln41_24' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node northwest_24)   --->   "%select_ln43_24 = select i1 %icmp_ln41_24, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1727 'select' 'select_ln43_24' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node northwest_24)   --->   "%sext_ln43_24 = sext i16 %diag_array_1_1_load_3" [max_loop/lsal.cpp:43]   --->   Operation 1728 'sext' 'sext_ln43_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 1729 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_24 = add i17 %select_ln43_24, i17 %sext_ln43_24" [max_loop/lsal.cpp:43]   --->   Operation 1729 'add' 'northwest_24' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1730 [1/1] (0.00ns)   --->   "%sext_ln44_24 = sext i16 %diag_array_2_1_load_3" [max_loop/lsal.cpp:44]   --->   Operation 1730 'sext' 'sext_ln44_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 1731 [1/1] (2.07ns)   --->   "%west_56 = add i17 %sext_ln44_24, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1731 'add' 'west_56' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1732 [1/1] (2.43ns)   --->   "%icmp_ln49_48 = icmp_slt  i17 %northwest_24, i17 %west_55" [max_loop/lsal.cpp:49]   --->   Operation 1732 'icmp' 'icmp_ln49_48' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1733 [1/1] (2.43ns)   --->   "%icmp_ln49_49 = icmp_slt  i17 %west_55, i17 %west_56" [max_loop/lsal.cpp:49]   --->   Operation 1733 'icmp' 'icmp_ln49_49' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1734 [1/1] (0.97ns)   --->   "%and_ln49_24 = and i1 %icmp_ln49_48, i1 %icmp_ln49_49" [max_loop/lsal.cpp:49]   --->   Operation 1734 'and' 'and_ln49_24' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1735 [1/1] (2.43ns)   --->   "%icmp_ln55_24 = icmp_slt  i17 %northwest_24, i17 %west_56" [max_loop/lsal.cpp:55]   --->   Operation 1735 'icmp' 'icmp_ln55_24' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1736 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_73 = select i1 %icmp_ln55_24, i17 %west_56, i17 %northwest_24" [max_loop/lsal.cpp:58]   --->   Operation 1736 'select' 'max_value_73' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node northwest_25)   --->   "%select_ln43_25 = select i1 %icmp_ln41_25, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1737 'select' 'select_ln43_25' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node northwest_25)   --->   "%sext_ln43_25 = sext i16 %diag_array_1_2_load_3" [max_loop/lsal.cpp:43]   --->   Operation 1738 'sext' 'sext_ln43_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 1739 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_25 = add i17 %select_ln43_25, i17 %sext_ln43_25" [max_loop/lsal.cpp:43]   --->   Operation 1739 'add' 'northwest_25' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln44_25 = sext i16 %diag_array_2_2_load_3" [max_loop/lsal.cpp:44]   --->   Operation 1740 'sext' 'sext_ln44_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 1741 [1/1] (2.07ns)   --->   "%west_57 = add i17 %sext_ln44_25, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1741 'add' 'west_57' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1742 [1/1] (2.43ns)   --->   "%icmp_ln49_50 = icmp_slt  i17 %northwest_25, i17 %west_56" [max_loop/lsal.cpp:49]   --->   Operation 1742 'icmp' 'icmp_ln49_50' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1743 [1/1] (2.43ns)   --->   "%icmp_ln49_51 = icmp_slt  i17 %west_56, i17 %west_57" [max_loop/lsal.cpp:49]   --->   Operation 1743 'icmp' 'icmp_ln49_51' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1744 [1/1] (0.97ns)   --->   "%and_ln49_25 = and i1 %icmp_ln49_50, i1 %icmp_ln49_51" [max_loop/lsal.cpp:49]   --->   Operation 1744 'and' 'and_ln49_25' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node max_value_77)   --->   "%select_ln49_50 = select i1 %and_ln49_25, i17 %west_57, i17 %west_56" [max_loop/lsal.cpp:49]   --->   Operation 1745 'select' 'select_ln49_50' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1746 [1/1] (2.43ns)   --->   "%icmp_ln55_25 = icmp_slt  i17 %northwest_25, i17 %west_57" [max_loop/lsal.cpp:55]   --->   Operation 1746 'icmp' 'icmp_ln55_25' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1747 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_76 = select i1 %icmp_ln55_25, i17 %west_57, i17 %northwest_25" [max_loop/lsal.cpp:58]   --->   Operation 1747 'select' 'max_value_76' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1748 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_77 = select i1 %icmp_ln49_50, i17 %select_ln49_50, i17 %max_value_76" [max_loop/lsal.cpp:49]   --->   Operation 1748 'select' 'max_value_77' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1749 [1/1] (0.00ns)   --->   "%trunc_ln65_25 = trunc i17 %max_value_77" [max_loop/lsal.cpp:65]   --->   Operation 1749 'trunc' 'trunc_ln65_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 1750 [1/2] (3.25ns)   --->   "%diag_array_2_3_load_3 = load i2 %diag_array_2_3_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1750 'load' 'diag_array_2_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_37 : Operation 1751 [1/2] (3.25ns)   --->   "%max_value_arr_3_load_3 = load i2 %max_value_arr_3_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1751 'load' 'max_value_arr_3_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_37 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node max_value_86)   --->   "%select_ln49_56 = select i1 %and_ln49_28, i17 %west_60, i17 %west_59" [max_loop/lsal.cpp:49]   --->   Operation 1752 'select' 'select_ln49_56' <Predicate = (!icmp_ln37 & icmp_ln49_56)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_57)   --->   "%select_ln49_57 = select i1 %and_ln49_28, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1753 'select' 'select_ln49_57' <Predicate = (!icmp_ln37 & icmp_ln49_56)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_57)   --->   "%direction_56 = select i1 %icmp_ln55_28, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1754 'select' 'direction_56' <Predicate = (!icmp_ln37 & !icmp_ln49_56)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1755 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_86 = select i1 %icmp_ln49_56, i17 %select_ln49_56, i17 %max_value_85" [max_loop/lsal.cpp:49]   --->   Operation 1755 'select' 'max_value_86' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_57)   --->   "%direction_92 = select i1 %icmp_ln49_56, i2 %select_ln49_57, i2 %direction_56" [max_loop/lsal.cpp:49]   --->   Operation 1756 'select' 'direction_92' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1757 [1/1] (2.43ns)   --->   "%icmp_ln63_28 = icmp_sgt  i17 %max_value_86, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1757 'icmp' 'icmp_ln63_28' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1758 [1/1] (0.00ns)   --->   "%trunc_ln65_28 = trunc i17 %max_value_86" [max_loop/lsal.cpp:65]   --->   Operation 1758 'trunc' 'trunc_ln65_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 1759 [1/1] (0.80ns)   --->   "%select_ln63_56 = select i1 %icmp_ln63_28, i16 %trunc_ln65_28, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 1759 'select' 'select_ln63_56' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1760 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_57 = select i1 %icmp_ln63_28, i2 %direction_92, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 1760 'select' 'direction_buff_57' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1761 [1/1] (2.43ns)   --->   "%icmp_ln71_28 = icmp_sgt  i17 %max_value_86, i17 %max_value_arr_4_load_3" [max_loop/lsal.cpp:71]   --->   Operation 1761 'icmp' 'icmp_ln71_28' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1762 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_28, void %._crit_edge118_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1762 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 1763 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_86, i2 %max_value_arr_4_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 1763 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_28)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_37 : Operation 1764 [1/1] (0.00ns)   --->   "%shl_ln73_27 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_27, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1764 'bitconcatenate' 'shl_ln73_27' <Predicate = (!icmp_ln37 & icmp_ln71_28)> <Delay = 0.00>
ST_37 : Operation 1765 [1/1] (0.00ns)   --->   "%or_ln73_28 = or i22 %shl_ln73_27, i22 3" [max_loop/lsal.cpp:73]   --->   Operation 1765 'or' 'or_ln73_28' <Predicate = (!icmp_ln37 & icmp_ln71_28)> <Delay = 0.00>
ST_37 : Operation 1766 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_28, i2 %max_index_arr_4_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 1766 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_28)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_37 : Operation 1767 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge118_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1767 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_28)> <Delay = 0.00>
ST_37 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node northwest_29)   --->   "%select_ln43_29 = select i1 %icmp_ln41_29, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1768 'select' 'select_ln43_29' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node northwest_29)   --->   "%sext_ln43_29 = sext i16 %diag_array_1_6_load_3" [max_loop/lsal.cpp:43]   --->   Operation 1769 'sext' 'sext_ln43_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 1770 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_29 = add i17 %select_ln43_29, i17 %sext_ln43_29" [max_loop/lsal.cpp:43]   --->   Operation 1770 'add' 'northwest_29' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1771 [1/2] (3.25ns)   --->   "%diag_array_2_6_load_3 = load i2 %diag_array_2_6_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1771 'load' 'diag_array_2_6_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_37 : Operation 1772 [1/1] (0.00ns)   --->   "%sext_ln44_29 = sext i16 %diag_array_2_6_load_3" [max_loop/lsal.cpp:44]   --->   Operation 1772 'sext' 'sext_ln44_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 1773 [1/1] (2.07ns)   --->   "%west_61 = add i17 %sext_ln44_29, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1773 'add' 'west_61' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1774 [1/2] (3.25ns)   --->   "%max_value_arr_6_load_3 = load i2 %max_value_arr_6_addr_4" [max_loop/lsal.cpp:71]   --->   Operation 1774 'load' 'max_value_arr_6_load_3' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_37 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node max_value_95)   --->   "%select_ln49_62 = select i1 %and_ln49_31, i17 %west, i17 %west_62" [max_loop/lsal.cpp:49]   --->   Operation 1775 'select' 'select_ln49_62' <Predicate = (!icmp_ln37 & icmp_ln49_62)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_63)   --->   "%select_ln49_63 = select i1 %and_ln49_31, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1776 'select' 'select_ln49_63' <Predicate = (!icmp_ln37 & icmp_ln49_62)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_63)   --->   "%direction_62 = select i1 %icmp_ln55_31, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1777 'select' 'direction_62' <Predicate = (!icmp_ln37 & !icmp_ln49_62)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1778 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_95 = select i1 %icmp_ln49_62, i17 %select_ln49_62, i17 %max_value_94" [max_loop/lsal.cpp:49]   --->   Operation 1778 'select' 'max_value_95' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_63)   --->   "%direction_95 = select i1 %icmp_ln49_62, i2 %select_ln49_63, i2 %direction_62" [max_loop/lsal.cpp:49]   --->   Operation 1779 'select' 'direction_95' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1780 [1/1] (2.43ns)   --->   "%icmp_ln63_31 = icmp_sgt  i17 %max_value_95, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1780 'icmp' 'icmp_ln63_31' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1781 [1/1] (0.00ns)   --->   "%trunc_ln65_31 = trunc i17 %max_value_95" [max_loop/lsal.cpp:65]   --->   Operation 1781 'trunc' 'trunc_ln65_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 1782 [1/1] (0.80ns)   --->   "%select_ln63_62 = select i1 %icmp_ln63_31, i16 %trunc_ln65_31, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 1782 'select' 'select_ln63_62' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1783 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_63 = select i1 %icmp_ln63_31, i2 %direction_95, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 1783 'select' 'direction_buff_63' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1784 [1/1] (2.43ns)   --->   "%icmp_ln71_31 = icmp_sgt  i17 %max_value_95, i17 %max_value_arr_7_load_3" [max_loop/lsal.cpp:71]   --->   Operation 1784 'icmp' 'icmp_ln71_31' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1785 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_31, void %._crit_edge124, void" [max_loop/lsal.cpp:71]   --->   Operation 1785 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 1786 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_95, i2 %max_value_arr_7_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 1786 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_37 : Operation 1787 [1/1] (0.00ns)   --->   "%shl_ln73_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_30, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1787 'bitconcatenate' 'shl_ln73_30' <Predicate = (!icmp_ln37 & icmp_ln71_31)> <Delay = 0.00>
ST_37 : Operation 1788 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %shl_ln73_30, i2 %max_index_arr_7_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 1788 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_31)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_37 : Operation 1789 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge124" [max_loop/lsal.cpp:74]   --->   Operation 1789 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_31)> <Delay = 0.00>
ST_37 : Operation 1790 [1/1] (3.25ns)   --->   "%store_ln42 = store i16 %diag_array_2_0_load, i3 %diag_array_1_0_addr_5" [max_loop/lsal.cpp:42]   --->   Operation 1790 'store' 'store_ln42' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_37 : Operation 1791 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_3_load_3, i2 %diag_array_1_3_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1791 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_37 : Operation 1792 [1/1] (3.25ns)   --->   "%store_ln44 = store i16 %diag_array_2_6_load_3, i2 %diag_array_1_6_addr_4" [max_loop/lsal.cpp:44]   --->   Operation 1792 'store' 'store_ln44' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_37 : Operation 1793 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_56, i2 %diag_array_2_4_addr_4" [max_loop/lsal.cpp:63]   --->   Operation 1793 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_37 : Operation 1794 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_62, i2 %diag_array_2_7_addr_4" [max_loop/lsal.cpp:63]   --->   Operation 1794 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 38 <SV = 29> <Delay = 7.27>
ST_38 : Operation 1795 [1/2] (3.25ns)   --->   "%database_buff_5_load_3 = load i14 %database_buff_5_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1795 'load' 'database_buff_5_load_3' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_38 : Operation 1796 [1/2] (3.25ns)   --->   "%database_buff_0_load_3 = load i14 %database_buff_0_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1796 'load' 'database_buff_0_load_3' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_38 : Operation 1797 [1/2] (3.25ns)   --->   "%database_buff_1_load_3 = load i14 %database_buff_1_addr_4" [max_loop/lsal.cpp:41]   --->   Operation 1797 'load' 'database_buff_1_load_3' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_38 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_18)   --->   "%select_ln41_14 = select i1 %icmp_ln41_38, i8 %database_buff_1_load_3, i8 %database_buff_0_load_3" [max_loop/lsal.cpp:41]   --->   Operation 1798 'select' 'select_ln41_14' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_19)   --->   "%select_ln41_16 = select i1 %icmp_ln41_34, i8 %database_buff_5_load_3, i8 %database_buff_4_load_3" [max_loop/lsal.cpp:41]   --->   Operation 1799 'select' 'select_ln41_16' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1800 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_18 = select i1 %or_ln41, i8 %select_ln41_14, i8 %select_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 1800 'select' 'select_ln41_18' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1801 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_19 = select i1 %or_ln41_2, i8 %select_ln41_16, i8 %select_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 1801 'select' 'select_ln41_19' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1802 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_3)   --->   "%select_ln41_20 = select i1 %or_ln41_3, i8 %select_ln41_18, i8 %select_ln41_19" [max_loop/lsal.cpp:41]   --->   Operation 1802 'select' 'select_ln41_20' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1803 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_3 = icmp_eq  i8 %querry_buff_28, i8 %select_ln41_20" [max_loop/lsal.cpp:41]   --->   Operation 1803 'icmp' 'icmp_ln41_3' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1804 [1/1] (0.00ns)   --->   "%database_buff_0_addr_8 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 1804 'getelementptr' 'database_buff_0_addr_8' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_38 : Operation 1805 [1/1] (0.00ns)   --->   "%database_buff_1_addr_8 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 1805 'getelementptr' 'database_buff_1_addr_8' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_38 : Operation 1806 [1/1] (0.00ns)   --->   "%database_buff_5_addr_8 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_7" [max_loop/lsal.cpp:41]   --->   Operation 1806 'getelementptr' 'database_buff_5_addr_8' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_38 : Operation 1807 [2/2] (3.25ns)   --->   "%database_buff_0_load_7 = load i14 %database_buff_0_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1807 'load' 'database_buff_0_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_38 : Operation 1808 [2/2] (3.25ns)   --->   "%database_buff_1_load_7 = load i14 %database_buff_1_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1808 'load' 'database_buff_1_load_7' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_38 : Operation 1809 [2/2] (3.25ns)   --->   "%database_buff_5_load_7 = load i14 %database_buff_5_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1809 'load' 'database_buff_5_load_7' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_38 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln44_7 = sext i16 %diag_array_2_0_load_1" [max_loop/lsal.cpp:44]   --->   Operation 1810 'sext' 'sext_ln44_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1811 [1/1] (2.07ns)   --->   "%west_39 = add i17 %sext_ln44_7, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1811 'add' 'west_39' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_8)   --->   "%select_ln41_55 = select i1 %or_ln41_3, i8 %select_ln41_53, i8 %select_ln41_54" [max_loop/lsal.cpp:41]   --->   Operation 1812 'select' 'select_ln41_55' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1813 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_8 = icmp_eq  i8 %querry_buff_23, i8 %select_ln41_55" [max_loop/lsal.cpp:41]   --->   Operation 1813 'icmp' 'icmp_ln41_8' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node northwest_8)   --->   "%select_ln43_8 = select i1 %icmp_ln41_8, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1814 'select' 'select_ln43_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node northwest_8)   --->   "%sext_ln43_8 = sext i16 %diag_array_1_1_load_1" [max_loop/lsal.cpp:43]   --->   Operation 1815 'sext' 'sext_ln43_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1816 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_8 = add i17 %select_ln43_8, i17 %sext_ln43_8" [max_loop/lsal.cpp:43]   --->   Operation 1816 'add' 'northwest_8' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1817 [1/1] (0.00ns)   --->   "%sext_ln44_8 = sext i16 %diag_array_2_1_load_1" [max_loop/lsal.cpp:44]   --->   Operation 1817 'sext' 'sext_ln44_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1818 [1/1] (2.07ns)   --->   "%west_40 = add i17 %sext_ln44_8, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1818 'add' 'west_40' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1819 [1/1] (2.43ns)   --->   "%icmp_ln49_16 = icmp_slt  i17 %northwest_8, i17 %west_39" [max_loop/lsal.cpp:49]   --->   Operation 1819 'icmp' 'icmp_ln49_16' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1820 [1/1] (2.43ns)   --->   "%icmp_ln49_17 = icmp_slt  i17 %west_39, i17 %west_40" [max_loop/lsal.cpp:49]   --->   Operation 1820 'icmp' 'icmp_ln49_17' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1821 [1/1] (0.97ns)   --->   "%and_ln49_8 = and i1 %icmp_ln49_16, i1 %icmp_ln49_17" [max_loop/lsal.cpp:49]   --->   Operation 1821 'and' 'and_ln49_8' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1822 [1/1] (2.43ns)   --->   "%icmp_ln55_8 = icmp_slt  i17 %northwest_8, i17 %west_40" [max_loop/lsal.cpp:55]   --->   Operation 1822 'icmp' 'icmp_ln55_8' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1823 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_25 = select i1 %icmp_ln55_8, i17 %west_40, i17 %northwest_8" [max_loop/lsal.cpp:58]   --->   Operation 1823 'select' 'max_value_25' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1824 [1/1] (0.00ns)   --->   "%database_buff_5_addr_12 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 1824 'getelementptr' 'database_buff_5_addr_12' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_38 : Operation 1825 [1/1] (0.00ns)   --->   "%database_buff_0_addr_12 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 1825 'getelementptr' 'database_buff_0_addr_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_38 : Operation 1826 [1/1] (0.00ns)   --->   "%database_buff_1_addr_12 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_11" [max_loop/lsal.cpp:41]   --->   Operation 1826 'getelementptr' 'database_buff_1_addr_12' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_38 : Operation 1827 [2/2] (3.25ns)   --->   "%database_buff_5_load_11 = load i14 %database_buff_5_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1827 'load' 'database_buff_5_load_11' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_38 : Operation 1828 [2/2] (3.25ns)   --->   "%database_buff_0_load_11 = load i14 %database_buff_0_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1828 'load' 'database_buff_0_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_38 : Operation 1829 [2/2] (3.25ns)   --->   "%database_buff_1_load_11 = load i14 %database_buff_1_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1829 'load' 'database_buff_1_load_11' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_38 : Operation 1830 [1/2] (3.25ns)   --->   "%database_buff_0_load_16 = load i14 %database_buff_0_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1830 'load' 'database_buff_0_load_16' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_38 : Operation 1831 [1/2] (3.25ns)   --->   "%database_buff_1_load_16 = load i14 %database_buff_1_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1831 'load' 'database_buff_1_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_38 : Operation 1832 [1/2] (3.25ns)   --->   "%database_buff_5_load_16 = load i14 %database_buff_5_addr_17" [max_loop/lsal.cpp:41]   --->   Operation 1832 'load' 'database_buff_5_load_16' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_38 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_109)   --->   "%select_ln41_105 = select i1 %icmp_ln41_38, i8 %database_buff_6_load_16, i8 %database_buff_5_load_16" [max_loop/lsal.cpp:41]   --->   Operation 1833 'select' 'select_ln41_105' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_110)   --->   "%select_ln41_107 = select i1 %icmp_ln41_34, i8 %database_buff_2_load_16, i8 %database_buff_1_load_16" [max_loop/lsal.cpp:41]   --->   Operation 1834 'select' 'select_ln41_107' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1835 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_108 = select i1 %icmp_ln41_32, i8 %database_buff_0_load_16, i8 %database_buff_7_load_16" [max_loop/lsal.cpp:41]   --->   Operation 1835 'select' 'select_ln41_108' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1836 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_109 = select i1 %or_ln41, i8 %select_ln41_105, i8 %select_ln41_106" [max_loop/lsal.cpp:41]   --->   Operation 1836 'select' 'select_ln41_109' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1837 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_110 = select i1 %or_ln41_2, i8 %select_ln41_107, i8 %select_ln41_108" [max_loop/lsal.cpp:41]   --->   Operation 1837 'select' 'select_ln41_110' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln44_18 = sext i16 %diag_array_2_3_load_2" [max_loop/lsal.cpp:44]   --->   Operation 1838 'sext' 'sext_ln44_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1839 [1/1] (2.07ns)   --->   "%west_50 = add i17 %sext_ln44_18, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1839 'add' 'west_50' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node northwest_19)   --->   "%select_ln43_19 = select i1 %icmp_ln41_19, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1840 'select' 'select_ln43_19' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node northwest_19)   --->   "%sext_ln43_19 = sext i16 %diag_array_1_4_load_2" [max_loop/lsal.cpp:43]   --->   Operation 1841 'sext' 'sext_ln43_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1842 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_19 = add i17 %select_ln43_19, i17 %sext_ln43_19" [max_loop/lsal.cpp:43]   --->   Operation 1842 'add' 'northwest_19' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1843 [1/1] (2.43ns)   --->   "%icmp_ln49_38 = icmp_slt  i17 %northwest_19, i17 %west_50" [max_loop/lsal.cpp:49]   --->   Operation 1843 'icmp' 'icmp_ln49_38' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1844 [1/1] (2.43ns)   --->   "%icmp_ln49_39 = icmp_slt  i17 %west_50, i17 %west_51" [max_loop/lsal.cpp:49]   --->   Operation 1844 'icmp' 'icmp_ln49_39' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1845 [1/1] (0.97ns)   --->   "%and_ln49_19 = and i1 %icmp_ln49_38, i1 %icmp_ln49_39" [max_loop/lsal.cpp:49]   --->   Operation 1845 'and' 'and_ln49_19' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node max_value_59)   --->   "%select_ln49_38 = select i1 %and_ln49_19, i17 %west_51, i17 %west_50" [max_loop/lsal.cpp:49]   --->   Operation 1846 'select' 'select_ln49_38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1847 [1/1] (2.43ns)   --->   "%icmp_ln55_19 = icmp_slt  i17 %northwest_19, i17 %west_51" [max_loop/lsal.cpp:55]   --->   Operation 1847 'icmp' 'icmp_ln55_19' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1848 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_58 = select i1 %icmp_ln55_19, i17 %west_51, i17 %northwest_19" [max_loop/lsal.cpp:58]   --->   Operation 1848 'select' 'max_value_58' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1849 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_59 = select i1 %icmp_ln49_38, i17 %select_ln49_38, i17 %max_value_58" [max_loop/lsal.cpp:49]   --->   Operation 1849 'select' 'max_value_59' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1850 [1/1] (0.00ns)   --->   "%trunc_ln65_19 = trunc i17 %max_value_59" [max_loop/lsal.cpp:65]   --->   Operation 1850 'trunc' 'trunc_ln65_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node max_value_62)   --->   "%select_ln49_40 = select i1 %and_ln49_20, i17 %west_52, i17 %west_51" [max_loop/lsal.cpp:49]   --->   Operation 1851 'select' 'select_ln49_40' <Predicate = (!icmp_ln37 & icmp_ln49_40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_41)   --->   "%select_ln49_41 = select i1 %and_ln49_20, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1852 'select' 'select_ln49_41' <Predicate = (!icmp_ln37 & icmp_ln49_40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_41)   --->   "%direction_40 = select i1 %icmp_ln55_20, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1853 'select' 'direction_40' <Predicate = (!icmp_ln37 & !icmp_ln49_40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1854 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_62 = select i1 %icmp_ln49_40, i17 %select_ln49_40, i17 %max_value_61" [max_loop/lsal.cpp:49]   --->   Operation 1854 'select' 'max_value_62' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_41)   --->   "%direction_84 = select i1 %icmp_ln49_40, i2 %select_ln49_41, i2 %direction_40" [max_loop/lsal.cpp:49]   --->   Operation 1855 'select' 'direction_84' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1856 [1/1] (2.43ns)   --->   "%icmp_ln63_20 = icmp_sgt  i17 %max_value_62, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1856 'icmp' 'icmp_ln63_20' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1857 [1/1] (0.00ns)   --->   "%trunc_ln65_20 = trunc i17 %max_value_62" [max_loop/lsal.cpp:65]   --->   Operation 1857 'trunc' 'trunc_ln65_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1858 [1/1] (0.80ns)   --->   "%select_ln63_40 = select i1 %icmp_ln63_20, i16 %trunc_ln65_20, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 1858 'select' 'select_ln63_40' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1859 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_41 = select i1 %icmp_ln63_20, i2 %direction_84, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 1859 'select' 'direction_buff_41' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1860 [1/1] (2.43ns)   --->   "%icmp_ln71_20 = icmp_sgt  i17 %max_value_62, i17 %max_value_arr_4_load_2" [max_loop/lsal.cpp:71]   --->   Operation 1860 'icmp' 'icmp_ln71_20' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1861 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_20, void %._crit_edge102_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1861 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1862 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_62, i2 %max_value_arr_4_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 1862 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_38 : Operation 1863 [1/1] (0.00ns)   --->   "%shl_ln73_19 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_19, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1863 'bitconcatenate' 'shl_ln73_19' <Predicate = (!icmp_ln37 & icmp_ln71_20)> <Delay = 0.00>
ST_38 : Operation 1864 [1/1] (0.00ns)   --->   "%or_ln73_20 = or i22 %shl_ln73_19, i22 11" [max_loop/lsal.cpp:73]   --->   Operation 1864 'or' 'or_ln73_20' <Predicate = (!icmp_ln37 & icmp_ln71_20)> <Delay = 0.00>
ST_38 : Operation 1865 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_20, i2 %max_index_arr_4_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 1865 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_20)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_38 : Operation 1866 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge102_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1866 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_20)> <Delay = 0.00>
ST_38 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node max_value_74)   --->   "%select_ln49_48 = select i1 %and_ln49_24, i17 %west_56, i17 %west_55" [max_loop/lsal.cpp:49]   --->   Operation 1867 'select' 'select_ln49_48' <Predicate = (!icmp_ln37 & icmp_ln49_48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_49)   --->   "%select_ln49_49 = select i1 %and_ln49_24, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1868 'select' 'select_ln49_49' <Predicate = (!icmp_ln37 & icmp_ln49_48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_49)   --->   "%direction_48 = select i1 %icmp_ln55_24, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1869 'select' 'direction_48' <Predicate = (!icmp_ln37 & !icmp_ln49_48)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1870 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_74 = select i1 %icmp_ln49_48, i17 %select_ln49_48, i17 %max_value_73" [max_loop/lsal.cpp:49]   --->   Operation 1870 'select' 'max_value_74' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_49)   --->   "%direction_88 = select i1 %icmp_ln49_48, i2 %select_ln49_49, i2 %direction_48" [max_loop/lsal.cpp:49]   --->   Operation 1871 'select' 'direction_88' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1872 [1/1] (2.43ns)   --->   "%icmp_ln63_24 = icmp_sgt  i17 %max_value_74, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1872 'icmp' 'icmp_ln63_24' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1873 [1/1] (0.00ns)   --->   "%trunc_ln65_24 = trunc i17 %max_value_74" [max_loop/lsal.cpp:65]   --->   Operation 1873 'trunc' 'trunc_ln65_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1874 [1/1] (0.80ns)   --->   "%select_ln63_48 = select i1 %icmp_ln63_24, i16 %trunc_ln65_24, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 1874 'select' 'select_ln63_48' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1875 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_49 = select i1 %icmp_ln63_24, i2 %direction_88, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 1875 'select' 'direction_buff_49' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1876 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %select_ln63_48, i3 %diag_array_3_0_addr_4" [max_loop/lsal.cpp:65]   --->   Operation 1876 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_38 : Operation 1877 [1/1] (2.43ns)   --->   "%icmp_ln71_24 = icmp_sgt  i17 %max_value_74, i17 %max_value_arr_0_load_3" [max_loop/lsal.cpp:71]   --->   Operation 1877 'icmp' 'icmp_ln71_24' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1878 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_24, void %._crit_edge110_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1878 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1879 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_74, i2 %max_value_arr_0_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 1879 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_38 : Operation 1880 [1/1] (0.00ns)   --->   "%shl_ln73_23 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_23, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1880 'bitconcatenate' 'shl_ln73_23' <Predicate = (!icmp_ln37 & icmp_ln71_24)> <Delay = 0.00>
ST_38 : Operation 1881 [1/1] (0.00ns)   --->   "%or_ln73_24 = or i22 %shl_ln73_23, i22 7" [max_loop/lsal.cpp:73]   --->   Operation 1881 'or' 'or_ln73_24' <Predicate = (!icmp_ln37 & icmp_ln71_24)> <Delay = 0.00>
ST_38 : Operation 1882 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_24, i2 %max_index_arr_0_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 1882 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_24)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_38 : Operation 1883 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge110_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1883 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_24)> <Delay = 0.00>
ST_38 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_51)   --->   "%select_ln49_51 = select i1 %and_ln49_25, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1884 'select' 'select_ln49_51' <Predicate = (!icmp_ln37 & icmp_ln49_50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_51)   --->   "%direction_50 = select i1 %icmp_ln55_25, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1885 'select' 'direction_50' <Predicate = (!icmp_ln37 & !icmp_ln49_50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_51)   --->   "%direction_89 = select i1 %icmp_ln49_50, i2 %select_ln49_51, i2 %direction_50" [max_loop/lsal.cpp:49]   --->   Operation 1886 'select' 'direction_89' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1887 [1/1] (2.43ns)   --->   "%icmp_ln63_25 = icmp_sgt  i17 %max_value_77, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1887 'icmp' 'icmp_ln63_25' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1888 [1/1] (0.80ns)   --->   "%select_ln63_50 = select i1 %icmp_ln63_25, i16 %trunc_ln65_25, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 1888 'select' 'select_ln63_50' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1889 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_51 = select i1 %icmp_ln63_25, i2 %direction_89, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 1889 'select' 'direction_buff_51' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1890 [1/1] (0.00ns)   --->   "%zext_ln63_25 = zext i2 %direction_buff_51" [max_loop/lsal.cpp:63]   --->   Operation 1890 'zext' 'zext_ln63_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1891 [1/1] (2.43ns)   --->   "%icmp_ln71_25 = icmp_sgt  i17 %max_value_77, i17 %max_value_arr_1_load_3" [max_loop/lsal.cpp:71]   --->   Operation 1891 'icmp' 'icmp_ln71_25' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1892 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_25, void %._crit_edge112_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1892 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1893 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_77, i2 %max_value_arr_1_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 1893 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_38 : Operation 1894 [1/1] (0.00ns)   --->   "%shl_ln73_24 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_24, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1894 'bitconcatenate' 'shl_ln73_24' <Predicate = (!icmp_ln37 & icmp_ln71_25)> <Delay = 0.00>
ST_38 : Operation 1895 [1/1] (0.00ns)   --->   "%or_ln73_25 = or i22 %shl_ln73_24, i22 6" [max_loop/lsal.cpp:73]   --->   Operation 1895 'or' 'or_ln73_25' <Predicate = (!icmp_ln37 & icmp_ln71_25)> <Delay = 0.00>
ST_38 : Operation 1896 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_25, i2 %max_index_arr_1_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 1896 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_25)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_38 : Operation 1897 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge112_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1897 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_25)> <Delay = 0.00>
ST_38 : Operation 1898 [1/1] (0.00ns)   --->   "%zext_ln63_28 = zext i2 %direction_buff_57" [max_loop/lsal.cpp:63]   --->   Operation 1898 'zext' 'zext_ln63_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1899 [1/1] (2.43ns)   --->   "%icmp_ln49_58 = icmp_slt  i17 %northwest_29, i17 %west_60" [max_loop/lsal.cpp:49]   --->   Operation 1899 'icmp' 'icmp_ln49_58' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1900 [1/1] (2.43ns)   --->   "%icmp_ln49_59 = icmp_slt  i17 %west_60, i17 %west_61" [max_loop/lsal.cpp:49]   --->   Operation 1900 'icmp' 'icmp_ln49_59' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1901 [1/1] (0.97ns)   --->   "%and_ln49_29 = and i1 %icmp_ln49_58, i1 %icmp_ln49_59" [max_loop/lsal.cpp:49]   --->   Operation 1901 'and' 'and_ln49_29' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node max_value_89)   --->   "%select_ln49_58 = select i1 %and_ln49_29, i17 %west_61, i17 %west_60" [max_loop/lsal.cpp:49]   --->   Operation 1902 'select' 'select_ln49_58' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1903 [1/1] (2.43ns)   --->   "%icmp_ln55_29 = icmp_slt  i17 %northwest_29, i17 %west_61" [max_loop/lsal.cpp:55]   --->   Operation 1903 'icmp' 'icmp_ln55_29' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1904 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_88 = select i1 %icmp_ln55_29, i17 %west_61, i17 %northwest_29" [max_loop/lsal.cpp:58]   --->   Operation 1904 'select' 'max_value_88' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1905 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_89 = select i1 %icmp_ln49_58, i17 %select_ln49_58, i17 %max_value_88" [max_loop/lsal.cpp:49]   --->   Operation 1905 'select' 'max_value_89' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1906 [1/1] (0.00ns)   --->   "%trunc_ln65_29 = trunc i17 %max_value_89" [max_loop/lsal.cpp:65]   --->   Operation 1906 'trunc' 'trunc_ln65_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1907 [1/1] (2.43ns)   --->   "%icmp_ln71_29 = icmp_sgt  i17 %max_value_89, i17 %max_value_arr_5_load_3" [max_loop/lsal.cpp:71]   --->   Operation 1907 'icmp' 'icmp_ln71_29' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1908 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_29, void %._crit_edge120_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1908 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1909 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %k, i5 0" [max_loop/lsal.cpp:76]   --->   Operation 1909 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1910 [1/1] (0.00ns)   --->   "%or_ln76_24 = or i22 %shl_ln1, i22 25" [max_loop/lsal.cpp:76]   --->   Operation 1910 'or' 'or_ln76_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1911 [1/1] (0.00ns)   --->   "%zext_ln76_25 = zext i22 %or_ln76_24" [max_loop/lsal.cpp:76]   --->   Operation 1911 'zext' 'zext_ln76_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1912 [1/1] (0.00ns)   --->   "%direction_matrix_addr_25 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_25" [max_loop/lsal.cpp:76]   --->   Operation 1912 'getelementptr' 'direction_matrix_addr_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1913 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_25, i22 %direction_matrix_addr_25" [max_loop/lsal.cpp:76]   --->   Operation 1913 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_38 : Operation 1914 [1/1] (0.00ns)   --->   "%or_ln76_27 = or i22 %shl_ln1, i22 28" [max_loop/lsal.cpp:76]   --->   Operation 1914 'or' 'or_ln76_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1915 [1/1] (0.00ns)   --->   "%zext_ln76_28 = zext i22 %or_ln76_27" [max_loop/lsal.cpp:76]   --->   Operation 1915 'zext' 'zext_ln76_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1916 [1/1] (0.00ns)   --->   "%direction_matrix_addr_28 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_28" [max_loop/lsal.cpp:76]   --->   Operation 1916 'getelementptr' 'direction_matrix_addr_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_38 : Operation 1917 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_28, i22 %direction_matrix_addr_28" [max_loop/lsal.cpp:76]   --->   Operation 1917 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_38 : Operation 1918 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_40, i2 %diag_array_2_4_addr_3" [max_loop/lsal.cpp:63]   --->   Operation 1918 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_38 : Operation 1919 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_48, i3 %diag_array_2_0_addr_4" [max_loop/lsal.cpp:63]   --->   Operation 1919 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_38 : Operation 1920 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_50, i2 %diag_array_2_1_addr_4" [max_loop/lsal.cpp:63]   --->   Operation 1920 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 39 <SV = 30> <Delay = 7.27>
ST_39 : Operation 1921 [1/1] (0.00ns)   --->   "%sext_ln44_2 = sext i16 %diag_array_2_3_load" [max_loop/lsal.cpp:44]   --->   Operation 1921 'sext' 'sext_ln44_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 1922 [1/1] (2.07ns)   --->   "%west_34 = add i17 %sext_ln44_2, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1922 'add' 'west_34' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node northwest_3)   --->   "%select_ln43_3 = select i1 %icmp_ln41_3, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1923 'select' 'select_ln43_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node northwest_3)   --->   "%sext_ln43_3 = sext i16 %diag_array_1_4_load" [max_loop/lsal.cpp:43]   --->   Operation 1924 'sext' 'sext_ln43_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 1925 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_3 = add i17 %select_ln43_3, i17 %sext_ln43_3" [max_loop/lsal.cpp:43]   --->   Operation 1925 'add' 'northwest_3' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln44_3 = sext i16 %diag_array_2_4_load" [max_loop/lsal.cpp:44]   --->   Operation 1926 'sext' 'sext_ln44_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 1927 [1/1] (2.07ns)   --->   "%west_35 = add i17 %sext_ln44_3, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1927 'add' 'west_35' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1928 [1/1] (2.43ns)   --->   "%icmp_ln49_6 = icmp_slt  i17 %northwest_3, i17 %west_34" [max_loop/lsal.cpp:49]   --->   Operation 1928 'icmp' 'icmp_ln49_6' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1929 [1/1] (2.43ns)   --->   "%icmp_ln49_7 = icmp_slt  i17 %west_34, i17 %west_35" [max_loop/lsal.cpp:49]   --->   Operation 1929 'icmp' 'icmp_ln49_7' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1930 [1/1] (0.97ns)   --->   "%and_ln49_3 = and i1 %icmp_ln49_6, i1 %icmp_ln49_7" [max_loop/lsal.cpp:49]   --->   Operation 1930 'and' 'and_ln49_3' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node max_value_11)   --->   "%select_ln49_6 = select i1 %and_ln49_3, i17 %west_35, i17 %west_34" [max_loop/lsal.cpp:49]   --->   Operation 1931 'select' 'select_ln49_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1932 [1/1] (2.43ns)   --->   "%icmp_ln55_3 = icmp_slt  i17 %northwest_3, i17 %west_35" [max_loop/lsal.cpp:55]   --->   Operation 1932 'icmp' 'icmp_ln55_3' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1933 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_10 = select i1 %icmp_ln55_3, i17 %west_35, i17 %northwest_3" [max_loop/lsal.cpp:58]   --->   Operation 1933 'select' 'max_value_10' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1934 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_11 = select i1 %icmp_ln49_6, i17 %select_ln49_6, i17 %max_value_10" [max_loop/lsal.cpp:49]   --->   Operation 1934 'select' 'max_value_11' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1935 [1/1] (0.00ns)   --->   "%trunc_ln65_3 = trunc i17 %max_value_11" [max_loop/lsal.cpp:65]   --->   Operation 1935 'trunc' 'trunc_ln65_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 1936 [1/2] (3.25ns)   --->   "%database_buff_0_load_7 = load i14 %database_buff_0_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1936 'load' 'database_buff_0_load_7' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_39 : Operation 1937 [1/2] (3.25ns)   --->   "%database_buff_1_load_7 = load i14 %database_buff_1_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1937 'load' 'database_buff_1_load_7' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_39 : Operation 1938 [1/2] (3.25ns)   --->   "%database_buff_5_load_7 = load i14 %database_buff_5_addr_8" [max_loop/lsal.cpp:41]   --->   Operation 1938 'load' 'database_buff_5_load_7' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_39 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_46)   --->   "%select_ln41_42 = select i1 %icmp_ln41_38, i8 %database_buff_5_load_7, i8 %database_buff_4_load_7" [max_loop/lsal.cpp:41]   --->   Operation 1939 'select' 'select_ln41_42' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_47)   --->   "%select_ln41_44 = select i1 %icmp_ln41_34, i8 %database_buff_1_load_7, i8 %database_buff_0_load_7" [max_loop/lsal.cpp:41]   --->   Operation 1940 'select' 'select_ln41_44' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1941 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_46 = select i1 %or_ln41, i8 %select_ln41_42, i8 %select_ln41_43" [max_loop/lsal.cpp:41]   --->   Operation 1941 'select' 'select_ln41_46' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1942 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_47 = select i1 %or_ln41_2, i8 %select_ln41_44, i8 %select_ln41_45" [max_loop/lsal.cpp:41]   --->   Operation 1942 'select' 'select_ln41_47' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_7)   --->   "%select_ln41_48 = select i1 %or_ln41_3, i8 %select_ln41_46, i8 %select_ln41_47" [max_loop/lsal.cpp:41]   --->   Operation 1943 'select' 'select_ln41_48' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1944 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_7 = icmp_eq  i8 %querry_buff_24, i8 %select_ln41_48" [max_loop/lsal.cpp:41]   --->   Operation 1944 'icmp' 'icmp_ln41_7' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node max_value_26)   --->   "%select_ln49_16 = select i1 %and_ln49_8, i17 %west_40, i17 %west_39" [max_loop/lsal.cpp:49]   --->   Operation 1945 'select' 'select_ln49_16' <Predicate = (!icmp_ln37 & icmp_ln49_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_17)   --->   "%select_ln49_17 = select i1 %and_ln49_8, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1946 'select' 'select_ln49_17' <Predicate = (!icmp_ln37 & icmp_ln49_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_17)   --->   "%direction_16 = select i1 %icmp_ln55_8, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1947 'select' 'direction_16' <Predicate = (!icmp_ln37 & !icmp_ln49_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1948 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_26 = select i1 %icmp_ln49_16, i17 %select_ln49_16, i17 %max_value_25" [max_loop/lsal.cpp:49]   --->   Operation 1948 'select' 'max_value_26' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_17)   --->   "%direction_72 = select i1 %icmp_ln49_16, i2 %select_ln49_17, i2 %direction_16" [max_loop/lsal.cpp:49]   --->   Operation 1949 'select' 'direction_72' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1950 [1/1] (2.43ns)   --->   "%icmp_ln63_8 = icmp_sgt  i17 %max_value_26, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1950 'icmp' 'icmp_ln63_8' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1951 [1/1] (0.00ns)   --->   "%trunc_ln65_8 = trunc i17 %max_value_26" [max_loop/lsal.cpp:65]   --->   Operation 1951 'trunc' 'trunc_ln65_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 1952 [1/1] (0.80ns)   --->   "%select_ln63_16 = select i1 %icmp_ln63_8, i16 %trunc_ln65_8, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 1952 'select' 'select_ln63_16' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1953 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_17 = select i1 %icmp_ln63_8, i2 %direction_72, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 1953 'select' 'direction_buff_17' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1954 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %select_ln63_16, i3 %diag_array_3_0_addr_2" [max_loop/lsal.cpp:65]   --->   Operation 1954 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_39 : Operation 1955 [1/1] (2.43ns)   --->   "%icmp_ln71_8 = icmp_sgt  i17 %max_value_26, i17 %max_value_arr_0_load_1" [max_loop/lsal.cpp:71]   --->   Operation 1955 'icmp' 'icmp_ln71_8' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1956 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_8, void %._crit_edge78_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1956 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 1957 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_26, i2 %max_value_arr_0_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 1957 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_8)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_39 : Operation 1958 [1/1] (0.00ns)   --->   "%shl_ln73_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_7, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 1958 'bitconcatenate' 'shl_ln73_8' <Predicate = (!icmp_ln37 & icmp_ln71_8)> <Delay = 0.00>
ST_39 : Operation 1959 [1/1] (0.00ns)   --->   "%or_ln73_8 = or i22 %shl_ln73_8, i22 23" [max_loop/lsal.cpp:73]   --->   Operation 1959 'or' 'or_ln73_8' <Predicate = (!icmp_ln37 & icmp_ln71_8)> <Delay = 0.00>
ST_39 : Operation 1960 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_8, i2 %max_index_arr_0_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 1960 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_8)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_39 : Operation 1961 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge78_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 1961 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_8)> <Delay = 0.00>
ST_39 : Operation 1962 [1/2] (3.25ns)   --->   "%database_buff_5_load_11 = load i14 %database_buff_5_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1962 'load' 'database_buff_5_load_11' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_39 : Operation 1963 [1/2] (3.25ns)   --->   "%database_buff_0_load_11 = load i14 %database_buff_0_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1963 'load' 'database_buff_0_load_11' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_39 : Operation 1964 [1/2] (3.25ns)   --->   "%database_buff_1_load_11 = load i14 %database_buff_1_addr_12" [max_loop/lsal.cpp:41]   --->   Operation 1964 'load' 'database_buff_1_load_11' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_39 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_74)   --->   "%select_ln41_70 = select i1 %icmp_ln41_38, i8 %database_buff_1_load_11, i8 %database_buff_0_load_11" [max_loop/lsal.cpp:41]   --->   Operation 1965 'select' 'select_ln41_70' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_75)   --->   "%select_ln41_72 = select i1 %icmp_ln41_34, i8 %database_buff_5_load_11, i8 %database_buff_4_load_11" [max_loop/lsal.cpp:41]   --->   Operation 1966 'select' 'select_ln41_72' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1967 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_74 = select i1 %or_ln41, i8 %select_ln41_70, i8 %select_ln41_71" [max_loop/lsal.cpp:41]   --->   Operation 1967 'select' 'select_ln41_74' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1968 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_75 = select i1 %or_ln41_2, i8 %select_ln41_72, i8 %select_ln41_73" [max_loop/lsal.cpp:41]   --->   Operation 1968 'select' 'select_ln41_75' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_11)   --->   "%select_ln41_76 = select i1 %or_ln41_3, i8 %select_ln41_74, i8 %select_ln41_75" [max_loop/lsal.cpp:41]   --->   Operation 1969 'select' 'select_ln41_76' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1970 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_11 = icmp_eq  i8 %querry_buff_20, i8 %select_ln41_76" [max_loop/lsal.cpp:41]   --->   Operation 1970 'icmp' 'icmp_ln41_11' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1971 [1/1] (0.00ns)   --->   "%database_buff_0_addr_16 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 1971 'getelementptr' 'database_buff_0_addr_16' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_39 : Operation 1972 [1/1] (0.00ns)   --->   "%database_buff_1_addr_16 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 1972 'getelementptr' 'database_buff_1_addr_16' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_39 : Operation 1973 [1/1] (0.00ns)   --->   "%database_buff_5_addr_16 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_15" [max_loop/lsal.cpp:41]   --->   Operation 1973 'getelementptr' 'database_buff_5_addr_16' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_39 : Operation 1974 [2/2] (3.25ns)   --->   "%database_buff_0_load_15 = load i14 %database_buff_0_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1974 'load' 'database_buff_0_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_39 : Operation 1975 [2/2] (3.25ns)   --->   "%database_buff_1_load_15 = load i14 %database_buff_1_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1975 'load' 'database_buff_1_load_15' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_39 : Operation 1976 [2/2] (3.25ns)   --->   "%database_buff_5_load_15 = load i14 %database_buff_5_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 1976 'load' 'database_buff_5_load_15' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_39 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln44_15 = sext i16 %diag_array_2_0_load_2" [max_loop/lsal.cpp:44]   --->   Operation 1977 'sext' 'sext_ln44_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 1978 [1/1] (2.07ns)   --->   "%west_47 = add i17 %sext_ln44_15, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1978 'add' 'west_47' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_16)   --->   "%select_ln41_111 = select i1 %or_ln41_3, i8 %select_ln41_109, i8 %select_ln41_110" [max_loop/lsal.cpp:41]   --->   Operation 1979 'select' 'select_ln41_111' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1980 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_16 = icmp_eq  i8 %querry_buff_15, i8 %select_ln41_111" [max_loop/lsal.cpp:41]   --->   Operation 1980 'icmp' 'icmp_ln41_16' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node northwest_16)   --->   "%select_ln43_16 = select i1 %icmp_ln41_16, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 1981 'select' 'select_ln43_16' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node northwest_16)   --->   "%sext_ln43_16 = sext i16 %diag_array_1_1_load_2" [max_loop/lsal.cpp:43]   --->   Operation 1982 'sext' 'sext_ln43_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 1983 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_16 = add i17 %select_ln43_16, i17 %sext_ln43_16" [max_loop/lsal.cpp:43]   --->   Operation 1983 'add' 'northwest_16' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln44_16 = sext i16 %diag_array_2_1_load_2" [max_loop/lsal.cpp:44]   --->   Operation 1984 'sext' 'sext_ln44_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 1985 [1/1] (2.07ns)   --->   "%west_48 = add i17 %sext_ln44_16, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 1985 'add' 'west_48' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1986 [1/1] (2.43ns)   --->   "%icmp_ln49_32 = icmp_slt  i17 %northwest_16, i17 %west_47" [max_loop/lsal.cpp:49]   --->   Operation 1986 'icmp' 'icmp_ln49_32' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1987 [1/1] (2.43ns)   --->   "%icmp_ln49_33 = icmp_slt  i17 %west_47, i17 %west_48" [max_loop/lsal.cpp:49]   --->   Operation 1987 'icmp' 'icmp_ln49_33' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1988 [1/1] (0.97ns)   --->   "%and_ln49_16 = and i1 %icmp_ln49_32, i1 %icmp_ln49_33" [max_loop/lsal.cpp:49]   --->   Operation 1988 'and' 'and_ln49_16' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1989 [1/1] (2.43ns)   --->   "%icmp_ln55_16 = icmp_slt  i17 %northwest_16, i17 %west_48" [max_loop/lsal.cpp:55]   --->   Operation 1989 'icmp' 'icmp_ln55_16' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1990 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_49 = select i1 %icmp_ln55_16, i17 %west_48, i17 %northwest_16" [max_loop/lsal.cpp:58]   --->   Operation 1990 'select' 'max_value_49' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_39)   --->   "%select_ln49_39 = select i1 %and_ln49_19, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 1991 'select' 'select_ln49_39' <Predicate = (!icmp_ln37 & icmp_ln49_38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_39)   --->   "%direction_38 = select i1 %icmp_ln55_19, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 1992 'select' 'direction_38' <Predicate = (!icmp_ln37 & !icmp_ln49_38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_39)   --->   "%direction_83 = select i1 %icmp_ln49_38, i2 %select_ln49_39, i2 %direction_38" [max_loop/lsal.cpp:49]   --->   Operation 1993 'select' 'direction_83' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1994 [1/1] (2.43ns)   --->   "%icmp_ln63_19 = icmp_sgt  i17 %max_value_59, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 1994 'icmp' 'icmp_ln63_19' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1995 [1/1] (0.80ns)   --->   "%select_ln63_38 = select i1 %icmp_ln63_19, i16 %trunc_ln65_19, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 1995 'select' 'select_ln63_38' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1996 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_39 = select i1 %icmp_ln63_19, i2 %direction_83, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 1996 'select' 'direction_buff_39' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1997 [1/1] (0.00ns)   --->   "%zext_ln63_19 = zext i2 %direction_buff_39" [max_loop/lsal.cpp:63]   --->   Operation 1997 'zext' 'zext_ln63_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 1998 [1/1] (2.43ns)   --->   "%icmp_ln71_19 = icmp_sgt  i17 %max_value_59, i17 %max_value_arr_3_load_2" [max_loop/lsal.cpp:71]   --->   Operation 1998 'icmp' 'icmp_ln71_19' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1999 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_19, void %._crit_edge100_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 1999 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2000 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_59, i2 %max_value_arr_3_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 2000 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_19)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_39 : Operation 2001 [1/1] (0.00ns)   --->   "%shl_ln73_18 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_18, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2001 'bitconcatenate' 'shl_ln73_18' <Predicate = (!icmp_ln37 & icmp_ln71_19)> <Delay = 0.00>
ST_39 : Operation 2002 [1/1] (0.00ns)   --->   "%or_ln73_19 = or i22 %shl_ln73_18, i22 12" [max_loop/lsal.cpp:73]   --->   Operation 2002 'or' 'or_ln73_19' <Predicate = (!icmp_ln37 & icmp_ln71_19)> <Delay = 0.00>
ST_39 : Operation 2003 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_19, i2 %max_index_arr_3_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 2003 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_19)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_39 : Operation 2004 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge100_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2004 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_19)> <Delay = 0.00>
ST_39 : Operation 2005 [1/1] (0.00ns)   --->   "%zext_ln63_20 = zext i2 %direction_buff_41" [max_loop/lsal.cpp:63]   --->   Operation 2005 'zext' 'zext_ln63_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2006 [1/1] (0.00ns)   --->   "%database_buff_0_addr_24 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 2006 'getelementptr' 'database_buff_0_addr_24' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_39 : Operation 2007 [1/1] (0.00ns)   --->   "%database_buff_1_addr_24 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 2007 'getelementptr' 'database_buff_1_addr_24' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_39 : Operation 2008 [1/1] (0.00ns)   --->   "%database_buff_5_addr_24 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_23" [max_loop/lsal.cpp:41]   --->   Operation 2008 'getelementptr' 'database_buff_5_addr_24' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_39 : Operation 2009 [2/2] (3.25ns)   --->   "%database_buff_0_load_23 = load i14 %database_buff_0_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 2009 'load' 'database_buff_0_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_39 : Operation 2010 [2/2] (3.25ns)   --->   "%database_buff_1_load_23 = load i14 %database_buff_1_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 2010 'load' 'database_buff_1_load_23' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_39 : Operation 2011 [2/2] (3.25ns)   --->   "%database_buff_5_load_23 = load i14 %database_buff_5_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 2011 'load' 'database_buff_5_load_23' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_39 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_59)   --->   "%select_ln49_59 = select i1 %and_ln49_29, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2012 'select' 'select_ln49_59' <Predicate = (!icmp_ln37 & icmp_ln49_58)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_59)   --->   "%direction_58 = select i1 %icmp_ln55_29, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2013 'select' 'direction_58' <Predicate = (!icmp_ln37 & !icmp_ln49_58)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_59)   --->   "%direction_93 = select i1 %icmp_ln49_58, i2 %select_ln49_59, i2 %direction_58" [max_loop/lsal.cpp:49]   --->   Operation 2014 'select' 'direction_93' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2015 [1/1] (2.43ns)   --->   "%icmp_ln63_29 = icmp_sgt  i17 %max_value_89, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2015 'icmp' 'icmp_ln63_29' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2016 [1/1] (0.80ns)   --->   "%select_ln63_58 = select i1 %icmp_ln63_29, i16 %trunc_ln65_29, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2016 'select' 'select_ln63_58' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2017 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_59 = select i1 %icmp_ln63_29, i2 %direction_93, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2017 'select' 'direction_buff_59' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2018 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_89, i2 %max_value_arr_5_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 2018 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_39 : Operation 2019 [1/1] (0.00ns)   --->   "%shl_ln73_28 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_28, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2019 'bitconcatenate' 'shl_ln73_28' <Predicate = (!icmp_ln37 & icmp_ln71_29)> <Delay = 0.00>
ST_39 : Operation 2020 [1/1] (0.00ns)   --->   "%or_ln73_29 = or i22 %shl_ln73_28, i22 2" [max_loop/lsal.cpp:73]   --->   Operation 2020 'or' 'or_ln73_29' <Predicate = (!icmp_ln37 & icmp_ln71_29)> <Delay = 0.00>
ST_39 : Operation 2021 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_29, i2 %max_index_arr_5_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 2021 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_29)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_39 : Operation 2022 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge120_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2022 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_29)> <Delay = 0.00>
ST_39 : Operation 2023 [1/1] (0.00ns)   --->   "%or_ln76_18 = or i22 %shl_ln1, i22 19" [max_loop/lsal.cpp:76]   --->   Operation 2023 'or' 'or_ln76_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2024 [1/1] (0.00ns)   --->   "%zext_ln76_19 = zext i22 %or_ln76_18" [max_loop/lsal.cpp:76]   --->   Operation 2024 'zext' 'zext_ln76_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2025 [1/1] (0.00ns)   --->   "%direction_matrix_addr_19 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_19" [max_loop/lsal.cpp:76]   --->   Operation 2025 'getelementptr' 'direction_matrix_addr_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2026 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_19, i22 %direction_matrix_addr_19" [max_loop/lsal.cpp:76]   --->   Operation 2026 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_39 : Operation 2027 [1/1] (0.00ns)   --->   "%or_ln76_19 = or i22 %shl_ln1, i22 20" [max_loop/lsal.cpp:76]   --->   Operation 2027 'or' 'or_ln76_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2028 [1/1] (0.00ns)   --->   "%zext_ln76_20 = zext i22 %or_ln76_19" [max_loop/lsal.cpp:76]   --->   Operation 2028 'zext' 'zext_ln76_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2029 [1/1] (0.00ns)   --->   "%direction_matrix_addr_20 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_20" [max_loop/lsal.cpp:76]   --->   Operation 2029 'getelementptr' 'direction_matrix_addr_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_39 : Operation 2030 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_20, i22 %direction_matrix_addr_20" [max_loop/lsal.cpp:76]   --->   Operation 2030 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_39 : Operation 2031 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_16, i3 %diag_array_2_0_addr_2" [max_loop/lsal.cpp:63]   --->   Operation 2031 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_39 : Operation 2032 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_38, i2 %diag_array_2_3_addr_3" [max_loop/lsal.cpp:63]   --->   Operation 2032 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_39 : Operation 2033 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_58, i2 %diag_array_2_5_addr_4" [max_loop/lsal.cpp:63]   --->   Operation 2033 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 40 <SV = 31> <Delay = 7.27>
ST_40 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_7)   --->   "%select_ln49_7 = select i1 %and_ln49_3, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2034 'select' 'select_ln49_7' <Predicate = (!icmp_ln37 & icmp_ln49_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_7)   --->   "%direction_6 = select i1 %icmp_ln55_3, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2035 'select' 'direction_6' <Predicate = (!icmp_ln37 & !icmp_ln49_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_7)   --->   "%direction_67 = select i1 %icmp_ln49_6, i2 %select_ln49_7, i2 %direction_6" [max_loop/lsal.cpp:49]   --->   Operation 2036 'select' 'direction_67' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2037 [1/1] (2.43ns)   --->   "%icmp_ln63_3 = icmp_sgt  i17 %max_value_11, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2037 'icmp' 'icmp_ln63_3' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2038 [1/1] (0.80ns)   --->   "%select_ln63_6 = select i1 %icmp_ln63_3, i16 %trunc_ln65_3, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2038 'select' 'select_ln63_6' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2039 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_7 = select i1 %icmp_ln63_3, i2 %direction_67, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2039 'select' 'direction_buff_7' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2040 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i2 %direction_buff_7" [max_loop/lsal.cpp:63]   --->   Operation 2040 'zext' 'zext_ln63_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2041 [1/1] (2.43ns)   --->   "%icmp_ln71_3 = icmp_sgt  i17 %max_value_11, i17 %max_value_arr_3_load" [max_loop/lsal.cpp:71]   --->   Operation 2041 'icmp' 'icmp_ln71_3' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2042 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_3, void %._crit_edge68_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2042 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2043 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_11, i2 %max_value_arr_3_addr_1" [max_loop/lsal.cpp:72]   --->   Operation 2043 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_40 : Operation 2044 [1/1] (0.00ns)   --->   "%shl_ln73_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_2, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2044 'bitconcatenate' 'shl_ln73_3' <Predicate = (!icmp_ln37 & icmp_ln71_3)> <Delay = 0.00>
ST_40 : Operation 2045 [1/1] (0.00ns)   --->   "%or_ln73_3 = or i22 %shl_ln73_3, i22 28" [max_loop/lsal.cpp:73]   --->   Operation 2045 'or' 'or_ln73_3' <Predicate = (!icmp_ln37 & icmp_ln71_3)> <Delay = 0.00>
ST_40 : Operation 2046 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_3, i2 %max_index_arr_3_addr" [max_loop/lsal.cpp:73]   --->   Operation 2046 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_40 : Operation 2047 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge68_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2047 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_3)> <Delay = 0.00>
ST_40 : Operation 2048 [1/1] (0.00ns)   --->   "%database_buff_5_addr_5 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 2048 'getelementptr' 'database_buff_5_addr_5' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_40 : Operation 2049 [1/1] (0.00ns)   --->   "%database_buff_0_addr_5 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 2049 'getelementptr' 'database_buff_0_addr_5' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_40 : Operation 2050 [1/1] (0.00ns)   --->   "%database_buff_1_addr_5 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_4" [max_loop/lsal.cpp:41]   --->   Operation 2050 'getelementptr' 'database_buff_1_addr_5' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_40 : Operation 2051 [2/2] (3.25ns)   --->   "%database_buff_5_load_4 = load i14 %database_buff_5_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 2051 'load' 'database_buff_5_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_40 : Operation 2052 [2/2] (3.25ns)   --->   "%database_buff_0_load_4 = load i14 %database_buff_0_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 2052 'load' 'database_buff_0_load_4' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_40 : Operation 2053 [2/2] (3.25ns)   --->   "%database_buff_1_load_4 = load i14 %database_buff_1_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 2053 'load' 'database_buff_1_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_40 : Operation 2054 [1/1] (0.00ns)   --->   "%sext_ln44_6 = sext i16 %diag_array_2_7_load" [max_loop/lsal.cpp:44]   --->   Operation 2054 'sext' 'sext_ln44_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2055 [1/1] (2.07ns)   --->   "%west_38 = add i17 %sext_ln44_6, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2055 'add' 'west_38' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node northwest_7)   --->   "%select_ln43_7 = select i1 %icmp_ln41_7, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2056 'select' 'select_ln43_7' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node northwest_7)   --->   "%sext_ln43_7 = sext i16 %diag_array_1_0_load" [max_loop/lsal.cpp:43]   --->   Operation 2057 'sext' 'sext_ln43_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2058 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_7 = add i17 %select_ln43_7, i17 %sext_ln43_7" [max_loop/lsal.cpp:43]   --->   Operation 2058 'add' 'northwest_7' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2059 [1/1] (2.43ns)   --->   "%icmp_ln49_14 = icmp_slt  i17 %northwest_7, i17 %west_38" [max_loop/lsal.cpp:49]   --->   Operation 2059 'icmp' 'icmp_ln49_14' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2060 [1/1] (2.43ns)   --->   "%icmp_ln49_15 = icmp_slt  i17 %west_38, i17 %west_39" [max_loop/lsal.cpp:49]   --->   Operation 2060 'icmp' 'icmp_ln49_15' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2061 [1/1] (0.97ns)   --->   "%and_ln49_7 = and i1 %icmp_ln49_14, i1 %icmp_ln49_15" [max_loop/lsal.cpp:49]   --->   Operation 2061 'and' 'and_ln49_7' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node max_value_23)   --->   "%select_ln49_14 = select i1 %and_ln49_7, i17 %west_39, i17 %west_38" [max_loop/lsal.cpp:49]   --->   Operation 2062 'select' 'select_ln49_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2063 [1/1] (2.43ns)   --->   "%icmp_ln55_7 = icmp_slt  i17 %northwest_7, i17 %west_39" [max_loop/lsal.cpp:55]   --->   Operation 2063 'icmp' 'icmp_ln55_7' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2064 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_22 = select i1 %icmp_ln55_7, i17 %west_39, i17 %northwest_7" [max_loop/lsal.cpp:58]   --->   Operation 2064 'select' 'max_value_22' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2065 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_23 = select i1 %icmp_ln49_14, i17 %select_ln49_14, i17 %max_value_22" [max_loop/lsal.cpp:49]   --->   Operation 2065 'select' 'max_value_23' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2066 [1/1] (0.00ns)   --->   "%trunc_ln65_7 = trunc i17 %max_value_23" [max_loop/lsal.cpp:65]   --->   Operation 2066 'trunc' 'trunc_ln65_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2067 [1/1] (0.00ns)   --->   "%zext_ln63_8 = zext i2 %direction_buff_17" [max_loop/lsal.cpp:63]   --->   Operation 2067 'zext' 'zext_ln63_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2068 [1/1] (0.00ns)   --->   "%sext_ln44_10 = sext i16 %diag_array_2_3_load_1" [max_loop/lsal.cpp:44]   --->   Operation 2068 'sext' 'sext_ln44_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2069 [1/1] (2.07ns)   --->   "%west_42 = add i17 %sext_ln44_10, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2069 'add' 'west_42' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node northwest_11)   --->   "%select_ln43_11 = select i1 %icmp_ln41_11, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2070 'select' 'select_ln43_11' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node northwest_11)   --->   "%sext_ln43_11 = sext i16 %diag_array_1_4_load_1" [max_loop/lsal.cpp:43]   --->   Operation 2071 'sext' 'sext_ln43_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2072 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_11 = add i17 %select_ln43_11, i17 %sext_ln43_11" [max_loop/lsal.cpp:43]   --->   Operation 2072 'add' 'northwest_11' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2073 [1/1] (0.00ns)   --->   "%sext_ln44_11 = sext i16 %diag_array_2_4_load_1" [max_loop/lsal.cpp:44]   --->   Operation 2073 'sext' 'sext_ln44_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2074 [1/1] (2.07ns)   --->   "%west_43 = add i17 %sext_ln44_11, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2074 'add' 'west_43' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2075 [1/1] (2.43ns)   --->   "%icmp_ln49_22 = icmp_slt  i17 %northwest_11, i17 %west_42" [max_loop/lsal.cpp:49]   --->   Operation 2075 'icmp' 'icmp_ln49_22' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2076 [1/1] (2.43ns)   --->   "%icmp_ln49_23 = icmp_slt  i17 %west_42, i17 %west_43" [max_loop/lsal.cpp:49]   --->   Operation 2076 'icmp' 'icmp_ln49_23' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2077 [1/1] (0.97ns)   --->   "%and_ln49_11 = and i1 %icmp_ln49_22, i1 %icmp_ln49_23" [max_loop/lsal.cpp:49]   --->   Operation 2077 'and' 'and_ln49_11' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node max_value_35)   --->   "%select_ln49_22 = select i1 %and_ln49_11, i17 %west_43, i17 %west_42" [max_loop/lsal.cpp:49]   --->   Operation 2078 'select' 'select_ln49_22' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2079 [1/1] (2.43ns)   --->   "%icmp_ln55_11 = icmp_slt  i17 %northwest_11, i17 %west_43" [max_loop/lsal.cpp:55]   --->   Operation 2079 'icmp' 'icmp_ln55_11' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2080 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_34 = select i1 %icmp_ln55_11, i17 %west_43, i17 %northwest_11" [max_loop/lsal.cpp:58]   --->   Operation 2080 'select' 'max_value_34' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2081 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_35 = select i1 %icmp_ln49_22, i17 %select_ln49_22, i17 %max_value_34" [max_loop/lsal.cpp:49]   --->   Operation 2081 'select' 'max_value_35' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2082 [1/1] (0.00ns)   --->   "%trunc_ln65_11 = trunc i17 %max_value_35" [max_loop/lsal.cpp:65]   --->   Operation 2082 'trunc' 'trunc_ln65_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2083 [1/1] (0.00ns)   --->   "%database_buff_5_addr_13 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 2083 'getelementptr' 'database_buff_5_addr_13' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_40 : Operation 2084 [1/1] (0.00ns)   --->   "%database_buff_0_addr_13 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 2084 'getelementptr' 'database_buff_0_addr_13' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_40 : Operation 2085 [1/1] (0.00ns)   --->   "%database_buff_1_addr_13 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 2085 'getelementptr' 'database_buff_1_addr_13' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_40 : Operation 2086 [2/2] (3.25ns)   --->   "%database_buff_5_load_12 = load i14 %database_buff_5_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 2086 'load' 'database_buff_5_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_40 : Operation 2087 [2/2] (3.25ns)   --->   "%database_buff_0_load_12 = load i14 %database_buff_0_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 2087 'load' 'database_buff_0_load_12' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_40 : Operation 2088 [2/2] (3.25ns)   --->   "%database_buff_1_load_12 = load i14 %database_buff_1_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 2088 'load' 'database_buff_1_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_40 : Operation 2089 [1/2] (3.25ns)   --->   "%database_buff_0_load_15 = load i14 %database_buff_0_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 2089 'load' 'database_buff_0_load_15' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_40 : Operation 2090 [1/2] (3.25ns)   --->   "%database_buff_1_load_15 = load i14 %database_buff_1_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 2090 'load' 'database_buff_1_load_15' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_40 : Operation 2091 [1/2] (3.25ns)   --->   "%database_buff_5_load_15 = load i14 %database_buff_5_addr_16" [max_loop/lsal.cpp:41]   --->   Operation 2091 'load' 'database_buff_5_load_15' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_40 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_102)   --->   "%select_ln41_98 = select i1 %icmp_ln41_38, i8 %database_buff_5_load_15, i8 %database_buff_4_load_15" [max_loop/lsal.cpp:41]   --->   Operation 2092 'select' 'select_ln41_98' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_103)   --->   "%select_ln41_100 = select i1 %icmp_ln41_34, i8 %database_buff_1_load_15, i8 %database_buff_0_load_15" [max_loop/lsal.cpp:41]   --->   Operation 2093 'select' 'select_ln41_100' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2094 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_102 = select i1 %or_ln41, i8 %select_ln41_98, i8 %select_ln41_99" [max_loop/lsal.cpp:41]   --->   Operation 2094 'select' 'select_ln41_102' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2095 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_103 = select i1 %or_ln41_2, i8 %select_ln41_100, i8 %select_ln41_101" [max_loop/lsal.cpp:41]   --->   Operation 2095 'select' 'select_ln41_103' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_15)   --->   "%select_ln41_104 = select i1 %or_ln41_3, i8 %select_ln41_102, i8 %select_ln41_103" [max_loop/lsal.cpp:41]   --->   Operation 2096 'select' 'select_ln41_104' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2097 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_15 = icmp_eq  i8 %querry_buff_16, i8 %select_ln41_104" [max_loop/lsal.cpp:41]   --->   Operation 2097 'icmp' 'icmp_ln41_15' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node max_value_50)   --->   "%select_ln49_32 = select i1 %and_ln49_16, i17 %west_48, i17 %west_47" [max_loop/lsal.cpp:49]   --->   Operation 2098 'select' 'select_ln49_32' <Predicate = (!icmp_ln37 & icmp_ln49_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_33)   --->   "%select_ln49_33 = select i1 %and_ln49_16, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2099 'select' 'select_ln49_33' <Predicate = (!icmp_ln37 & icmp_ln49_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_33)   --->   "%direction_32 = select i1 %icmp_ln55_16, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2100 'select' 'direction_32' <Predicate = (!icmp_ln37 & !icmp_ln49_32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2101 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_50 = select i1 %icmp_ln49_32, i17 %select_ln49_32, i17 %max_value_49" [max_loop/lsal.cpp:49]   --->   Operation 2101 'select' 'max_value_50' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_33)   --->   "%direction_80 = select i1 %icmp_ln49_32, i2 %select_ln49_33, i2 %direction_32" [max_loop/lsal.cpp:49]   --->   Operation 2102 'select' 'direction_80' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2103 [1/1] (2.43ns)   --->   "%icmp_ln63_16 = icmp_sgt  i17 %max_value_50, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2103 'icmp' 'icmp_ln63_16' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2104 [1/1] (0.00ns)   --->   "%trunc_ln65_16 = trunc i17 %max_value_50" [max_loop/lsal.cpp:65]   --->   Operation 2104 'trunc' 'trunc_ln65_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2105 [1/1] (0.80ns)   --->   "%select_ln63_32 = select i1 %icmp_ln63_16, i16 %trunc_ln65_16, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2105 'select' 'select_ln63_32' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2106 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_33 = select i1 %icmp_ln63_16, i2 %direction_80, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2106 'select' 'direction_buff_33' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2107 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %select_ln63_32, i3 %diag_array_3_0_addr_3" [max_loop/lsal.cpp:65]   --->   Operation 2107 'store' 'store_ln65' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_40 : Operation 2108 [1/1] (2.43ns)   --->   "%icmp_ln71_16 = icmp_sgt  i17 %max_value_50, i17 %max_value_arr_0_load_2" [max_loop/lsal.cpp:71]   --->   Operation 2108 'icmp' 'icmp_ln71_16' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2109 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_16, void %._crit_edge94_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2109 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2110 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_50, i2 %max_value_arr_0_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 2110 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_16)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_40 : Operation 2111 [1/1] (0.00ns)   --->   "%shl_ln73_15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_15, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2111 'bitconcatenate' 'shl_ln73_15' <Predicate = (!icmp_ln37 & icmp_ln71_16)> <Delay = 0.00>
ST_40 : Operation 2112 [1/1] (0.00ns)   --->   "%or_ln73_16 = or i22 %shl_ln73_15, i22 15" [max_loop/lsal.cpp:73]   --->   Operation 2112 'or' 'or_ln73_16' <Predicate = (!icmp_ln37 & icmp_ln71_16)> <Delay = 0.00>
ST_40 : Operation 2113 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_16, i2 %max_index_arr_0_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 2113 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_16)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_40 : Operation 2114 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge94_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2114 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_16)> <Delay = 0.00>
ST_40 : Operation 2115 [1/2] (3.25ns)   --->   "%database_buff_0_load_23 = load i14 %database_buff_0_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 2115 'load' 'database_buff_0_load_23' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_40 : Operation 2116 [1/2] (3.25ns)   --->   "%database_buff_1_load_23 = load i14 %database_buff_1_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 2116 'load' 'database_buff_1_load_23' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_40 : Operation 2117 [1/2] (3.25ns)   --->   "%database_buff_5_load_23 = load i14 %database_buff_5_addr_24" [max_loop/lsal.cpp:41]   --->   Operation 2117 'load' 'database_buff_5_load_23' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_40 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_158)   --->   "%select_ln41_154 = select i1 %icmp_ln41_38, i8 %database_buff_5_load_23, i8 %database_buff_4_load_23" [max_loop/lsal.cpp:41]   --->   Operation 2118 'select' 'select_ln41_154' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_159)   --->   "%select_ln41_156 = select i1 %icmp_ln41_34, i8 %database_buff_1_load_23, i8 %database_buff_0_load_23" [max_loop/lsal.cpp:41]   --->   Operation 2119 'select' 'select_ln41_156' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2120 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_158 = select i1 %or_ln41, i8 %select_ln41_154, i8 %select_ln41_155" [max_loop/lsal.cpp:41]   --->   Operation 2120 'select' 'select_ln41_158' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2121 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_159 = select i1 %or_ln41_2, i8 %select_ln41_156, i8 %select_ln41_157" [max_loop/lsal.cpp:41]   --->   Operation 2121 'select' 'select_ln41_159' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_23)   --->   "%select_ln41_160 = select i1 %or_ln41_3, i8 %select_ln41_158, i8 %select_ln41_159" [max_loop/lsal.cpp:41]   --->   Operation 2122 'select' 'select_ln41_160' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2123 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_23 = icmp_eq  i8 %querry_buff_8, i8 %select_ln41_160" [max_loop/lsal.cpp:41]   --->   Operation 2123 'icmp' 'icmp_ln41_23' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2124 [1/1] (0.00ns)   --->   "%or_ln76_2 = or i22 %shl_ln1, i22 3" [max_loop/lsal.cpp:76]   --->   Operation 2124 'or' 'or_ln76_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2125 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i22 %or_ln76_2" [max_loop/lsal.cpp:76]   --->   Operation 2125 'zext' 'zext_ln76_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2126 [1/1] (0.00ns)   --->   "%direction_matrix_addr_3 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_3" [max_loop/lsal.cpp:76]   --->   Operation 2126 'getelementptr' 'direction_matrix_addr_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2127 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_3, i22 %direction_matrix_addr_3" [max_loop/lsal.cpp:76]   --->   Operation 2127 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_40 : Operation 2128 [1/1] (0.00ns)   --->   "%or_ln76_7 = or i22 %shl_ln1, i22 8" [max_loop/lsal.cpp:76]   --->   Operation 2128 'or' 'or_ln76_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2129 [1/1] (0.00ns)   --->   "%zext_ln76_8 = zext i22 %or_ln76_7" [max_loop/lsal.cpp:76]   --->   Operation 2129 'zext' 'zext_ln76_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2130 [1/1] (0.00ns)   --->   "%direction_matrix_addr_8 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_8" [max_loop/lsal.cpp:76]   --->   Operation 2130 'getelementptr' 'direction_matrix_addr_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_40 : Operation 2131 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_8, i22 %direction_matrix_addr_8" [max_loop/lsal.cpp:76]   --->   Operation 2131 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_40 : Operation 2132 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_6, i2 %diag_array_2_3_addr_1" [max_loop/lsal.cpp:63]   --->   Operation 2132 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_40 : Operation 2133 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_32, i3 %diag_array_2_0_addr_3" [max_loop/lsal.cpp:63]   --->   Operation 2133 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 41 <SV = 32> <Delay = 6.67>
ST_41 : Operation 2134 [1/1] (0.00ns)   --->   "%database_buff_1_addr_2 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 2134 'getelementptr' 'database_buff_1_addr_2' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_41 : Operation 2135 [1/1] (0.00ns)   --->   "%database_buff_5_addr_2 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 2135 'getelementptr' 'database_buff_5_addr_2' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_41 : Operation 2136 [1/1] (0.00ns)   --->   "%database_buff_0_addr_2 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 2136 'getelementptr' 'database_buff_0_addr_2' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_41 : Operation 2137 [2/2] (3.25ns)   --->   "%database_buff_0_load_1 = load i14 %database_buff_0_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 2137 'load' 'database_buff_0_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_41 : Operation 2138 [2/2] (3.25ns)   --->   "%database_buff_1_load_1 = load i14 %database_buff_1_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 2138 'load' 'database_buff_1_load_1' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_41 : Operation 2139 [2/2] (3.25ns)   --->   "%database_buff_5_load_1 = load i14 %database_buff_5_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 2139 'load' 'database_buff_5_load_1' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_41 : Operation 2140 [1/2] (3.25ns)   --->   "%database_buff_5_load_4 = load i14 %database_buff_5_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 2140 'load' 'database_buff_5_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_41 : Operation 2141 [1/2] (3.25ns)   --->   "%database_buff_0_load_4 = load i14 %database_buff_0_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 2141 'load' 'database_buff_0_load_4' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_41 : Operation 2142 [1/2] (3.25ns)   --->   "%database_buff_1_load_4 = load i14 %database_buff_1_addr_5" [max_loop/lsal.cpp:41]   --->   Operation 2142 'load' 'database_buff_1_load_4' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_41 : Operation 2143 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_25)   --->   "%select_ln41_21 = select i1 %icmp_ln41_38, i8 %database_buff_2_load_4, i8 %database_buff_1_load_4" [max_loop/lsal.cpp:41]   --->   Operation 2143 'select' 'select_ln41_21' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2144 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_22 = select i1 %icmp_ln41_36, i8 %database_buff_0_load_4, i8 %database_buff_7_load_4" [max_loop/lsal.cpp:41]   --->   Operation 2144 'select' 'select_ln41_22' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_26)   --->   "%select_ln41_23 = select i1 %icmp_ln41_34, i8 %database_buff_6_load_4, i8 %database_buff_5_load_4" [max_loop/lsal.cpp:41]   --->   Operation 2145 'select' 'select_ln41_23' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2146 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_25 = select i1 %or_ln41, i8 %select_ln41_21, i8 %select_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 2146 'select' 'select_ln41_25' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2147 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_26 = select i1 %or_ln41_2, i8 %select_ln41_23, i8 %select_ln41_24" [max_loop/lsal.cpp:41]   --->   Operation 2147 'select' 'select_ln41_26' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2148 [1/1] (0.00ns)   --->   "%database_buff_0_addr_7 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 2148 'getelementptr' 'database_buff_0_addr_7' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_41 : Operation 2149 [1/1] (0.00ns)   --->   "%database_buff_1_addr_7 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 2149 'getelementptr' 'database_buff_1_addr_7' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_41 : Operation 2150 [1/1] (0.00ns)   --->   "%database_buff_5_addr_7 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 2150 'getelementptr' 'database_buff_5_addr_7' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_41 : Operation 2151 [2/2] (3.25ns)   --->   "%database_buff_5_load_6 = load i14 %database_buff_5_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 2151 'load' 'database_buff_5_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_41 : Operation 2152 [2/2] (3.25ns)   --->   "%database_buff_0_load_6 = load i14 %database_buff_0_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 2152 'load' 'database_buff_0_load_6' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_41 : Operation 2153 [2/2] (3.25ns)   --->   "%database_buff_1_load_6 = load i14 %database_buff_1_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 2153 'load' 'database_buff_1_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_41 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_15)   --->   "%select_ln49_15 = select i1 %and_ln49_7, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2154 'select' 'select_ln49_15' <Predicate = (!icmp_ln37 & icmp_ln49_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_15)   --->   "%direction_14 = select i1 %icmp_ln55_7, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2155 'select' 'direction_14' <Predicate = (!icmp_ln37 & !icmp_ln49_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_15)   --->   "%direction_71 = select i1 %icmp_ln49_14, i2 %select_ln49_15, i2 %direction_14" [max_loop/lsal.cpp:49]   --->   Operation 2156 'select' 'direction_71' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2157 [1/1] (2.43ns)   --->   "%icmp_ln63_7 = icmp_sgt  i17 %max_value_23, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2157 'icmp' 'icmp_ln63_7' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2158 [1/1] (0.80ns)   --->   "%select_ln63_14 = select i1 %icmp_ln63_7, i16 %trunc_ln65_7, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2158 'select' 'select_ln63_14' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2159 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_15 = select i1 %icmp_ln63_7, i2 %direction_71, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2159 'select' 'direction_buff_15' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2160 [1/1] (0.00ns)   --->   "%zext_ln63_7 = zext i2 %direction_buff_15" [max_loop/lsal.cpp:63]   --->   Operation 2160 'zext' 'zext_ln63_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2161 [1/1] (2.43ns)   --->   "%icmp_ln71_7 = icmp_sgt  i17 %max_value_23, i17 %max_value_arr_7_load" [max_loop/lsal.cpp:71]   --->   Operation 2161 'icmp' 'icmp_ln71_7' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2162 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_7, void %._crit_edge76_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2162 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2163 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_23, i2 %max_value_arr_7_addr_1" [max_loop/lsal.cpp:72]   --->   Operation 2163 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_41 : Operation 2164 [1/1] (0.00ns)   --->   "%shl_ln73_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_6, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2164 'bitconcatenate' 'shl_ln73_7' <Predicate = (!icmp_ln37 & icmp_ln71_7)> <Delay = 0.00>
ST_41 : Operation 2165 [1/1] (0.00ns)   --->   "%or_ln73_7 = or i22 %shl_ln73_7, i22 24" [max_loop/lsal.cpp:73]   --->   Operation 2165 'or' 'or_ln73_7' <Predicate = (!icmp_ln37 & icmp_ln71_7)> <Delay = 0.00>
ST_41 : Operation 2166 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_7, i2 %max_index_arr_7_addr" [max_loop/lsal.cpp:73]   --->   Operation 2166 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_7)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_41 : Operation 2167 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge76_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2167 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_7)> <Delay = 0.00>
ST_41 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_23)   --->   "%select_ln49_23 = select i1 %and_ln49_11, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2168 'select' 'select_ln49_23' <Predicate = (!icmp_ln37 & icmp_ln49_22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_23)   --->   "%direction_22 = select i1 %icmp_ln55_11, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2169 'select' 'direction_22' <Predicate = (!icmp_ln37 & !icmp_ln49_22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_23)   --->   "%direction_75 = select i1 %icmp_ln49_22, i2 %select_ln49_23, i2 %direction_22" [max_loop/lsal.cpp:49]   --->   Operation 2170 'select' 'direction_75' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2171 [1/1] (2.43ns)   --->   "%icmp_ln63_11 = icmp_sgt  i17 %max_value_35, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2171 'icmp' 'icmp_ln63_11' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2172 [1/1] (0.80ns)   --->   "%select_ln63_22 = select i1 %icmp_ln63_11, i16 %trunc_ln65_11, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2172 'select' 'select_ln63_22' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2173 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_23 = select i1 %icmp_ln63_11, i2 %direction_75, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2173 'select' 'direction_buff_23' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2174 [1/1] (0.00ns)   --->   "%zext_ln63_11 = zext i2 %direction_buff_23" [max_loop/lsal.cpp:63]   --->   Operation 2174 'zext' 'zext_ln63_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2175 [1/1] (2.43ns)   --->   "%icmp_ln71_11 = icmp_sgt  i17 %max_value_35, i17 %max_value_arr_3_load_1" [max_loop/lsal.cpp:71]   --->   Operation 2175 'icmp' 'icmp_ln71_11' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2176 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_11, void %._crit_edge84_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2176 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2177 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_35, i2 %max_value_arr_3_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 2177 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_11)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_41 : Operation 2178 [1/1] (0.00ns)   --->   "%shl_ln73_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_10, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2178 'bitconcatenate' 'shl_ln73_10' <Predicate = (!icmp_ln37 & icmp_ln71_11)> <Delay = 0.00>
ST_41 : Operation 2179 [1/1] (0.00ns)   --->   "%or_ln73_11 = or i22 %shl_ln73_10, i22 20" [max_loop/lsal.cpp:73]   --->   Operation 2179 'or' 'or_ln73_11' <Predicate = (!icmp_ln37 & icmp_ln71_11)> <Delay = 0.00>
ST_41 : Operation 2180 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_11, i2 %max_index_arr_3_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 2180 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_11)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_41 : Operation 2181 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge84_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2181 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_11)> <Delay = 0.00>
ST_41 : Operation 2182 [1/2] (3.25ns)   --->   "%database_buff_5_load_12 = load i14 %database_buff_5_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 2182 'load' 'database_buff_5_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_41 : Operation 2183 [1/2] (3.25ns)   --->   "%database_buff_0_load_12 = load i14 %database_buff_0_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 2183 'load' 'database_buff_0_load_12' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_41 : Operation 2184 [1/2] (3.25ns)   --->   "%database_buff_1_load_12 = load i14 %database_buff_1_addr_13" [max_loop/lsal.cpp:41]   --->   Operation 2184 'load' 'database_buff_1_load_12' <Predicate = (!icmp_ln37 & !icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_41 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_81)   --->   "%select_ln41_77 = select i1 %icmp_ln41_38, i8 %database_buff_2_load_12, i8 %database_buff_1_load_12" [max_loop/lsal.cpp:41]   --->   Operation 2185 'select' 'select_ln41_77' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2186 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_78 = select i1 %icmp_ln41_36, i8 %database_buff_0_load_12, i8 %database_buff_7_load_12" [max_loop/lsal.cpp:41]   --->   Operation 2186 'select' 'select_ln41_78' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_82)   --->   "%select_ln41_79 = select i1 %icmp_ln41_34, i8 %database_buff_6_load_12, i8 %database_buff_5_load_12" [max_loop/lsal.cpp:41]   --->   Operation 2187 'select' 'select_ln41_79' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2188 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_81 = select i1 %or_ln41, i8 %select_ln41_77, i8 %select_ln41_78" [max_loop/lsal.cpp:41]   --->   Operation 2188 'select' 'select_ln41_81' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2189 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_82 = select i1 %or_ln41_2, i8 %select_ln41_79, i8 %select_ln41_80" [max_loop/lsal.cpp:41]   --->   Operation 2189 'select' 'select_ln41_82' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2190 [1/1] (0.00ns)   --->   "%sext_ln44_14 = sext i16 %diag_array_2_7_load_1" [max_loop/lsal.cpp:44]   --->   Operation 2190 'sext' 'sext_ln44_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2191 [1/1] (2.07ns)   --->   "%west_46 = add i17 %sext_ln44_14, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2191 'add' 'west_46' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node northwest_15)   --->   "%select_ln43_15 = select i1 %icmp_ln41_15, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2192 'select' 'select_ln43_15' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node northwest_15)   --->   "%sext_ln43_15 = sext i16 %diag_array_1_0_load_1" [max_loop/lsal.cpp:43]   --->   Operation 2193 'sext' 'sext_ln43_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2194 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_15 = add i17 %select_ln43_15, i17 %sext_ln43_15" [max_loop/lsal.cpp:43]   --->   Operation 2194 'add' 'northwest_15' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2195 [1/1] (2.43ns)   --->   "%icmp_ln49_30 = icmp_slt  i17 %northwest_15, i17 %west_46" [max_loop/lsal.cpp:49]   --->   Operation 2195 'icmp' 'icmp_ln49_30' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2196 [1/1] (2.43ns)   --->   "%icmp_ln49_31 = icmp_slt  i17 %west_46, i17 %west_47" [max_loop/lsal.cpp:49]   --->   Operation 2196 'icmp' 'icmp_ln49_31' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2197 [1/1] (0.97ns)   --->   "%and_ln49_15 = and i1 %icmp_ln49_30, i1 %icmp_ln49_31" [max_loop/lsal.cpp:49]   --->   Operation 2197 'and' 'and_ln49_15' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node max_value_47)   --->   "%select_ln49_30 = select i1 %and_ln49_15, i17 %west_47, i17 %west_46" [max_loop/lsal.cpp:49]   --->   Operation 2198 'select' 'select_ln49_30' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2199 [1/1] (2.43ns)   --->   "%icmp_ln55_15 = icmp_slt  i17 %northwest_15, i17 %west_47" [max_loop/lsal.cpp:55]   --->   Operation 2199 'icmp' 'icmp_ln55_15' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2200 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_46 = select i1 %icmp_ln55_15, i17 %west_47, i17 %northwest_15" [max_loop/lsal.cpp:58]   --->   Operation 2200 'select' 'max_value_46' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2201 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_47 = select i1 %icmp_ln49_30, i17 %select_ln49_30, i17 %max_value_46" [max_loop/lsal.cpp:49]   --->   Operation 2201 'select' 'max_value_47' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2202 [1/1] (0.00ns)   --->   "%trunc_ln65_15 = trunc i17 %max_value_47" [max_loop/lsal.cpp:65]   --->   Operation 2202 'trunc' 'trunc_ln65_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln44_22 = sext i16 %diag_array_2_7_load_2" [max_loop/lsal.cpp:44]   --->   Operation 2203 'sext' 'sext_ln44_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2204 [1/1] (2.07ns)   --->   "%west_54 = add i17 %sext_ln44_22, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2204 'add' 'west_54' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node northwest_23)   --->   "%select_ln43_23 = select i1 %icmp_ln41_23, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2205 'select' 'select_ln43_23' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node northwest_23)   --->   "%sext_ln43_23 = sext i16 %diag_array_1_0_load_2" [max_loop/lsal.cpp:43]   --->   Operation 2206 'sext' 'sext_ln43_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2207 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_23 = add i17 %select_ln43_23, i17 %sext_ln43_23" [max_loop/lsal.cpp:43]   --->   Operation 2207 'add' 'northwest_23' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2208 [1/1] (2.43ns)   --->   "%icmp_ln49_46 = icmp_slt  i17 %northwest_23, i17 %west_54" [max_loop/lsal.cpp:49]   --->   Operation 2208 'icmp' 'icmp_ln49_46' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2209 [1/1] (2.43ns)   --->   "%icmp_ln49_47 = icmp_slt  i17 %west_54, i17 %west_55" [max_loop/lsal.cpp:49]   --->   Operation 2209 'icmp' 'icmp_ln49_47' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2210 [1/1] (0.97ns)   --->   "%and_ln49_23 = and i1 %icmp_ln49_46, i1 %icmp_ln49_47" [max_loop/lsal.cpp:49]   --->   Operation 2210 'and' 'and_ln49_23' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node max_value_71)   --->   "%select_ln49_46 = select i1 %and_ln49_23, i17 %west_55, i17 %west_54" [max_loop/lsal.cpp:49]   --->   Operation 2211 'select' 'select_ln49_46' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2212 [1/1] (2.43ns)   --->   "%icmp_ln55_23 = icmp_slt  i17 %northwest_23, i17 %west_55" [max_loop/lsal.cpp:55]   --->   Operation 2212 'icmp' 'icmp_ln55_23' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2213 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_70 = select i1 %icmp_ln55_23, i17 %west_55, i17 %northwest_23" [max_loop/lsal.cpp:58]   --->   Operation 2213 'select' 'max_value_70' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2214 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_71 = select i1 %icmp_ln49_46, i17 %select_ln49_46, i17 %max_value_70" [max_loop/lsal.cpp:49]   --->   Operation 2214 'select' 'max_value_71' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2215 [1/1] (0.00ns)   --->   "%trunc_ln65_23 = trunc i17 %max_value_71" [max_loop/lsal.cpp:65]   --->   Operation 2215 'trunc' 'trunc_ln65_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2216 [1/1] (0.00ns)   --->   "%or_ln76_6 = or i22 %shl_ln1, i22 7" [max_loop/lsal.cpp:76]   --->   Operation 2216 'or' 'or_ln76_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2217 [1/1] (0.00ns)   --->   "%zext_ln76_7 = zext i22 %or_ln76_6" [max_loop/lsal.cpp:76]   --->   Operation 2217 'zext' 'zext_ln76_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2218 [1/1] (0.00ns)   --->   "%direction_matrix_addr_7 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_7" [max_loop/lsal.cpp:76]   --->   Operation 2218 'getelementptr' 'direction_matrix_addr_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2219 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_7, i22 %direction_matrix_addr_7" [max_loop/lsal.cpp:76]   --->   Operation 2219 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_41 : Operation 2220 [1/1] (0.00ns)   --->   "%or_ln76_10 = or i22 %shl_ln1, i22 11" [max_loop/lsal.cpp:76]   --->   Operation 2220 'or' 'or_ln76_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2221 [1/1] (0.00ns)   --->   "%zext_ln76_11 = zext i22 %or_ln76_10" [max_loop/lsal.cpp:76]   --->   Operation 2221 'zext' 'zext_ln76_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2222 [1/1] (0.00ns)   --->   "%direction_matrix_addr_11 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_11" [max_loop/lsal.cpp:76]   --->   Operation 2222 'getelementptr' 'direction_matrix_addr_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_41 : Operation 2223 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_11, i22 %direction_matrix_addr_11" [max_loop/lsal.cpp:76]   --->   Operation 2223 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_41 : Operation 2224 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_14, i2 %diag_array_2_7_addr_1" [max_loop/lsal.cpp:63]   --->   Operation 2224 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_41 : Operation 2225 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_22, i2 %diag_array_2_3_addr_2" [max_loop/lsal.cpp:63]   --->   Operation 2225 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 42 <SV = 33> <Delay = 7.03>
ST_42 : Operation 2226 [1/2] (3.25ns)   --->   "%database_buff_0_load_1 = load i14 %database_buff_0_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 2226 'load' 'database_buff_0_load_1' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_42 : Operation 2227 [1/2] (3.25ns)   --->   "%database_buff_1_load_1 = load i14 %database_buff_1_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 2227 'load' 'database_buff_1_load_1' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_42 : Operation 2228 [1/2] (3.25ns)   --->   "%database_buff_5_load_1 = load i14 %database_buff_5_addr_2" [max_loop/lsal.cpp:41]   --->   Operation 2228 'load' 'database_buff_5_load_1' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_42 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_4)   --->   "%select_ln41 = select i1 %icmp_ln41_38, i8 %database_buff_7_load_1, i8 %database_buff_6_load_1" [max_loop/lsal.cpp:41]   --->   Operation 2229 'select' 'select_ln41' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2230 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_1 = select i1 %icmp_ln41_36, i8 %database_buff_5_load_1, i8 %database_buff_4_load_1" [max_loop/lsal.cpp:41]   --->   Operation 2230 'select' 'select_ln41_1' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_5)   --->   "%select_ln41_2 = select i1 %icmp_ln41_34, i8 %database_buff_3_load_1, i8 %database_buff_2_load_1" [max_loop/lsal.cpp:41]   --->   Operation 2231 'select' 'select_ln41_2' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2232 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_3 = select i1 %icmp_ln41_32, i8 %database_buff_1_load_1, i8 %database_buff_0_load_1" [max_loop/lsal.cpp:41]   --->   Operation 2232 'select' 'select_ln41_3' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2233 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_4 = select i1 %or_ln41, i8 %select_ln41, i8 %select_ln41_1" [max_loop/lsal.cpp:41]   --->   Operation 2233 'select' 'select_ln41_4' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2234 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_5 = select i1 %or_ln41_2, i8 %select_ln41_2, i8 %select_ln41_3" [max_loop/lsal.cpp:41]   --->   Operation 2234 'select' 'select_ln41_5' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2235 [1/1] (0.00ns)   --->   "%database_buff_5_addr_3 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 2235 'getelementptr' 'database_buff_5_addr_3' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_42 : Operation 2236 [1/1] (0.00ns)   --->   "%database_buff_0_addr_3 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 2236 'getelementptr' 'database_buff_0_addr_3' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_42 : Operation 2237 [1/1] (0.00ns)   --->   "%database_buff_1_addr_3 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_2" [max_loop/lsal.cpp:41]   --->   Operation 2237 'getelementptr' 'database_buff_1_addr_3' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_42 : Operation 2238 [2/2] (3.25ns)   --->   "%database_buff_1_load_2 = load i14 %database_buff_1_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 2238 'load' 'database_buff_1_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_42 : Operation 2239 [2/2] (3.25ns)   --->   "%database_buff_5_load_2 = load i14 %database_buff_5_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 2239 'load' 'database_buff_5_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_42 : Operation 2240 [2/2] (3.25ns)   --->   "%database_buff_0_load_2 = load i14 %database_buff_0_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 2240 'load' 'database_buff_0_load_2' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_42 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_4)   --->   "%select_ln41_27 = select i1 %or_ln41_3, i8 %select_ln41_25, i8 %select_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 2241 'select' 'select_ln41_27' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2242 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_4 = icmp_eq  i8 %querry_buff_27, i8 %select_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 2242 'icmp' 'icmp_ln41_4' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node northwest_4)   --->   "%select_ln43_4 = select i1 %icmp_ln41_4, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2243 'select' 'select_ln43_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node northwest_4)   --->   "%sext_ln43_4 = sext i16 %diag_array_1_5_load" [max_loop/lsal.cpp:43]   --->   Operation 2244 'sext' 'sext_ln43_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 2245 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_4 = add i17 %select_ln43_4, i17 %sext_ln43_4" [max_loop/lsal.cpp:43]   --->   Operation 2245 'add' 'northwest_4' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2246 [1/1] (0.00ns)   --->   "%sext_ln44_4 = sext i16 %diag_array_2_5_load" [max_loop/lsal.cpp:44]   --->   Operation 2246 'sext' 'sext_ln44_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 2247 [1/1] (2.07ns)   --->   "%west_36 = add i17 %sext_ln44_4, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2247 'add' 'west_36' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2248 [1/1] (2.43ns)   --->   "%icmp_ln49_8 = icmp_slt  i17 %northwest_4, i17 %west_35" [max_loop/lsal.cpp:49]   --->   Operation 2248 'icmp' 'icmp_ln49_8' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2249 [1/1] (2.43ns)   --->   "%icmp_ln49_9 = icmp_slt  i17 %west_35, i17 %west_36" [max_loop/lsal.cpp:49]   --->   Operation 2249 'icmp' 'icmp_ln49_9' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2250 [1/1] (0.97ns)   --->   "%and_ln49_4 = and i1 %icmp_ln49_8, i1 %icmp_ln49_9" [max_loop/lsal.cpp:49]   --->   Operation 2250 'and' 'and_ln49_4' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2251 [1/1] (2.43ns)   --->   "%icmp_ln55_4 = icmp_slt  i17 %northwest_4, i17 %west_36" [max_loop/lsal.cpp:55]   --->   Operation 2251 'icmp' 'icmp_ln55_4' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2252 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_13 = select i1 %icmp_ln55_4, i17 %west_36, i17 %northwest_4" [max_loop/lsal.cpp:58]   --->   Operation 2252 'select' 'max_value_13' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2253 [1/1] (0.00ns)   --->   "%database_buff_5_addr_6 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 2253 'getelementptr' 'database_buff_5_addr_6' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_42 : Operation 2254 [1/1] (0.00ns)   --->   "%database_buff_0_addr_6 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 2254 'getelementptr' 'database_buff_0_addr_6' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_42 : Operation 2255 [1/1] (0.00ns)   --->   "%database_buff_1_addr_6 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 2255 'getelementptr' 'database_buff_1_addr_6' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_42 : Operation 2256 [2/2] (3.25ns)   --->   "%database_buff_5_load_5 = load i14 %database_buff_5_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 2256 'load' 'database_buff_5_load_5' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_42 : Operation 2257 [2/2] (3.25ns)   --->   "%database_buff_0_load_5 = load i14 %database_buff_0_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 2257 'load' 'database_buff_0_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_42 : Operation 2258 [2/2] (3.25ns)   --->   "%database_buff_1_load_5 = load i14 %database_buff_1_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 2258 'load' 'database_buff_1_load_5' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_42 : Operation 2259 [1/2] (3.25ns)   --->   "%database_buff_5_load_6 = load i14 %database_buff_5_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 2259 'load' 'database_buff_5_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_42 : Operation 2260 [1/2] (3.25ns)   --->   "%database_buff_0_load_6 = load i14 %database_buff_0_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 2260 'load' 'database_buff_0_load_6' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_42 : Operation 2261 [1/2] (3.25ns)   --->   "%database_buff_1_load_6 = load i14 %database_buff_1_addr_7" [max_loop/lsal.cpp:41]   --->   Operation 2261 'load' 'database_buff_1_load_6' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_42 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_39)   --->   "%select_ln41_35 = select i1 %icmp_ln41_38, i8 %database_buff_4_load_6, i8 %database_buff_3_load_6" [max_loop/lsal.cpp:41]   --->   Operation 2262 'select' 'select_ln41_35' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2263 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_36 = select i1 %icmp_ln41_36, i8 %database_buff_2_load_6, i8 %database_buff_1_load_6" [max_loop/lsal.cpp:41]   --->   Operation 2263 'select' 'select_ln41_36' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_40)   --->   "%select_ln41_37 = select i1 %icmp_ln41_34, i8 %database_buff_0_load_6, i8 %database_buff_7_load_6" [max_loop/lsal.cpp:41]   --->   Operation 2264 'select' 'select_ln41_37' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2265 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_38 = select i1 %icmp_ln41_32, i8 %database_buff_6_load_6, i8 %database_buff_5_load_6" [max_loop/lsal.cpp:41]   --->   Operation 2265 'select' 'select_ln41_38' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2266 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_39 = select i1 %or_ln41, i8 %select_ln41_35, i8 %select_ln41_36" [max_loop/lsal.cpp:41]   --->   Operation 2266 'select' 'select_ln41_39' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2267 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_40 = select i1 %or_ln41_2, i8 %select_ln41_37, i8 %select_ln41_38" [max_loop/lsal.cpp:41]   --->   Operation 2267 'select' 'select_ln41_40' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_12)   --->   "%select_ln41_83 = select i1 %or_ln41_3, i8 %select_ln41_81, i8 %select_ln41_82" [max_loop/lsal.cpp:41]   --->   Operation 2268 'select' 'select_ln41_83' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2269 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_12 = icmp_eq  i8 %querry_buff_19, i8 %select_ln41_83" [max_loop/lsal.cpp:41]   --->   Operation 2269 'icmp' 'icmp_ln41_12' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node northwest_12)   --->   "%select_ln43_12 = select i1 %icmp_ln41_12, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2270 'select' 'select_ln43_12' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node northwest_12)   --->   "%sext_ln43_12 = sext i16 %diag_array_1_5_load_1" [max_loop/lsal.cpp:43]   --->   Operation 2271 'sext' 'sext_ln43_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 2272 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_12 = add i17 %select_ln43_12, i17 %sext_ln43_12" [max_loop/lsal.cpp:43]   --->   Operation 2272 'add' 'northwest_12' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln44_12 = sext i16 %diag_array_2_5_load_1" [max_loop/lsal.cpp:44]   --->   Operation 2273 'sext' 'sext_ln44_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 2274 [1/1] (2.07ns)   --->   "%west_44 = add i17 %sext_ln44_12, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2274 'add' 'west_44' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2275 [1/1] (2.43ns)   --->   "%icmp_ln49_24 = icmp_slt  i17 %northwest_12, i17 %west_43" [max_loop/lsal.cpp:49]   --->   Operation 2275 'icmp' 'icmp_ln49_24' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2276 [1/1] (2.43ns)   --->   "%icmp_ln49_25 = icmp_slt  i17 %west_43, i17 %west_44" [max_loop/lsal.cpp:49]   --->   Operation 2276 'icmp' 'icmp_ln49_25' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2277 [1/1] (0.97ns)   --->   "%and_ln49_12 = and i1 %icmp_ln49_24, i1 %icmp_ln49_25" [max_loop/lsal.cpp:49]   --->   Operation 2277 'and' 'and_ln49_12' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2278 [1/1] (2.43ns)   --->   "%icmp_ln55_12 = icmp_slt  i17 %northwest_12, i17 %west_44" [max_loop/lsal.cpp:55]   --->   Operation 2278 'icmp' 'icmp_ln55_12' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2279 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_37 = select i1 %icmp_ln55_12, i17 %west_44, i17 %northwest_12" [max_loop/lsal.cpp:58]   --->   Operation 2279 'select' 'max_value_37' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_31)   --->   "%select_ln49_31 = select i1 %and_ln49_15, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2280 'select' 'select_ln49_31' <Predicate = (!icmp_ln37 & icmp_ln49_30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_31)   --->   "%direction_30 = select i1 %icmp_ln55_15, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2281 'select' 'direction_30' <Predicate = (!icmp_ln37 & !icmp_ln49_30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_31)   --->   "%direction_79 = select i1 %icmp_ln49_30, i2 %select_ln49_31, i2 %direction_30" [max_loop/lsal.cpp:49]   --->   Operation 2282 'select' 'direction_79' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2283 [1/1] (2.43ns)   --->   "%icmp_ln63_15 = icmp_sgt  i17 %max_value_47, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2283 'icmp' 'icmp_ln63_15' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2284 [1/1] (0.80ns)   --->   "%select_ln63_30 = select i1 %icmp_ln63_15, i16 %trunc_ln65_15, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2284 'select' 'select_ln63_30' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2285 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_31 = select i1 %icmp_ln63_15, i2 %direction_79, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2285 'select' 'direction_buff_31' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2286 [1/1] (0.00ns)   --->   "%zext_ln63_15 = zext i2 %direction_buff_31" [max_loop/lsal.cpp:63]   --->   Operation 2286 'zext' 'zext_ln63_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 2287 [1/1] (2.43ns)   --->   "%icmp_ln71_15 = icmp_sgt  i17 %max_value_47, i17 %max_value_arr_7_load_1" [max_loop/lsal.cpp:71]   --->   Operation 2287 'icmp' 'icmp_ln71_15' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2288 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_15, void %._crit_edge92_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2288 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 2289 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_47, i2 %max_value_arr_7_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 2289 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_15)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_42 : Operation 2290 [1/1] (0.00ns)   --->   "%shl_ln73_14 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_14, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2290 'bitconcatenate' 'shl_ln73_14' <Predicate = (!icmp_ln37 & icmp_ln71_15)> <Delay = 0.00>
ST_42 : Operation 2291 [1/1] (0.00ns)   --->   "%or_ln73_15 = or i22 %shl_ln73_14, i22 16" [max_loop/lsal.cpp:73]   --->   Operation 2291 'or' 'or_ln73_15' <Predicate = (!icmp_ln37 & icmp_ln71_15)> <Delay = 0.00>
ST_42 : Operation 2292 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_15, i2 %max_index_arr_7_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 2292 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_15)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_42 : Operation 2293 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge92_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2293 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_15)> <Delay = 0.00>
ST_42 : Operation 2294 [1/1] (0.00ns)   --->   "%zext_ln63_16 = zext i2 %direction_buff_33" [max_loop/lsal.cpp:63]   --->   Operation 2294 'zext' 'zext_ln63_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_47)   --->   "%select_ln49_47 = select i1 %and_ln49_23, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2295 'select' 'select_ln49_47' <Predicate = (!icmp_ln37 & icmp_ln49_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_47)   --->   "%direction_46 = select i1 %icmp_ln55_23, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2296 'select' 'direction_46' <Predicate = (!icmp_ln37 & !icmp_ln49_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_47)   --->   "%direction_87 = select i1 %icmp_ln49_46, i2 %select_ln49_47, i2 %direction_46" [max_loop/lsal.cpp:49]   --->   Operation 2297 'select' 'direction_87' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2298 [1/1] (2.43ns)   --->   "%icmp_ln63_23 = icmp_sgt  i17 %max_value_71, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2298 'icmp' 'icmp_ln63_23' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2299 [1/1] (0.80ns)   --->   "%select_ln63_46 = select i1 %icmp_ln63_23, i16 %trunc_ln65_23, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2299 'select' 'select_ln63_46' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2300 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_47 = select i1 %icmp_ln63_23, i2 %direction_87, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2300 'select' 'direction_buff_47' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2301 [1/1] (2.43ns)   --->   "%icmp_ln71_23 = icmp_sgt  i17 %max_value_71, i17 %max_value_arr_7_load_2" [max_loop/lsal.cpp:71]   --->   Operation 2301 'icmp' 'icmp_ln71_23' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2302 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_23, void %._crit_edge108_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2302 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 2303 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_71, i2 %max_value_arr_7_addr_3" [max_loop/lsal.cpp:72]   --->   Operation 2303 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_42 : Operation 2304 [1/1] (0.00ns)   --->   "%shl_ln73_22 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_22, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2304 'bitconcatenate' 'shl_ln73_22' <Predicate = (!icmp_ln37 & icmp_ln71_23)> <Delay = 0.00>
ST_42 : Operation 2305 [1/1] (0.00ns)   --->   "%or_ln73_23 = or i22 %shl_ln73_22, i22 8" [max_loop/lsal.cpp:73]   --->   Operation 2305 'or' 'or_ln73_23' <Predicate = (!icmp_ln37 & icmp_ln71_23)> <Delay = 0.00>
ST_42 : Operation 2306 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_23, i2 %max_index_arr_7_addr_2" [max_loop/lsal.cpp:73]   --->   Operation 2306 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_23)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_42 : Operation 2307 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge108_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2307 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_23)> <Delay = 0.00>
ST_42 : Operation 2308 [1/1] (0.00ns)   --->   "%or_ln76_14 = or i22 %shl_ln1, i22 15" [max_loop/lsal.cpp:76]   --->   Operation 2308 'or' 'or_ln76_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 2309 [1/1] (0.00ns)   --->   "%zext_ln76_15 = zext i22 %or_ln76_14" [max_loop/lsal.cpp:76]   --->   Operation 2309 'zext' 'zext_ln76_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 2310 [1/1] (0.00ns)   --->   "%direction_matrix_addr_15 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_15" [max_loop/lsal.cpp:76]   --->   Operation 2310 'getelementptr' 'direction_matrix_addr_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 2311 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_15, i22 %direction_matrix_addr_15" [max_loop/lsal.cpp:76]   --->   Operation 2311 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_42 : Operation 2312 [1/1] (0.00ns)   --->   "%or_ln76_15 = or i22 %shl_ln1, i22 16" [max_loop/lsal.cpp:76]   --->   Operation 2312 'or' 'or_ln76_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln76_16 = zext i22 %or_ln76_15" [max_loop/lsal.cpp:76]   --->   Operation 2313 'zext' 'zext_ln76_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 2314 [1/1] (0.00ns)   --->   "%direction_matrix_addr_16 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_16" [max_loop/lsal.cpp:76]   --->   Operation 2314 'getelementptr' 'direction_matrix_addr_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_42 : Operation 2315 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_16, i22 %direction_matrix_addr_16" [max_loop/lsal.cpp:76]   --->   Operation 2315 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_42 : Operation 2316 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_30, i2 %diag_array_2_7_addr_2" [max_loop/lsal.cpp:63]   --->   Operation 2316 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_42 : Operation 2317 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_46, i2 %diag_array_2_7_addr_3" [max_loop/lsal.cpp:63]   --->   Operation 2317 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 43 <SV = 34> <Delay = 7.27>
ST_43 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i16 %diag_array_2_1_load" [max_loop/lsal.cpp:44]   --->   Operation 2318 'sext' 'sext_ln44' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2319 [1/1] (2.07ns)   --->   "%west_32 = add i17 %sext_ln44, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2319 'add' 'west_32' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2320 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_1)   --->   "%select_ln41_6 = select i1 %or_ln41_3, i8 %select_ln41_4, i8 %select_ln41_5" [max_loop/lsal.cpp:41]   --->   Operation 2320 'select' 'select_ln41_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2321 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_1 = icmp_eq  i8 %querry_buff_30, i8 %select_ln41_6" [max_loop/lsal.cpp:41]   --->   Operation 2321 'icmp' 'icmp_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node northwest_1)   --->   "%select_ln43_1 = select i1 %icmp_ln41_1, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2322 'select' 'select_ln43_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node northwest_1)   --->   "%sext_ln43_1 = sext i16 %diag_array_1_2_load" [max_loop/lsal.cpp:43]   --->   Operation 2323 'sext' 'sext_ln43_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2324 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_1 = add i17 %select_ln43_1, i17 %sext_ln43_1" [max_loop/lsal.cpp:43]   --->   Operation 2324 'add' 'northwest_1' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln44_1 = sext i16 %diag_array_2_2_load" [max_loop/lsal.cpp:44]   --->   Operation 2325 'sext' 'sext_ln44_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2326 [1/1] (2.07ns)   --->   "%west_33 = add i17 %sext_ln44_1, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2326 'add' 'west_33' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2327 [1/1] (2.43ns)   --->   "%icmp_ln49_2 = icmp_slt  i17 %northwest_1, i17 %west_32" [max_loop/lsal.cpp:49]   --->   Operation 2327 'icmp' 'icmp_ln49_2' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2328 [1/1] (2.43ns)   --->   "%icmp_ln49_3 = icmp_slt  i17 %west_32, i17 %west_33" [max_loop/lsal.cpp:49]   --->   Operation 2328 'icmp' 'icmp_ln49_3' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2329 [1/1] (0.97ns)   --->   "%and_ln49_1 = and i1 %icmp_ln49_2, i1 %icmp_ln49_3" [max_loop/lsal.cpp:49]   --->   Operation 2329 'and' 'and_ln49_1' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2330 [1/1] (2.43ns)   --->   "%icmp_ln55_1 = icmp_slt  i17 %northwest_1, i17 %west_33" [max_loop/lsal.cpp:55]   --->   Operation 2330 'icmp' 'icmp_ln55_1' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2331 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_4 = select i1 %icmp_ln55_1, i17 %west_33, i17 %northwest_1" [max_loop/lsal.cpp:58]   --->   Operation 2331 'select' 'max_value_4' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2332 [1/2] (3.25ns)   --->   "%database_buff_1_load_2 = load i14 %database_buff_1_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 2332 'load' 'database_buff_1_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_43 : Operation 2333 [1/2] (3.25ns)   --->   "%database_buff_5_load_2 = load i14 %database_buff_5_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 2333 'load' 'database_buff_5_load_2' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_43 : Operation 2334 [1/2] (3.25ns)   --->   "%database_buff_0_load_2 = load i14 %database_buff_0_addr_3" [max_loop/lsal.cpp:41]   --->   Operation 2334 'load' 'database_buff_0_load_2' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_43 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_11)   --->   "%select_ln41_7 = select i1 %icmp_ln41_38, i8 %database_buff_0_load_2, i8 %database_buff_7_load_2" [max_loop/lsal.cpp:41]   --->   Operation 2335 'select' 'select_ln41_7' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2336 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_8 = select i1 %icmp_ln41_36, i8 %database_buff_6_load_2, i8 %database_buff_5_load_2" [max_loop/lsal.cpp:41]   --->   Operation 2336 'select' 'select_ln41_8' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_12)   --->   "%select_ln41_9 = select i1 %icmp_ln41_34, i8 %database_buff_4_load_2, i8 %database_buff_3_load_2" [max_loop/lsal.cpp:41]   --->   Operation 2337 'select' 'select_ln41_9' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2338 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_10 = select i1 %icmp_ln41_32, i8 %database_buff_2_load_2, i8 %database_buff_1_load_2" [max_loop/lsal.cpp:41]   --->   Operation 2338 'select' 'select_ln41_10' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2339 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_11 = select i1 %or_ln41, i8 %select_ln41_7, i8 %select_ln41_8" [max_loop/lsal.cpp:41]   --->   Operation 2339 'select' 'select_ln41_11' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2340 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_12 = select i1 %or_ln41_2, i8 %select_ln41_9, i8 %select_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 2340 'select' 'select_ln41_12' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node max_value_14)   --->   "%select_ln49_8 = select i1 %and_ln49_4, i17 %west_36, i17 %west_35" [max_loop/lsal.cpp:49]   --->   Operation 2341 'select' 'select_ln49_8' <Predicate = (!icmp_ln37 & icmp_ln49_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_9)   --->   "%select_ln49_9 = select i1 %and_ln49_4, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2342 'select' 'select_ln49_9' <Predicate = (!icmp_ln37 & icmp_ln49_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_9)   --->   "%direction_8 = select i1 %icmp_ln55_4, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2343 'select' 'direction_8' <Predicate = (!icmp_ln37 & !icmp_ln49_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2344 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_14 = select i1 %icmp_ln49_8, i17 %select_ln49_8, i17 %max_value_13" [max_loop/lsal.cpp:49]   --->   Operation 2344 'select' 'max_value_14' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_9)   --->   "%direction_68 = select i1 %icmp_ln49_8, i2 %select_ln49_9, i2 %direction_8" [max_loop/lsal.cpp:49]   --->   Operation 2345 'select' 'direction_68' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2346 [1/1] (2.43ns)   --->   "%icmp_ln63_4 = icmp_sgt  i17 %max_value_14, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2346 'icmp' 'icmp_ln63_4' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2347 [1/1] (0.00ns)   --->   "%trunc_ln65_4 = trunc i17 %max_value_14" [max_loop/lsal.cpp:65]   --->   Operation 2347 'trunc' 'trunc_ln65_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2348 [1/1] (0.80ns)   --->   "%select_ln63_8 = select i1 %icmp_ln63_4, i16 %trunc_ln65_4, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2348 'select' 'select_ln63_8' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2349 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_9 = select i1 %icmp_ln63_4, i2 %direction_68, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2349 'select' 'direction_buff_9' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2350 [1/1] (2.43ns)   --->   "%icmp_ln71_4 = icmp_sgt  i17 %max_value_14, i17 %max_value_arr_4_load" [max_loop/lsal.cpp:71]   --->   Operation 2350 'icmp' 'icmp_ln71_4' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2351 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_4, void %._crit_edge70_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2351 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2352 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_14, i2 %max_value_arr_4_addr_1" [max_loop/lsal.cpp:72]   --->   Operation 2352 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_43 : Operation 2353 [1/1] (0.00ns)   --->   "%shl_ln73_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_3, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2353 'bitconcatenate' 'shl_ln73_4' <Predicate = (!icmp_ln37 & icmp_ln71_4)> <Delay = 0.00>
ST_43 : Operation 2354 [1/1] (0.00ns)   --->   "%or_ln73_4 = or i22 %shl_ln73_4, i22 27" [max_loop/lsal.cpp:73]   --->   Operation 2354 'or' 'or_ln73_4' <Predicate = (!icmp_ln37 & icmp_ln71_4)> <Delay = 0.00>
ST_43 : Operation 2355 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_4, i2 %max_index_arr_4_addr" [max_loop/lsal.cpp:73]   --->   Operation 2355 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_43 : Operation 2356 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge70_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2356 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_4)> <Delay = 0.00>
ST_43 : Operation 2357 [1/2] (3.25ns)   --->   "%database_buff_5_load_5 = load i14 %database_buff_5_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 2357 'load' 'database_buff_5_load_5' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_43 : Operation 2358 [1/2] (3.25ns)   --->   "%database_buff_0_load_5 = load i14 %database_buff_0_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 2358 'load' 'database_buff_0_load_5' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_43 : Operation 2359 [1/2] (3.25ns)   --->   "%database_buff_1_load_5 = load i14 %database_buff_1_addr_6" [max_loop/lsal.cpp:41]   --->   Operation 2359 'load' 'database_buff_1_load_5' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_43 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_32)   --->   "%select_ln41_28 = select i1 %icmp_ln41_38, i8 %database_buff_3_load_5, i8 %database_buff_2_load_5" [max_loop/lsal.cpp:41]   --->   Operation 2360 'select' 'select_ln41_28' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2361 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_29 = select i1 %icmp_ln41_36, i8 %database_buff_1_load_5, i8 %database_buff_0_load_5" [max_loop/lsal.cpp:41]   --->   Operation 2361 'select' 'select_ln41_29' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_33)   --->   "%select_ln41_30 = select i1 %icmp_ln41_34, i8 %database_buff_7_load_5, i8 %database_buff_6_load_5" [max_loop/lsal.cpp:41]   --->   Operation 2362 'select' 'select_ln41_30' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2363 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_31 = select i1 %icmp_ln41_32, i8 %database_buff_5_load_5, i8 %database_buff_4_load_5" [max_loop/lsal.cpp:41]   --->   Operation 2363 'select' 'select_ln41_31' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2364 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_32 = select i1 %or_ln41, i8 %select_ln41_28, i8 %select_ln41_29" [max_loop/lsal.cpp:41]   --->   Operation 2364 'select' 'select_ln41_32' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2365 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_33 = select i1 %or_ln41_2, i8 %select_ln41_30, i8 %select_ln41_31" [max_loop/lsal.cpp:41]   --->   Operation 2365 'select' 'select_ln41_33' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2366 [1/1] (0.00ns)   --->   "%sext_ln44_5 = sext i16 %diag_array_2_6_load" [max_loop/lsal.cpp:44]   --->   Operation 2366 'sext' 'sext_ln44_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2367 [1/1] (2.07ns)   --->   "%west_37 = add i17 %sext_ln44_5, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2367 'add' 'west_37' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_6)   --->   "%select_ln41_41 = select i1 %or_ln41_3, i8 %select_ln41_39, i8 %select_ln41_40" [max_loop/lsal.cpp:41]   --->   Operation 2368 'select' 'select_ln41_41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2369 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_6 = icmp_eq  i8 %querry_buff_25, i8 %select_ln41_41" [max_loop/lsal.cpp:41]   --->   Operation 2369 'icmp' 'icmp_ln41_6' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node northwest_6)   --->   "%select_ln43_6 = select i1 %icmp_ln41_6, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2370 'select' 'select_ln43_6' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node northwest_6)   --->   "%sext_ln43_6 = sext i16 %diag_array_1_7_load" [max_loop/lsal.cpp:43]   --->   Operation 2371 'sext' 'sext_ln43_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2372 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_6 = add i17 %select_ln43_6, i17 %sext_ln43_6" [max_loop/lsal.cpp:43]   --->   Operation 2372 'add' 'northwest_6' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2373 [1/1] (2.43ns)   --->   "%icmp_ln49_12 = icmp_slt  i17 %northwest_6, i17 %west_37" [max_loop/lsal.cpp:49]   --->   Operation 2373 'icmp' 'icmp_ln49_12' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2374 [1/1] (2.43ns)   --->   "%icmp_ln49_13 = icmp_slt  i17 %west_37, i17 %west_38" [max_loop/lsal.cpp:49]   --->   Operation 2374 'icmp' 'icmp_ln49_13' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2375 [1/1] (0.97ns)   --->   "%and_ln49_6 = and i1 %icmp_ln49_12, i1 %icmp_ln49_13" [max_loop/lsal.cpp:49]   --->   Operation 2375 'and' 'and_ln49_6' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2376 [1/1] (2.43ns)   --->   "%icmp_ln55_6 = icmp_slt  i17 %northwest_6, i17 %west_38" [max_loop/lsal.cpp:55]   --->   Operation 2376 'icmp' 'icmp_ln55_6' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2377 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_19 = select i1 %icmp_ln55_6, i17 %west_38, i17 %northwest_6" [max_loop/lsal.cpp:58]   --->   Operation 2377 'select' 'max_value_19' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2378 [1/1] (0.00ns)   --->   "%database_buff_1_addr_10 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 2378 'getelementptr' 'database_buff_1_addr_10' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_43 : Operation 2379 [1/1] (0.00ns)   --->   "%database_buff_5_addr_10 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 2379 'getelementptr' 'database_buff_5_addr_10' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_43 : Operation 2380 [1/1] (0.00ns)   --->   "%database_buff_0_addr_10 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_9" [max_loop/lsal.cpp:41]   --->   Operation 2380 'getelementptr' 'database_buff_0_addr_10' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_43 : Operation 2381 [2/2] (3.25ns)   --->   "%database_buff_0_load_9 = load i14 %database_buff_0_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 2381 'load' 'database_buff_0_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_43 : Operation 2382 [2/2] (3.25ns)   --->   "%database_buff_1_load_9 = load i14 %database_buff_1_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 2382 'load' 'database_buff_1_load_9' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_43 : Operation 2383 [2/2] (3.25ns)   --->   "%database_buff_5_load_9 = load i14 %database_buff_5_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 2383 'load' 'database_buff_5_load_9' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_43 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node max_value_38)   --->   "%select_ln49_24 = select i1 %and_ln49_12, i17 %west_44, i17 %west_43" [max_loop/lsal.cpp:49]   --->   Operation 2384 'select' 'select_ln49_24' <Predicate = (!icmp_ln37 & icmp_ln49_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_25)   --->   "%select_ln49_25 = select i1 %and_ln49_12, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2385 'select' 'select_ln49_25' <Predicate = (!icmp_ln37 & icmp_ln49_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_25)   --->   "%direction_24 = select i1 %icmp_ln55_12, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2386 'select' 'direction_24' <Predicate = (!icmp_ln37 & !icmp_ln49_24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2387 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_38 = select i1 %icmp_ln49_24, i17 %select_ln49_24, i17 %max_value_37" [max_loop/lsal.cpp:49]   --->   Operation 2387 'select' 'max_value_38' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_25)   --->   "%direction_76 = select i1 %icmp_ln49_24, i2 %select_ln49_25, i2 %direction_24" [max_loop/lsal.cpp:49]   --->   Operation 2388 'select' 'direction_76' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2389 [1/1] (2.43ns)   --->   "%icmp_ln63_12 = icmp_sgt  i17 %max_value_38, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2389 'icmp' 'icmp_ln63_12' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2390 [1/1] (0.00ns)   --->   "%trunc_ln65_12 = trunc i17 %max_value_38" [max_loop/lsal.cpp:65]   --->   Operation 2390 'trunc' 'trunc_ln65_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2391 [1/1] (0.80ns)   --->   "%select_ln63_24 = select i1 %icmp_ln63_12, i16 %trunc_ln65_12, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2391 'select' 'select_ln63_24' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2392 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_25 = select i1 %icmp_ln63_12, i2 %direction_76, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2392 'select' 'direction_buff_25' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2393 [1/1] (2.43ns)   --->   "%icmp_ln71_12 = icmp_sgt  i17 %max_value_38, i17 %max_value_arr_4_load_1" [max_loop/lsal.cpp:71]   --->   Operation 2393 'icmp' 'icmp_ln71_12' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2394 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_12, void %._crit_edge86_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2394 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2395 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_38, i2 %max_value_arr_4_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 2395 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_12)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_43 : Operation 2396 [1/1] (0.00ns)   --->   "%shl_ln73_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_11, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2396 'bitconcatenate' 'shl_ln73_11' <Predicate = (!icmp_ln37 & icmp_ln71_12)> <Delay = 0.00>
ST_43 : Operation 2397 [1/1] (0.00ns)   --->   "%or_ln73_12 = or i22 %shl_ln73_11, i22 19" [max_loop/lsal.cpp:73]   --->   Operation 2397 'or' 'or_ln73_12' <Predicate = (!icmp_ln37 & icmp_ln71_12)> <Delay = 0.00>
ST_43 : Operation 2398 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_12, i2 %max_index_arr_4_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 2398 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_12)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_43 : Operation 2399 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge86_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2399 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_12)> <Delay = 0.00>
ST_43 : Operation 2400 [1/1] (0.00ns)   --->   "%database_buff_0_addr_15 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 2400 'getelementptr' 'database_buff_0_addr_15' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_43 : Operation 2401 [1/1] (0.00ns)   --->   "%database_buff_1_addr_15 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 2401 'getelementptr' 'database_buff_1_addr_15' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_43 : Operation 2402 [1/1] (0.00ns)   --->   "%database_buff_5_addr_15 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_14" [max_loop/lsal.cpp:41]   --->   Operation 2402 'getelementptr' 'database_buff_5_addr_15' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_43 : Operation 2403 [2/2] (3.25ns)   --->   "%database_buff_5_load_14 = load i14 %database_buff_5_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 2403 'load' 'database_buff_5_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_43 : Operation 2404 [2/2] (3.25ns)   --->   "%database_buff_0_load_14 = load i14 %database_buff_0_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 2404 'load' 'database_buff_0_load_14' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_43 : Operation 2405 [2/2] (3.25ns)   --->   "%database_buff_1_load_14 = load i14 %database_buff_1_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 2405 'load' 'database_buff_1_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_43 : Operation 2406 [1/1] (0.00ns)   --->   "%zext_ln63_23 = zext i2 %direction_buff_47" [max_loop/lsal.cpp:63]   --->   Operation 2406 'zext' 'zext_ln63_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2407 [1/1] (0.00ns)   --->   "%zext_ln63_24 = zext i2 %direction_buff_49" [max_loop/lsal.cpp:63]   --->   Operation 2407 'zext' 'zext_ln63_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2408 [1/1] (0.00ns)   --->   "%or_ln76_22 = or i22 %shl_ln1, i22 23" [max_loop/lsal.cpp:76]   --->   Operation 2408 'or' 'or_ln76_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2409 [1/1] (0.00ns)   --->   "%zext_ln76_23 = zext i22 %or_ln76_22" [max_loop/lsal.cpp:76]   --->   Operation 2409 'zext' 'zext_ln76_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2410 [1/1] (0.00ns)   --->   "%direction_matrix_addr_23 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_23" [max_loop/lsal.cpp:76]   --->   Operation 2410 'getelementptr' 'direction_matrix_addr_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2411 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_23, i22 %direction_matrix_addr_23" [max_loop/lsal.cpp:76]   --->   Operation 2411 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_43 : Operation 2412 [1/1] (0.00ns)   --->   "%or_ln76_23 = or i22 %shl_ln1, i22 24" [max_loop/lsal.cpp:76]   --->   Operation 2412 'or' 'or_ln76_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2413 [1/1] (0.00ns)   --->   "%zext_ln76_24 = zext i22 %or_ln76_23" [max_loop/lsal.cpp:76]   --->   Operation 2413 'zext' 'zext_ln76_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2414 [1/1] (0.00ns)   --->   "%direction_matrix_addr_24 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_24" [max_loop/lsal.cpp:76]   --->   Operation 2414 'getelementptr' 'direction_matrix_addr_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_43 : Operation 2415 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_24, i22 %direction_matrix_addr_24" [max_loop/lsal.cpp:76]   --->   Operation 2415 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_43 : Operation 2416 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_8, i2 %diag_array_2_4_addr_1" [max_loop/lsal.cpp:63]   --->   Operation 2416 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_43 : Operation 2417 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_24, i2 %diag_array_2_4_addr_2" [max_loop/lsal.cpp:63]   --->   Operation 2417 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 44 <SV = 35> <Delay = 7.27>
ST_44 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node max_value_5)   --->   "%select_ln49_2 = select i1 %and_ln49_1, i17 %west_33, i17 %west_32" [max_loop/lsal.cpp:49]   --->   Operation 2418 'select' 'select_ln49_2' <Predicate = (!icmp_ln37 & icmp_ln49_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_3)   --->   "%select_ln49_3 = select i1 %and_ln49_1, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2419 'select' 'select_ln49_3' <Predicate = (!icmp_ln37 & icmp_ln49_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_3)   --->   "%direction_2 = select i1 %icmp_ln55_1, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2420 'select' 'direction_2' <Predicate = (!icmp_ln37 & !icmp_ln49_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2421 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_5 = select i1 %icmp_ln49_2, i17 %select_ln49_2, i17 %max_value_4" [max_loop/lsal.cpp:49]   --->   Operation 2421 'select' 'max_value_5' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2422 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_3)   --->   "%direction_65 = select i1 %icmp_ln49_2, i2 %select_ln49_3, i2 %direction_2" [max_loop/lsal.cpp:49]   --->   Operation 2422 'select' 'direction_65' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2423 [1/1] (2.43ns)   --->   "%icmp_ln63_1 = icmp_sgt  i17 %max_value_5, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2423 'icmp' 'icmp_ln63_1' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2424 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = trunc i17 %max_value_5" [max_loop/lsal.cpp:65]   --->   Operation 2424 'trunc' 'trunc_ln65_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 2425 [1/1] (0.80ns)   --->   "%select_ln63_2 = select i1 %icmp_ln63_1, i16 %trunc_ln65_1, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2425 'select' 'select_ln63_2' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2426 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_3 = select i1 %icmp_ln63_1, i2 %direction_65, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2426 'select' 'direction_buff_3' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2427 [1/1] (2.43ns)   --->   "%icmp_ln71_1 = icmp_sgt  i17 %max_value_5, i17 %max_value_arr_1_load" [max_loop/lsal.cpp:71]   --->   Operation 2427 'icmp' 'icmp_ln71_1' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2428 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_1, void %._crit_edge64_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2428 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 2429 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_5, i2 %max_value_arr_1_addr_1" [max_loop/lsal.cpp:72]   --->   Operation 2429 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_44 : Operation 2430 [1/1] (0.00ns)   --->   "%shl_ln73_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2430 'bitconcatenate' 'shl_ln73_1' <Predicate = (!icmp_ln37 & icmp_ln71_1)> <Delay = 0.00>
ST_44 : Operation 2431 [1/1] (0.00ns)   --->   "%or_ln73_1 = or i22 %shl_ln73_1, i22 30" [max_loop/lsal.cpp:73]   --->   Operation 2431 'or' 'or_ln73_1' <Predicate = (!icmp_ln37 & icmp_ln71_1)> <Delay = 0.00>
ST_44 : Operation 2432 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_1, i2 %max_index_arr_1_addr" [max_loop/lsal.cpp:73]   --->   Operation 2432 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_44 : Operation 2433 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge64_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2433 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_1)> <Delay = 0.00>
ST_44 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_2)   --->   "%select_ln41_13 = select i1 %or_ln41_3, i8 %select_ln41_11, i8 %select_ln41_12" [max_loop/lsal.cpp:41]   --->   Operation 2434 'select' 'select_ln41_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2435 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_2 = icmp_eq  i8 %querry_buff_29, i8 %select_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 2435 'icmp' 'icmp_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node northwest_2)   --->   "%select_ln43_2 = select i1 %icmp_ln41_2, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2436 'select' 'select_ln43_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node northwest_2)   --->   "%sext_ln43_2 = sext i16 %diag_array_1_3_load" [max_loop/lsal.cpp:43]   --->   Operation 2437 'sext' 'sext_ln43_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 2438 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_2 = add i17 %select_ln43_2, i17 %sext_ln43_2" [max_loop/lsal.cpp:43]   --->   Operation 2438 'add' 'northwest_2' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2439 [1/1] (2.43ns)   --->   "%icmp_ln49_4 = icmp_slt  i17 %northwest_2, i17 %west_33" [max_loop/lsal.cpp:49]   --->   Operation 2439 'icmp' 'icmp_ln49_4' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2440 [1/1] (2.43ns)   --->   "%icmp_ln49_5 = icmp_slt  i17 %west_33, i17 %west_34" [max_loop/lsal.cpp:49]   --->   Operation 2440 'icmp' 'icmp_ln49_5' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2441 [1/1] (0.97ns)   --->   "%and_ln49_2 = and i1 %icmp_ln49_4, i1 %icmp_ln49_5" [max_loop/lsal.cpp:49]   --->   Operation 2441 'and' 'and_ln49_2' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2442 [1/1] (2.43ns)   --->   "%icmp_ln55_2 = icmp_slt  i17 %northwest_2, i17 %west_34" [max_loop/lsal.cpp:55]   --->   Operation 2442 'icmp' 'icmp_ln55_2' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2443 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_7 = select i1 %icmp_ln55_2, i17 %west_34, i17 %northwest_2" [max_loop/lsal.cpp:58]   --->   Operation 2443 'select' 'max_value_7' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2444 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i2 %direction_buff_9" [max_loop/lsal.cpp:63]   --->   Operation 2444 'zext' 'zext_ln63_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_5)   --->   "%select_ln41_34 = select i1 %or_ln41_3, i8 %select_ln41_32, i8 %select_ln41_33" [max_loop/lsal.cpp:41]   --->   Operation 2445 'select' 'select_ln41_34' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2446 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_5 = icmp_eq  i8 %querry_buff_26, i8 %select_ln41_34" [max_loop/lsal.cpp:41]   --->   Operation 2446 'icmp' 'icmp_ln41_5' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node northwest_5)   --->   "%select_ln43_5 = select i1 %icmp_ln41_5, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2447 'select' 'select_ln43_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node northwest_5)   --->   "%sext_ln43_5 = sext i16 %diag_array_1_6_load" [max_loop/lsal.cpp:43]   --->   Operation 2448 'sext' 'sext_ln43_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 2449 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_5 = add i17 %select_ln43_5, i17 %sext_ln43_5" [max_loop/lsal.cpp:43]   --->   Operation 2449 'add' 'northwest_5' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2450 [1/1] (2.43ns)   --->   "%icmp_ln49_10 = icmp_slt  i17 %northwest_5, i17 %west_36" [max_loop/lsal.cpp:49]   --->   Operation 2450 'icmp' 'icmp_ln49_10' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2451 [1/1] (2.43ns)   --->   "%icmp_ln49_11 = icmp_slt  i17 %west_36, i17 %west_37" [max_loop/lsal.cpp:49]   --->   Operation 2451 'icmp' 'icmp_ln49_11' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2452 [1/1] (0.97ns)   --->   "%and_ln49_5 = and i1 %icmp_ln49_10, i1 %icmp_ln49_11" [max_loop/lsal.cpp:49]   --->   Operation 2452 'and' 'and_ln49_5' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2453 [1/1] (2.43ns)   --->   "%icmp_ln55_5 = icmp_slt  i17 %northwest_5, i17 %west_37" [max_loop/lsal.cpp:55]   --->   Operation 2453 'icmp' 'icmp_ln55_5' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2454 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_16 = select i1 %icmp_ln55_5, i17 %west_37, i17 %northwest_5" [max_loop/lsal.cpp:58]   --->   Operation 2454 'select' 'max_value_16' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node max_value_20)   --->   "%select_ln49_12 = select i1 %and_ln49_6, i17 %west_38, i17 %west_37" [max_loop/lsal.cpp:49]   --->   Operation 2455 'select' 'select_ln49_12' <Predicate = (!icmp_ln37 & icmp_ln49_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_13)   --->   "%select_ln49_13 = select i1 %and_ln49_6, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2456 'select' 'select_ln49_13' <Predicate = (!icmp_ln37 & icmp_ln49_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_13)   --->   "%direction_12 = select i1 %icmp_ln55_6, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2457 'select' 'direction_12' <Predicate = (!icmp_ln37 & !icmp_ln49_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2458 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_20 = select i1 %icmp_ln49_12, i17 %select_ln49_12, i17 %max_value_19" [max_loop/lsal.cpp:49]   --->   Operation 2458 'select' 'max_value_20' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_13)   --->   "%direction_70 = select i1 %icmp_ln49_12, i2 %select_ln49_13, i2 %direction_12" [max_loop/lsal.cpp:49]   --->   Operation 2459 'select' 'direction_70' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2460 [1/1] (2.43ns)   --->   "%icmp_ln63_6 = icmp_sgt  i17 %max_value_20, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2460 'icmp' 'icmp_ln63_6' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2461 [1/1] (0.00ns)   --->   "%trunc_ln65_6 = trunc i17 %max_value_20" [max_loop/lsal.cpp:65]   --->   Operation 2461 'trunc' 'trunc_ln65_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 2462 [1/1] (0.80ns)   --->   "%select_ln63_12 = select i1 %icmp_ln63_6, i16 %trunc_ln65_6, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2462 'select' 'select_ln63_12' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2463 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_13 = select i1 %icmp_ln63_6, i2 %direction_70, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2463 'select' 'direction_buff_13' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2464 [1/1] (2.43ns)   --->   "%icmp_ln71_6 = icmp_sgt  i17 %max_value_20, i17 %max_value_arr_6_load" [max_loop/lsal.cpp:71]   --->   Operation 2464 'icmp' 'icmp_ln71_6' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2465 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_6, void %._crit_edge74_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2465 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 2466 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_20, i2 %max_value_arr_6_addr_1" [max_loop/lsal.cpp:72]   --->   Operation 2466 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_44 : Operation 2467 [1/1] (0.00ns)   --->   "%shl_ln73_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_5, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2467 'bitconcatenate' 'shl_ln73_6' <Predicate = (!icmp_ln37 & icmp_ln71_6)> <Delay = 0.00>
ST_44 : Operation 2468 [1/1] (0.00ns)   --->   "%or_ln73_6 = or i22 %shl_ln73_6, i22 25" [max_loop/lsal.cpp:73]   --->   Operation 2468 'or' 'or_ln73_6' <Predicate = (!icmp_ln37 & icmp_ln71_6)> <Delay = 0.00>
ST_44 : Operation 2469 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_6, i2 %max_index_arr_6_addr" [max_loop/lsal.cpp:73]   --->   Operation 2469 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_44 : Operation 2470 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge74_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2470 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_6)> <Delay = 0.00>
ST_44 : Operation 2471 [1/2] (3.25ns)   --->   "%database_buff_0_load_9 = load i14 %database_buff_0_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 2471 'load' 'database_buff_0_load_9' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_44 : Operation 2472 [1/2] (3.25ns)   --->   "%database_buff_1_load_9 = load i14 %database_buff_1_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 2472 'load' 'database_buff_1_load_9' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_44 : Operation 2473 [1/2] (3.25ns)   --->   "%database_buff_5_load_9 = load i14 %database_buff_5_addr_10" [max_loop/lsal.cpp:41]   --->   Operation 2473 'load' 'database_buff_5_load_9' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_44 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_60)   --->   "%select_ln41_56 = select i1 %icmp_ln41_38, i8 %database_buff_7_load_9, i8 %database_buff_6_load_9" [max_loop/lsal.cpp:41]   --->   Operation 2474 'select' 'select_ln41_56' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2475 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_57 = select i1 %icmp_ln41_36, i8 %database_buff_5_load_9, i8 %database_buff_4_load_9" [max_loop/lsal.cpp:41]   --->   Operation 2475 'select' 'select_ln41_57' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_61)   --->   "%select_ln41_58 = select i1 %icmp_ln41_34, i8 %database_buff_3_load_9, i8 %database_buff_2_load_9" [max_loop/lsal.cpp:41]   --->   Operation 2476 'select' 'select_ln41_58' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2477 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_59 = select i1 %icmp_ln41_32, i8 %database_buff_1_load_9, i8 %database_buff_0_load_9" [max_loop/lsal.cpp:41]   --->   Operation 2477 'select' 'select_ln41_59' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2478 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_60 = select i1 %or_ln41, i8 %select_ln41_56, i8 %select_ln41_57" [max_loop/lsal.cpp:41]   --->   Operation 2478 'select' 'select_ln41_60' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2479 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_61 = select i1 %or_ln41_2, i8 %select_ln41_58, i8 %select_ln41_59" [max_loop/lsal.cpp:41]   --->   Operation 2479 'select' 'select_ln41_61' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2480 [1/1] (0.00ns)   --->   "%database_buff_5_addr_11 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 2480 'getelementptr' 'database_buff_5_addr_11' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_44 : Operation 2481 [1/1] (0.00ns)   --->   "%database_buff_0_addr_11 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 2481 'getelementptr' 'database_buff_0_addr_11' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_44 : Operation 2482 [1/1] (0.00ns)   --->   "%database_buff_1_addr_11 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_10" [max_loop/lsal.cpp:41]   --->   Operation 2482 'getelementptr' 'database_buff_1_addr_11' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_44 : Operation 2483 [2/2] (3.25ns)   --->   "%database_buff_1_load_10 = load i14 %database_buff_1_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 2483 'load' 'database_buff_1_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_44 : Operation 2484 [2/2] (3.25ns)   --->   "%database_buff_5_load_10 = load i14 %database_buff_5_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 2484 'load' 'database_buff_5_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_44 : Operation 2485 [2/2] (3.25ns)   --->   "%database_buff_0_load_10 = load i14 %database_buff_0_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 2485 'load' 'database_buff_0_load_10' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_44 : Operation 2486 [1/1] (0.00ns)   --->   "%zext_ln63_12 = zext i2 %direction_buff_25" [max_loop/lsal.cpp:63]   --->   Operation 2486 'zext' 'zext_ln63_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 2487 [1/1] (0.00ns)   --->   "%database_buff_5_addr_14 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 2487 'getelementptr' 'database_buff_5_addr_14' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_44 : Operation 2488 [1/1] (0.00ns)   --->   "%database_buff_0_addr_14 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 2488 'getelementptr' 'database_buff_0_addr_14' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_44 : Operation 2489 [1/1] (0.00ns)   --->   "%database_buff_1_addr_14 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_13" [max_loop/lsal.cpp:41]   --->   Operation 2489 'getelementptr' 'database_buff_1_addr_14' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_44 : Operation 2490 [2/2] (3.25ns)   --->   "%database_buff_5_load_13 = load i14 %database_buff_5_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 2490 'load' 'database_buff_5_load_13' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_44 : Operation 2491 [2/2] (3.25ns)   --->   "%database_buff_0_load_13 = load i14 %database_buff_0_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 2491 'load' 'database_buff_0_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_44 : Operation 2492 [2/2] (3.25ns)   --->   "%database_buff_1_load_13 = load i14 %database_buff_1_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 2492 'load' 'database_buff_1_load_13' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_44 : Operation 2493 [1/2] (3.25ns)   --->   "%database_buff_5_load_14 = load i14 %database_buff_5_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 2493 'load' 'database_buff_5_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_44 : Operation 2494 [1/2] (3.25ns)   --->   "%database_buff_0_load_14 = load i14 %database_buff_0_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 2494 'load' 'database_buff_0_load_14' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_44 : Operation 2495 [1/2] (3.25ns)   --->   "%database_buff_1_load_14 = load i14 %database_buff_1_addr_15" [max_loop/lsal.cpp:41]   --->   Operation 2495 'load' 'database_buff_1_load_14' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_44 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_95)   --->   "%select_ln41_91 = select i1 %icmp_ln41_38, i8 %database_buff_4_load_14, i8 %database_buff_3_load_14" [max_loop/lsal.cpp:41]   --->   Operation 2496 'select' 'select_ln41_91' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2497 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_92 = select i1 %icmp_ln41_36, i8 %database_buff_2_load_14, i8 %database_buff_1_load_14" [max_loop/lsal.cpp:41]   --->   Operation 2497 'select' 'select_ln41_92' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_96)   --->   "%select_ln41_93 = select i1 %icmp_ln41_34, i8 %database_buff_0_load_14, i8 %database_buff_7_load_14" [max_loop/lsal.cpp:41]   --->   Operation 2498 'select' 'select_ln41_93' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2499 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_94 = select i1 %icmp_ln41_32, i8 %database_buff_6_load_14, i8 %database_buff_5_load_14" [max_loop/lsal.cpp:41]   --->   Operation 2499 'select' 'select_ln41_94' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2500 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_95 = select i1 %or_ln41, i8 %select_ln41_91, i8 %select_ln41_92" [max_loop/lsal.cpp:41]   --->   Operation 2500 'select' 'select_ln41_95' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2501 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_96 = select i1 %or_ln41_2, i8 %select_ln41_93, i8 %select_ln41_94" [max_loop/lsal.cpp:41]   --->   Operation 2501 'select' 'select_ln41_96' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2502 [1/1] (0.00ns)   --->   "%or_ln76_3 = or i22 %shl_ln1, i22 4" [max_loop/lsal.cpp:76]   --->   Operation 2502 'or' 'or_ln76_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 2503 [1/1] (0.00ns)   --->   "%zext_ln76_4 = zext i22 %or_ln76_3" [max_loop/lsal.cpp:76]   --->   Operation 2503 'zext' 'zext_ln76_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 2504 [1/1] (0.00ns)   --->   "%direction_matrix_addr_4 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_4" [max_loop/lsal.cpp:76]   --->   Operation 2504 'getelementptr' 'direction_matrix_addr_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 2505 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_4, i22 %direction_matrix_addr_4" [max_loop/lsal.cpp:76]   --->   Operation 2505 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_44 : Operation 2506 [1/1] (0.00ns)   --->   "%or_ln76_11 = or i22 %shl_ln1, i22 12" [max_loop/lsal.cpp:76]   --->   Operation 2506 'or' 'or_ln76_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 2507 [1/1] (0.00ns)   --->   "%zext_ln76_12 = zext i22 %or_ln76_11" [max_loop/lsal.cpp:76]   --->   Operation 2507 'zext' 'zext_ln76_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 2508 [1/1] (0.00ns)   --->   "%direction_matrix_addr_12 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_12" [max_loop/lsal.cpp:76]   --->   Operation 2508 'getelementptr' 'direction_matrix_addr_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_44 : Operation 2509 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_12, i22 %direction_matrix_addr_12" [max_loop/lsal.cpp:76]   --->   Operation 2509 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_44 : Operation 2510 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_2, i2 %diag_array_2_1_addr_1" [max_loop/lsal.cpp:63]   --->   Operation 2510 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_44 : Operation 2511 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_12, i2 %diag_array_2_6_addr_1" [max_loop/lsal.cpp:63]   --->   Operation 2511 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 45 <SV = 36> <Delay = 7.27>
ST_45 : Operation 2512 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i2 %direction_buff_3" [max_loop/lsal.cpp:63]   --->   Operation 2512 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node max_value_8)   --->   "%select_ln49_4 = select i1 %and_ln49_2, i17 %west_34, i17 %west_33" [max_loop/lsal.cpp:49]   --->   Operation 2513 'select' 'select_ln49_4' <Predicate = (!icmp_ln37 & icmp_ln49_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_5)   --->   "%select_ln49_5 = select i1 %and_ln49_2, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2514 'select' 'select_ln49_5' <Predicate = (!icmp_ln37 & icmp_ln49_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_5)   --->   "%direction_4 = select i1 %icmp_ln55_2, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2515 'select' 'direction_4' <Predicate = (!icmp_ln37 & !icmp_ln49_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2516 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_8 = select i1 %icmp_ln49_4, i17 %select_ln49_4, i17 %max_value_7" [max_loop/lsal.cpp:49]   --->   Operation 2516 'select' 'max_value_8' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_5)   --->   "%direction_66 = select i1 %icmp_ln49_4, i2 %select_ln49_5, i2 %direction_4" [max_loop/lsal.cpp:49]   --->   Operation 2517 'select' 'direction_66' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2518 [1/1] (2.43ns)   --->   "%icmp_ln63_2 = icmp_sgt  i17 %max_value_8, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2518 'icmp' 'icmp_ln63_2' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2519 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = trunc i17 %max_value_8" [max_loop/lsal.cpp:65]   --->   Operation 2519 'trunc' 'trunc_ln65_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2520 [1/1] (0.80ns)   --->   "%select_ln63_4 = select i1 %icmp_ln63_2, i16 %trunc_ln65_2, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2520 'select' 'select_ln63_4' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2521 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_5 = select i1 %icmp_ln63_2, i2 %direction_66, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2521 'select' 'direction_buff_5' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2522 [1/1] (2.43ns)   --->   "%icmp_ln71_2 = icmp_sgt  i17 %max_value_8, i17 %max_value_arr_2_load" [max_loop/lsal.cpp:71]   --->   Operation 2522 'icmp' 'icmp_ln71_2' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2523 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_2, void %._crit_edge66_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2523 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2524 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_8, i2 %max_value_arr_2_addr_1" [max_loop/lsal.cpp:72]   --->   Operation 2524 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_45 : Operation 2525 [1/1] (0.00ns)   --->   "%shl_ln73_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_1, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2525 'bitconcatenate' 'shl_ln73_2' <Predicate = (!icmp_ln37 & icmp_ln71_2)> <Delay = 0.00>
ST_45 : Operation 2526 [1/1] (0.00ns)   --->   "%or_ln73_2 = or i22 %shl_ln73_2, i22 29" [max_loop/lsal.cpp:73]   --->   Operation 2526 'or' 'or_ln73_2' <Predicate = (!icmp_ln37 & icmp_ln71_2)> <Delay = 0.00>
ST_45 : Operation 2527 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_2, i2 %max_index_arr_2_addr" [max_loop/lsal.cpp:73]   --->   Operation 2527 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_45 : Operation 2528 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge66_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2528 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_2)> <Delay = 0.00>
ST_45 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node max_value_17)   --->   "%select_ln49_10 = select i1 %and_ln49_5, i17 %west_37, i17 %west_36" [max_loop/lsal.cpp:49]   --->   Operation 2529 'select' 'select_ln49_10' <Predicate = (!icmp_ln37 & icmp_ln49_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_11)   --->   "%select_ln49_11 = select i1 %and_ln49_5, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2530 'select' 'select_ln49_11' <Predicate = (!icmp_ln37 & icmp_ln49_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_11)   --->   "%direction_10 = select i1 %icmp_ln55_5, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2531 'select' 'direction_10' <Predicate = (!icmp_ln37 & !icmp_ln49_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2532 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_17 = select i1 %icmp_ln49_10, i17 %select_ln49_10, i17 %max_value_16" [max_loop/lsal.cpp:49]   --->   Operation 2532 'select' 'max_value_17' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_11)   --->   "%direction_69 = select i1 %icmp_ln49_10, i2 %select_ln49_11, i2 %direction_10" [max_loop/lsal.cpp:49]   --->   Operation 2533 'select' 'direction_69' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2534 [1/1] (2.43ns)   --->   "%icmp_ln63_5 = icmp_sgt  i17 %max_value_17, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2534 'icmp' 'icmp_ln63_5' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2535 [1/1] (0.00ns)   --->   "%trunc_ln65_5 = trunc i17 %max_value_17" [max_loop/lsal.cpp:65]   --->   Operation 2535 'trunc' 'trunc_ln65_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2536 [1/1] (0.80ns)   --->   "%select_ln63_10 = select i1 %icmp_ln63_5, i16 %trunc_ln65_5, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2536 'select' 'select_ln63_10' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2537 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_11 = select i1 %icmp_ln63_5, i2 %direction_69, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2537 'select' 'direction_buff_11' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2538 [1/1] (2.43ns)   --->   "%icmp_ln71_5 = icmp_sgt  i17 %max_value_17, i17 %max_value_arr_5_load" [max_loop/lsal.cpp:71]   --->   Operation 2538 'icmp' 'icmp_ln71_5' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2539 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_5, void %._crit_edge72_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2539 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2540 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_17, i2 %max_value_arr_5_addr_1" [max_loop/lsal.cpp:72]   --->   Operation 2540 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_45 : Operation 2541 [1/1] (0.00ns)   --->   "%shl_ln73_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_4, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2541 'bitconcatenate' 'shl_ln73_5' <Predicate = (!icmp_ln37 & icmp_ln71_5)> <Delay = 0.00>
ST_45 : Operation 2542 [1/1] (0.00ns)   --->   "%or_ln73_5 = or i22 %shl_ln73_5, i22 26" [max_loop/lsal.cpp:73]   --->   Operation 2542 'or' 'or_ln73_5' <Predicate = (!icmp_ln37 & icmp_ln71_5)> <Delay = 0.00>
ST_45 : Operation 2543 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_5, i2 %max_index_arr_5_addr" [max_loop/lsal.cpp:73]   --->   Operation 2543 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_45 : Operation 2544 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge72_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2544 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_5)> <Delay = 0.00>
ST_45 : Operation 2545 [1/1] (0.00ns)   --->   "%zext_ln63_6 = zext i2 %direction_buff_13" [max_loop/lsal.cpp:63]   --->   Operation 2545 'zext' 'zext_ln63_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_9)   --->   "%select_ln41_62 = select i1 %or_ln41_3, i8 %select_ln41_60, i8 %select_ln41_61" [max_loop/lsal.cpp:41]   --->   Operation 2546 'select' 'select_ln41_62' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2547 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_9 = icmp_eq  i8 %querry_buff_22, i8 %select_ln41_62" [max_loop/lsal.cpp:41]   --->   Operation 2547 'icmp' 'icmp_ln41_9' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node northwest_9)   --->   "%select_ln43_9 = select i1 %icmp_ln41_9, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2548 'select' 'select_ln43_9' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node northwest_9)   --->   "%sext_ln43_9 = sext i16 %diag_array_1_2_load_1" [max_loop/lsal.cpp:43]   --->   Operation 2549 'sext' 'sext_ln43_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2550 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_9 = add i17 %select_ln43_9, i17 %sext_ln43_9" [max_loop/lsal.cpp:43]   --->   Operation 2550 'add' 'northwest_9' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln44_9 = sext i16 %diag_array_2_2_load_1" [max_loop/lsal.cpp:44]   --->   Operation 2551 'sext' 'sext_ln44_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2552 [1/1] (2.07ns)   --->   "%west_41 = add i17 %sext_ln44_9, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2552 'add' 'west_41' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2553 [1/1] (2.43ns)   --->   "%icmp_ln49_18 = icmp_slt  i17 %northwest_9, i17 %west_40" [max_loop/lsal.cpp:49]   --->   Operation 2553 'icmp' 'icmp_ln49_18' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2554 [1/1] (2.43ns)   --->   "%icmp_ln49_19 = icmp_slt  i17 %west_40, i17 %west_41" [max_loop/lsal.cpp:49]   --->   Operation 2554 'icmp' 'icmp_ln49_19' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2555 [1/1] (0.97ns)   --->   "%and_ln49_9 = and i1 %icmp_ln49_18, i1 %icmp_ln49_19" [max_loop/lsal.cpp:49]   --->   Operation 2555 'and' 'and_ln49_9' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2556 [1/1] (2.43ns)   --->   "%icmp_ln55_9 = icmp_slt  i17 %northwest_9, i17 %west_41" [max_loop/lsal.cpp:55]   --->   Operation 2556 'icmp' 'icmp_ln55_9' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2557 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_28 = select i1 %icmp_ln55_9, i17 %west_41, i17 %northwest_9" [max_loop/lsal.cpp:58]   --->   Operation 2557 'select' 'max_value_28' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2558 [1/2] (3.25ns)   --->   "%database_buff_1_load_10 = load i14 %database_buff_1_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 2558 'load' 'database_buff_1_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_45 : Operation 2559 [1/2] (3.25ns)   --->   "%database_buff_5_load_10 = load i14 %database_buff_5_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 2559 'load' 'database_buff_5_load_10' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_45 : Operation 2560 [1/2] (3.25ns)   --->   "%database_buff_0_load_10 = load i14 %database_buff_0_addr_11" [max_loop/lsal.cpp:41]   --->   Operation 2560 'load' 'database_buff_0_load_10' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_45 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_67)   --->   "%select_ln41_63 = select i1 %icmp_ln41_38, i8 %database_buff_0_load_10, i8 %database_buff_7_load_10" [max_loop/lsal.cpp:41]   --->   Operation 2561 'select' 'select_ln41_63' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2562 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_64 = select i1 %icmp_ln41_36, i8 %database_buff_6_load_10, i8 %database_buff_5_load_10" [max_loop/lsal.cpp:41]   --->   Operation 2562 'select' 'select_ln41_64' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_68)   --->   "%select_ln41_65 = select i1 %icmp_ln41_34, i8 %database_buff_4_load_10, i8 %database_buff_3_load_10" [max_loop/lsal.cpp:41]   --->   Operation 2563 'select' 'select_ln41_65' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2564 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_66 = select i1 %icmp_ln41_32, i8 %database_buff_2_load_10, i8 %database_buff_1_load_10" [max_loop/lsal.cpp:41]   --->   Operation 2564 'select' 'select_ln41_66' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2565 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_67 = select i1 %or_ln41, i8 %select_ln41_63, i8 %select_ln41_64" [max_loop/lsal.cpp:41]   --->   Operation 2565 'select' 'select_ln41_67' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2566 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_68 = select i1 %or_ln41_2, i8 %select_ln41_65, i8 %select_ln41_66" [max_loop/lsal.cpp:41]   --->   Operation 2566 'select' 'select_ln41_68' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2567 [1/2] (3.25ns)   --->   "%database_buff_5_load_13 = load i14 %database_buff_5_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 2567 'load' 'database_buff_5_load_13' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_45 : Operation 2568 [1/2] (3.25ns)   --->   "%database_buff_0_load_13 = load i14 %database_buff_0_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 2568 'load' 'database_buff_0_load_13' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_45 : Operation 2569 [1/2] (3.25ns)   --->   "%database_buff_1_load_13 = load i14 %database_buff_1_addr_14" [max_loop/lsal.cpp:41]   --->   Operation 2569 'load' 'database_buff_1_load_13' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_45 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_88)   --->   "%select_ln41_84 = select i1 %icmp_ln41_38, i8 %database_buff_3_load_13, i8 %database_buff_2_load_13" [max_loop/lsal.cpp:41]   --->   Operation 2570 'select' 'select_ln41_84' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2571 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_85 = select i1 %icmp_ln41_36, i8 %database_buff_1_load_13, i8 %database_buff_0_load_13" [max_loop/lsal.cpp:41]   --->   Operation 2571 'select' 'select_ln41_85' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_89)   --->   "%select_ln41_86 = select i1 %icmp_ln41_34, i8 %database_buff_7_load_13, i8 %database_buff_6_load_13" [max_loop/lsal.cpp:41]   --->   Operation 2572 'select' 'select_ln41_86' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2573 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_87 = select i1 %icmp_ln41_32, i8 %database_buff_5_load_13, i8 %database_buff_4_load_13" [max_loop/lsal.cpp:41]   --->   Operation 2573 'select' 'select_ln41_87' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2574 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_88 = select i1 %or_ln41, i8 %select_ln41_84, i8 %select_ln41_85" [max_loop/lsal.cpp:41]   --->   Operation 2574 'select' 'select_ln41_88' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2575 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_89 = select i1 %or_ln41_2, i8 %select_ln41_86, i8 %select_ln41_87" [max_loop/lsal.cpp:41]   --->   Operation 2575 'select' 'select_ln41_89' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2576 [1/1] (0.00ns)   --->   "%sext_ln44_13 = sext i16 %diag_array_2_6_load_1" [max_loop/lsal.cpp:44]   --->   Operation 2576 'sext' 'sext_ln44_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2577 [1/1] (2.07ns)   --->   "%west_45 = add i17 %sext_ln44_13, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2577 'add' 'west_45' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_14)   --->   "%select_ln41_97 = select i1 %or_ln41_3, i8 %select_ln41_95, i8 %select_ln41_96" [max_loop/lsal.cpp:41]   --->   Operation 2578 'select' 'select_ln41_97' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2579 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_14 = icmp_eq  i8 %querry_buff_17, i8 %select_ln41_97" [max_loop/lsal.cpp:41]   --->   Operation 2579 'icmp' 'icmp_ln41_14' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node northwest_14)   --->   "%select_ln43_14 = select i1 %icmp_ln41_14, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2580 'select' 'select_ln43_14' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node northwest_14)   --->   "%sext_ln43_14 = sext i16 %diag_array_1_7_load_1" [max_loop/lsal.cpp:43]   --->   Operation 2581 'sext' 'sext_ln43_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2582 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_14 = add i17 %select_ln43_14, i17 %sext_ln43_14" [max_loop/lsal.cpp:43]   --->   Operation 2582 'add' 'northwest_14' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2583 [1/1] (2.43ns)   --->   "%icmp_ln49_28 = icmp_slt  i17 %northwest_14, i17 %west_45" [max_loop/lsal.cpp:49]   --->   Operation 2583 'icmp' 'icmp_ln49_28' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2584 [1/1] (2.43ns)   --->   "%icmp_ln49_29 = icmp_slt  i17 %west_45, i17 %west_46" [max_loop/lsal.cpp:49]   --->   Operation 2584 'icmp' 'icmp_ln49_29' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2585 [1/1] (0.97ns)   --->   "%and_ln49_14 = and i1 %icmp_ln49_28, i1 %icmp_ln49_29" [max_loop/lsal.cpp:49]   --->   Operation 2585 'and' 'and_ln49_14' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2586 [1/1] (2.43ns)   --->   "%icmp_ln55_14 = icmp_slt  i17 %northwest_14, i17 %west_46" [max_loop/lsal.cpp:55]   --->   Operation 2586 'icmp' 'icmp_ln55_14' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2587 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_43 = select i1 %icmp_ln55_14, i17 %west_46, i17 %northwest_14" [max_loop/lsal.cpp:58]   --->   Operation 2587 'select' 'max_value_43' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2588 [1/1] (0.00ns)   --->   "%database_buff_5_addr_19 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 2588 'getelementptr' 'database_buff_5_addr_19' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_45 : Operation 2589 [1/1] (0.00ns)   --->   "%database_buff_0_addr_19 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 2589 'getelementptr' 'database_buff_0_addr_19' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_45 : Operation 2590 [1/1] (0.00ns)   --->   "%database_buff_1_addr_19 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_18" [max_loop/lsal.cpp:41]   --->   Operation 2590 'getelementptr' 'database_buff_1_addr_19' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_45 : Operation 2591 [2/2] (3.25ns)   --->   "%database_buff_1_load_18 = load i14 %database_buff_1_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 2591 'load' 'database_buff_1_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_45 : Operation 2592 [2/2] (3.25ns)   --->   "%database_buff_5_load_18 = load i14 %database_buff_5_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 2592 'load' 'database_buff_5_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_45 : Operation 2593 [2/2] (3.25ns)   --->   "%database_buff_0_load_18 = load i14 %database_buff_0_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 2593 'load' 'database_buff_0_load_18' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_45 : Operation 2594 [1/1] (0.00ns)   --->   "%database_buff_0_addr_23 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 2594 'getelementptr' 'database_buff_0_addr_23' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_45 : Operation 2595 [1/1] (0.00ns)   --->   "%database_buff_1_addr_23 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 2595 'getelementptr' 'database_buff_1_addr_23' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_45 : Operation 2596 [1/1] (0.00ns)   --->   "%database_buff_5_addr_23 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_22" [max_loop/lsal.cpp:41]   --->   Operation 2596 'getelementptr' 'database_buff_5_addr_23' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_45 : Operation 2597 [2/2] (3.25ns)   --->   "%database_buff_5_load_22 = load i14 %database_buff_5_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 2597 'load' 'database_buff_5_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_45 : Operation 2598 [2/2] (3.25ns)   --->   "%database_buff_0_load_22 = load i14 %database_buff_0_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 2598 'load' 'database_buff_0_load_22' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_45 : Operation 2599 [2/2] (3.25ns)   --->   "%database_buff_1_load_22 = load i14 %database_buff_1_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 2599 'load' 'database_buff_1_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_45 : Operation 2600 [1/1] (0.00ns)   --->   "%or_ln76 = or i22 %shl_ln1, i22 1" [max_loop/lsal.cpp:76]   --->   Operation 2600 'or' 'or_ln76' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2601 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i22 %or_ln76" [max_loop/lsal.cpp:76]   --->   Operation 2601 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2602 [1/1] (0.00ns)   --->   "%direction_matrix_addr_1 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_1" [max_loop/lsal.cpp:76]   --->   Operation 2602 'getelementptr' 'direction_matrix_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2603 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_1, i22 %direction_matrix_addr_1" [max_loop/lsal.cpp:76]   --->   Operation 2603 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_45 : Operation 2604 [1/1] (0.00ns)   --->   "%or_ln76_5 = or i22 %shl_ln1, i22 6" [max_loop/lsal.cpp:76]   --->   Operation 2604 'or' 'or_ln76_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2605 [1/1] (0.00ns)   --->   "%zext_ln76_6 = zext i22 %or_ln76_5" [max_loop/lsal.cpp:76]   --->   Operation 2605 'zext' 'zext_ln76_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2606 [1/1] (0.00ns)   --->   "%direction_matrix_addr_6 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_6" [max_loop/lsal.cpp:76]   --->   Operation 2606 'getelementptr' 'direction_matrix_addr_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_45 : Operation 2607 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_6, i22 %direction_matrix_addr_6" [max_loop/lsal.cpp:76]   --->   Operation 2607 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_45 : Operation 2608 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_4, i2 %diag_array_2_2_addr_1" [max_loop/lsal.cpp:63]   --->   Operation 2608 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_45 : Operation 2609 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_10, i2 %diag_array_2_5_addr_1" [max_loop/lsal.cpp:63]   --->   Operation 2609 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 46 <SV = 37> <Delay = 7.27>
ST_46 : Operation 2610 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i2 %direction_buff_5" [max_loop/lsal.cpp:63]   --->   Operation 2610 'zext' 'zext_ln63_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 2611 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i2 %direction_buff_11" [max_loop/lsal.cpp:63]   --->   Operation 2611 'zext' 'zext_ln63_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node max_value_29)   --->   "%select_ln49_18 = select i1 %and_ln49_9, i17 %west_41, i17 %west_40" [max_loop/lsal.cpp:49]   --->   Operation 2612 'select' 'select_ln49_18' <Predicate = (!icmp_ln37 & icmp_ln49_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2613 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_19)   --->   "%select_ln49_19 = select i1 %and_ln49_9, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2613 'select' 'select_ln49_19' <Predicate = (!icmp_ln37 & icmp_ln49_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2614 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_19)   --->   "%direction_18 = select i1 %icmp_ln55_9, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2614 'select' 'direction_18' <Predicate = (!icmp_ln37 & !icmp_ln49_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2615 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_29 = select i1 %icmp_ln49_18, i17 %select_ln49_18, i17 %max_value_28" [max_loop/lsal.cpp:49]   --->   Operation 2615 'select' 'max_value_29' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2616 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_19)   --->   "%direction_73 = select i1 %icmp_ln49_18, i2 %select_ln49_19, i2 %direction_18" [max_loop/lsal.cpp:49]   --->   Operation 2616 'select' 'direction_73' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2617 [1/1] (2.43ns)   --->   "%icmp_ln63_9 = icmp_sgt  i17 %max_value_29, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2617 'icmp' 'icmp_ln63_9' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2618 [1/1] (0.00ns)   --->   "%trunc_ln65_9 = trunc i17 %max_value_29" [max_loop/lsal.cpp:65]   --->   Operation 2618 'trunc' 'trunc_ln65_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 2619 [1/1] (0.80ns)   --->   "%select_ln63_18 = select i1 %icmp_ln63_9, i16 %trunc_ln65_9, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2619 'select' 'select_ln63_18' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2620 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_19 = select i1 %icmp_ln63_9, i2 %direction_73, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2620 'select' 'direction_buff_19' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2621 [1/1] (2.43ns)   --->   "%icmp_ln71_9 = icmp_sgt  i17 %max_value_29, i17 %max_value_arr_1_load_1" [max_loop/lsal.cpp:71]   --->   Operation 2621 'icmp' 'icmp_ln71_9' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2622 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_9, void %._crit_edge80_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2622 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 2623 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_29, i2 %max_value_arr_1_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 2623 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_9)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_46 : Operation 2624 [1/1] (0.00ns)   --->   "%shl_ln73_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_8, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2624 'bitconcatenate' 'shl_ln73_9' <Predicate = (!icmp_ln37 & icmp_ln71_9)> <Delay = 0.00>
ST_46 : Operation 2625 [1/1] (0.00ns)   --->   "%or_ln73_9 = or i22 %shl_ln73_9, i22 22" [max_loop/lsal.cpp:73]   --->   Operation 2625 'or' 'or_ln73_9' <Predicate = (!icmp_ln37 & icmp_ln71_9)> <Delay = 0.00>
ST_46 : Operation 2626 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_9, i2 %max_index_arr_1_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 2626 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_9)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_46 : Operation 2627 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge80_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2627 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_9)> <Delay = 0.00>
ST_46 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_10)   --->   "%select_ln41_69 = select i1 %or_ln41_3, i8 %select_ln41_67, i8 %select_ln41_68" [max_loop/lsal.cpp:41]   --->   Operation 2628 'select' 'select_ln41_69' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2629 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_10 = icmp_eq  i8 %querry_buff_21, i8 %select_ln41_69" [max_loop/lsal.cpp:41]   --->   Operation 2629 'icmp' 'icmp_ln41_10' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node northwest_10)   --->   "%select_ln43_10 = select i1 %icmp_ln41_10, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2630 'select' 'select_ln43_10' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node northwest_10)   --->   "%sext_ln43_10 = sext i16 %diag_array_1_3_load_1" [max_loop/lsal.cpp:43]   --->   Operation 2631 'sext' 'sext_ln43_10' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 2632 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_10 = add i17 %select_ln43_10, i17 %sext_ln43_10" [max_loop/lsal.cpp:43]   --->   Operation 2632 'add' 'northwest_10' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2633 [1/1] (2.43ns)   --->   "%icmp_ln49_20 = icmp_slt  i17 %northwest_10, i17 %west_41" [max_loop/lsal.cpp:49]   --->   Operation 2633 'icmp' 'icmp_ln49_20' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2634 [1/1] (2.43ns)   --->   "%icmp_ln49_21 = icmp_slt  i17 %west_41, i17 %west_42" [max_loop/lsal.cpp:49]   --->   Operation 2634 'icmp' 'icmp_ln49_21' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2635 [1/1] (0.97ns)   --->   "%and_ln49_10 = and i1 %icmp_ln49_20, i1 %icmp_ln49_21" [max_loop/lsal.cpp:49]   --->   Operation 2635 'and' 'and_ln49_10' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2636 [1/1] (2.43ns)   --->   "%icmp_ln55_10 = icmp_slt  i17 %northwest_10, i17 %west_42" [max_loop/lsal.cpp:55]   --->   Operation 2636 'icmp' 'icmp_ln55_10' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2637 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_31 = select i1 %icmp_ln55_10, i17 %west_42, i17 %northwest_10" [max_loop/lsal.cpp:58]   --->   Operation 2637 'select' 'max_value_31' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_13)   --->   "%select_ln41_90 = select i1 %or_ln41_3, i8 %select_ln41_88, i8 %select_ln41_89" [max_loop/lsal.cpp:41]   --->   Operation 2638 'select' 'select_ln41_90' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2639 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_13 = icmp_eq  i8 %querry_buff_18, i8 %select_ln41_90" [max_loop/lsal.cpp:41]   --->   Operation 2639 'icmp' 'icmp_ln41_13' <Predicate = (!icmp_ln37)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node northwest_13)   --->   "%select_ln43_13 = select i1 %icmp_ln41_13, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2640 'select' 'select_ln43_13' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node northwest_13)   --->   "%sext_ln43_13 = sext i16 %diag_array_1_6_load_1" [max_loop/lsal.cpp:43]   --->   Operation 2641 'sext' 'sext_ln43_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 2642 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_13 = add i17 %select_ln43_13, i17 %sext_ln43_13" [max_loop/lsal.cpp:43]   --->   Operation 2642 'add' 'northwest_13' <Predicate = (!icmp_ln37)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2643 [1/1] (2.43ns)   --->   "%icmp_ln49_26 = icmp_slt  i17 %northwest_13, i17 %west_44" [max_loop/lsal.cpp:49]   --->   Operation 2643 'icmp' 'icmp_ln49_26' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2644 [1/1] (2.43ns)   --->   "%icmp_ln49_27 = icmp_slt  i17 %west_44, i17 %west_45" [max_loop/lsal.cpp:49]   --->   Operation 2644 'icmp' 'icmp_ln49_27' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2645 [1/1] (0.97ns)   --->   "%and_ln49_13 = and i1 %icmp_ln49_26, i1 %icmp_ln49_27" [max_loop/lsal.cpp:49]   --->   Operation 2645 'and' 'and_ln49_13' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2646 [1/1] (2.43ns)   --->   "%icmp_ln55_13 = icmp_slt  i17 %northwest_13, i17 %west_45" [max_loop/lsal.cpp:55]   --->   Operation 2646 'icmp' 'icmp_ln55_13' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2647 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_40 = select i1 %icmp_ln55_13, i17 %west_45, i17 %northwest_13" [max_loop/lsal.cpp:58]   --->   Operation 2647 'select' 'max_value_40' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node max_value_44)   --->   "%select_ln49_28 = select i1 %and_ln49_14, i17 %west_46, i17 %west_45" [max_loop/lsal.cpp:49]   --->   Operation 2648 'select' 'select_ln49_28' <Predicate = (!icmp_ln37 & icmp_ln49_28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_29)   --->   "%select_ln49_29 = select i1 %and_ln49_14, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2649 'select' 'select_ln49_29' <Predicate = (!icmp_ln37 & icmp_ln49_28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_29)   --->   "%direction_28 = select i1 %icmp_ln55_14, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2650 'select' 'direction_28' <Predicate = (!icmp_ln37 & !icmp_ln49_28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2651 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_44 = select i1 %icmp_ln49_28, i17 %select_ln49_28, i17 %max_value_43" [max_loop/lsal.cpp:49]   --->   Operation 2651 'select' 'max_value_44' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2652 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_29)   --->   "%direction_78 = select i1 %icmp_ln49_28, i2 %select_ln49_29, i2 %direction_28" [max_loop/lsal.cpp:49]   --->   Operation 2652 'select' 'direction_78' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2653 [1/1] (2.43ns)   --->   "%icmp_ln63_14 = icmp_sgt  i17 %max_value_44, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2653 'icmp' 'icmp_ln63_14' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2654 [1/1] (0.00ns)   --->   "%trunc_ln65_14 = trunc i17 %max_value_44" [max_loop/lsal.cpp:65]   --->   Operation 2654 'trunc' 'trunc_ln65_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 2655 [1/1] (0.80ns)   --->   "%select_ln63_28 = select i1 %icmp_ln63_14, i16 %trunc_ln65_14, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2655 'select' 'select_ln63_28' <Predicate = (!icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2656 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_29 = select i1 %icmp_ln63_14, i2 %direction_78, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2656 'select' 'direction_buff_29' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2657 [1/1] (2.43ns)   --->   "%icmp_ln71_14 = icmp_sgt  i17 %max_value_44, i17 %max_value_arr_6_load_1" [max_loop/lsal.cpp:71]   --->   Operation 2657 'icmp' 'icmp_ln71_14' <Predicate = (!icmp_ln37)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2658 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_14, void %._crit_edge90_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2658 'br' 'br_ln71' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 2659 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_44, i2 %max_value_arr_6_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 2659 'store' 'store_ln72' <Predicate = (!icmp_ln37 & icmp_ln71_14)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_46 : Operation 2660 [1/1] (0.00ns)   --->   "%shl_ln73_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_13, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2660 'bitconcatenate' 'shl_ln73_13' <Predicate = (!icmp_ln37 & icmp_ln71_14)> <Delay = 0.00>
ST_46 : Operation 2661 [1/1] (0.00ns)   --->   "%or_ln73_14 = or i22 %shl_ln73_13, i22 17" [max_loop/lsal.cpp:73]   --->   Operation 2661 'or' 'or_ln73_14' <Predicate = (!icmp_ln37 & icmp_ln71_14)> <Delay = 0.00>
ST_46 : Operation 2662 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_14, i2 %max_index_arr_6_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 2662 'store' 'store_ln73' <Predicate = (!icmp_ln37 & icmp_ln71_14)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_46 : Operation 2663 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge90_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2663 'br' 'br_ln74' <Predicate = (!icmp_ln37 & icmp_ln71_14)> <Delay = 0.00>
ST_46 : Operation 2664 [1/1] (0.00ns)   --->   "%database_buff_1_addr_18 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 2664 'getelementptr' 'database_buff_1_addr_18' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_46 : Operation 2665 [1/1] (0.00ns)   --->   "%database_buff_5_addr_18 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 2665 'getelementptr' 'database_buff_5_addr_18' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_46 : Operation 2666 [1/1] (0.00ns)   --->   "%database_buff_0_addr_18 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_17" [max_loop/lsal.cpp:41]   --->   Operation 2666 'getelementptr' 'database_buff_0_addr_18' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_46 : Operation 2667 [2/2] (3.25ns)   --->   "%database_buff_0_load_17 = load i14 %database_buff_0_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 2667 'load' 'database_buff_0_load_17' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_46 : Operation 2668 [2/2] (3.25ns)   --->   "%database_buff_1_load_17 = load i14 %database_buff_1_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 2668 'load' 'database_buff_1_load_17' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_46 : Operation 2669 [2/2] (3.25ns)   --->   "%database_buff_5_load_17 = load i14 %database_buff_5_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 2669 'load' 'database_buff_5_load_17' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_46 : Operation 2670 [1/2] (3.25ns)   --->   "%database_buff_1_load_18 = load i14 %database_buff_1_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 2670 'load' 'database_buff_1_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_46 : Operation 2671 [1/2] (3.25ns)   --->   "%database_buff_5_load_18 = load i14 %database_buff_5_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 2671 'load' 'database_buff_5_load_18' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_46 : Operation 2672 [1/2] (3.25ns)   --->   "%database_buff_0_load_18 = load i14 %database_buff_0_addr_19" [max_loop/lsal.cpp:41]   --->   Operation 2672 'load' 'database_buff_0_load_18' <Predicate = (!icmp_ln37 & icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_46 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_123)   --->   "%select_ln41_119 = select i1 %icmp_ln41_38, i8 %database_buff_0_load_18, i8 %database_buff_7_load_18" [max_loop/lsal.cpp:41]   --->   Operation 2673 'select' 'select_ln41_119' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2674 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_120 = select i1 %icmp_ln41_36, i8 %database_buff_6_load_18, i8 %database_buff_5_load_18" [max_loop/lsal.cpp:41]   --->   Operation 2674 'select' 'select_ln41_120' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_124)   --->   "%select_ln41_121 = select i1 %icmp_ln41_34, i8 %database_buff_4_load_18, i8 %database_buff_3_load_18" [max_loop/lsal.cpp:41]   --->   Operation 2675 'select' 'select_ln41_121' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2676 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_122 = select i1 %icmp_ln41_32, i8 %database_buff_2_load_18, i8 %database_buff_1_load_18" [max_loop/lsal.cpp:41]   --->   Operation 2676 'select' 'select_ln41_122' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2677 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_123 = select i1 %or_ln41, i8 %select_ln41_119, i8 %select_ln41_120" [max_loop/lsal.cpp:41]   --->   Operation 2677 'select' 'select_ln41_123' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2678 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_124 = select i1 %or_ln41_2, i8 %select_ln41_121, i8 %select_ln41_122" [max_loop/lsal.cpp:41]   --->   Operation 2678 'select' 'select_ln41_124' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2679 [1/1] (0.00ns)   --->   "%database_buff_5_addr_22 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 2679 'getelementptr' 'database_buff_5_addr_22' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_46 : Operation 2680 [1/1] (0.00ns)   --->   "%database_buff_0_addr_22 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 2680 'getelementptr' 'database_buff_0_addr_22' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_46 : Operation 2681 [1/1] (0.00ns)   --->   "%database_buff_1_addr_22 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_21" [max_loop/lsal.cpp:41]   --->   Operation 2681 'getelementptr' 'database_buff_1_addr_22' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_46 : Operation 2682 [2/2] (3.25ns)   --->   "%database_buff_5_load_21 = load i14 %database_buff_5_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 2682 'load' 'database_buff_5_load_21' <Predicate = (!icmp_ln37 & icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_46 : Operation 2683 [2/2] (3.25ns)   --->   "%database_buff_0_load_21 = load i14 %database_buff_0_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 2683 'load' 'database_buff_0_load_21' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_46 : Operation 2684 [2/2] (3.25ns)   --->   "%database_buff_1_load_21 = load i14 %database_buff_1_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 2684 'load' 'database_buff_1_load_21' <Predicate = (!icmp_ln37 & icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_46 : Operation 2685 [1/2] (3.25ns)   --->   "%database_buff_5_load_22 = load i14 %database_buff_5_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 2685 'load' 'database_buff_5_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_46 : Operation 2686 [1/2] (3.25ns)   --->   "%database_buff_0_load_22 = load i14 %database_buff_0_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 2686 'load' 'database_buff_0_load_22' <Predicate = (!icmp_ln37 & icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_46 : Operation 2687 [1/2] (3.25ns)   --->   "%database_buff_1_load_22 = load i14 %database_buff_1_addr_23" [max_loop/lsal.cpp:41]   --->   Operation 2687 'load' 'database_buff_1_load_22' <Predicate = (!icmp_ln37 & !icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_46 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_151)   --->   "%select_ln41_147 = select i1 %icmp_ln41_38, i8 %database_buff_4_load_22, i8 %database_buff_3_load_22" [max_loop/lsal.cpp:41]   --->   Operation 2688 'select' 'select_ln41_147' <Predicate = (!icmp_ln37 & or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2689 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_148 = select i1 %icmp_ln41_36, i8 %database_buff_2_load_22, i8 %database_buff_1_load_22" [max_loop/lsal.cpp:41]   --->   Operation 2689 'select' 'select_ln41_148' <Predicate = (!icmp_ln37 & !or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_152)   --->   "%select_ln41_149 = select i1 %icmp_ln41_34, i8 %database_buff_0_load_22, i8 %database_buff_7_load_22" [max_loop/lsal.cpp:41]   --->   Operation 2690 'select' 'select_ln41_149' <Predicate = (!icmp_ln37 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2691 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_150 = select i1 %icmp_ln41_32, i8 %database_buff_6_load_22, i8 %database_buff_5_load_22" [max_loop/lsal.cpp:41]   --->   Operation 2691 'select' 'select_ln41_150' <Predicate = (!icmp_ln37 & !or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2692 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_151 = select i1 %or_ln41, i8 %select_ln41_147, i8 %select_ln41_148" [max_loop/lsal.cpp:41]   --->   Operation 2692 'select' 'select_ln41_151' <Predicate = (!icmp_ln37 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2693 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_152 = select i1 %or_ln41_2, i8 %select_ln41_149, i8 %select_ln41_150" [max_loop/lsal.cpp:41]   --->   Operation 2693 'select' 'select_ln41_152' <Predicate = (!icmp_ln37 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2694 [1/1] (0.00ns)   --->   "%or_ln76_1 = or i22 %shl_ln1, i22 2" [max_loop/lsal.cpp:76]   --->   Operation 2694 'or' 'or_ln76_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 2695 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i22 %or_ln76_1" [max_loop/lsal.cpp:76]   --->   Operation 2695 'zext' 'zext_ln76_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 2696 [1/1] (0.00ns)   --->   "%direction_matrix_addr_2 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_2" [max_loop/lsal.cpp:76]   --->   Operation 2696 'getelementptr' 'direction_matrix_addr_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 2697 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_2, i22 %direction_matrix_addr_2" [max_loop/lsal.cpp:76]   --->   Operation 2697 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_46 : Operation 2698 [1/1] (0.00ns)   --->   "%or_ln76_4 = or i22 %shl_ln1, i22 5" [max_loop/lsal.cpp:76]   --->   Operation 2698 'or' 'or_ln76_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 2699 [1/1] (0.00ns)   --->   "%zext_ln76_5 = zext i22 %or_ln76_4" [max_loop/lsal.cpp:76]   --->   Operation 2699 'zext' 'zext_ln76_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 2700 [1/1] (0.00ns)   --->   "%direction_matrix_addr_5 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_5" [max_loop/lsal.cpp:76]   --->   Operation 2700 'getelementptr' 'direction_matrix_addr_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_46 : Operation 2701 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_5, i22 %direction_matrix_addr_5" [max_loop/lsal.cpp:76]   --->   Operation 2701 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_46 : Operation 2702 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_18, i2 %diag_array_2_1_addr_2" [max_loop/lsal.cpp:63]   --->   Operation 2702 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_46 : Operation 2703 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_28, i2 %diag_array_2_6_addr_2" [max_loop/lsal.cpp:63]   --->   Operation 2703 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 47 <SV = 38> <Delay = 7.27>
ST_47 : Operation 2704 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i2 %direction_buff_19" [max_loop/lsal.cpp:63]   --->   Operation 2704 'zext' 'zext_ln63_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node max_value_32)   --->   "%select_ln49_20 = select i1 %and_ln49_10, i17 %west_42, i17 %west_41" [max_loop/lsal.cpp:49]   --->   Operation 2705 'select' 'select_ln49_20' <Predicate = (icmp_ln49_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_21)   --->   "%select_ln49_21 = select i1 %and_ln49_10, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2706 'select' 'select_ln49_21' <Predicate = (icmp_ln49_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2707 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_21)   --->   "%direction_20 = select i1 %icmp_ln55_10, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2707 'select' 'direction_20' <Predicate = (!icmp_ln49_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2708 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_32 = select i1 %icmp_ln49_20, i17 %select_ln49_20, i17 %max_value_31" [max_loop/lsal.cpp:49]   --->   Operation 2708 'select' 'max_value_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_21)   --->   "%direction_74 = select i1 %icmp_ln49_20, i2 %select_ln49_21, i2 %direction_20" [max_loop/lsal.cpp:49]   --->   Operation 2709 'select' 'direction_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2710 [1/1] (2.43ns)   --->   "%icmp_ln63_10 = icmp_sgt  i17 %max_value_32, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2710 'icmp' 'icmp_ln63_10' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2711 [1/1] (0.00ns)   --->   "%trunc_ln65_10 = trunc i17 %max_value_32" [max_loop/lsal.cpp:65]   --->   Operation 2711 'trunc' 'trunc_ln65_10' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2712 [1/1] (0.80ns)   --->   "%select_ln63_20 = select i1 %icmp_ln63_10, i16 %trunc_ln65_10, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2712 'select' 'select_ln63_20' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2713 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_21 = select i1 %icmp_ln63_10, i2 %direction_74, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2713 'select' 'direction_buff_21' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2714 [1/1] (2.43ns)   --->   "%icmp_ln71_10 = icmp_sgt  i17 %max_value_32, i17 %max_value_arr_2_load_1" [max_loop/lsal.cpp:71]   --->   Operation 2714 'icmp' 'icmp_ln71_10' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2715 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_10, void %._crit_edge82_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2715 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2716 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_32, i2 %max_value_arr_2_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 2716 'store' 'store_ln72' <Predicate = (icmp_ln71_10)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_47 : Operation 2717 [1/1] (0.00ns)   --->   "%shl_ln73_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_9, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2717 'bitconcatenate' 'shl_ln73_s' <Predicate = (icmp_ln71_10)> <Delay = 0.00>
ST_47 : Operation 2718 [1/1] (0.00ns)   --->   "%or_ln73_10 = or i22 %shl_ln73_s, i22 21" [max_loop/lsal.cpp:73]   --->   Operation 2718 'or' 'or_ln73_10' <Predicate = (icmp_ln71_10)> <Delay = 0.00>
ST_47 : Operation 2719 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_10, i2 %max_index_arr_2_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 2719 'store' 'store_ln73' <Predicate = (icmp_ln71_10)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_47 : Operation 2720 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge82_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2720 'br' 'br_ln74' <Predicate = (icmp_ln71_10)> <Delay = 0.00>
ST_47 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node max_value_41)   --->   "%select_ln49_26 = select i1 %and_ln49_13, i17 %west_45, i17 %west_44" [max_loop/lsal.cpp:49]   --->   Operation 2721 'select' 'select_ln49_26' <Predicate = (icmp_ln49_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2722 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_27)   --->   "%select_ln49_27 = select i1 %and_ln49_13, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2722 'select' 'select_ln49_27' <Predicate = (icmp_ln49_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_27)   --->   "%direction_26 = select i1 %icmp_ln55_13, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2723 'select' 'direction_26' <Predicate = (!icmp_ln49_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2724 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_41 = select i1 %icmp_ln49_26, i17 %select_ln49_26, i17 %max_value_40" [max_loop/lsal.cpp:49]   --->   Operation 2724 'select' 'max_value_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_27)   --->   "%direction_77 = select i1 %icmp_ln49_26, i2 %select_ln49_27, i2 %direction_26" [max_loop/lsal.cpp:49]   --->   Operation 2725 'select' 'direction_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2726 [1/1] (2.43ns)   --->   "%icmp_ln63_13 = icmp_sgt  i17 %max_value_41, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2726 'icmp' 'icmp_ln63_13' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2727 [1/1] (0.00ns)   --->   "%trunc_ln65_13 = trunc i17 %max_value_41" [max_loop/lsal.cpp:65]   --->   Operation 2727 'trunc' 'trunc_ln65_13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2728 [1/1] (0.80ns)   --->   "%select_ln63_26 = select i1 %icmp_ln63_13, i16 %trunc_ln65_13, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2728 'select' 'select_ln63_26' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2729 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_27 = select i1 %icmp_ln63_13, i2 %direction_77, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2729 'select' 'direction_buff_27' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2730 [1/1] (2.43ns)   --->   "%icmp_ln71_13 = icmp_sgt  i17 %max_value_41, i17 %max_value_arr_5_load_1" [max_loop/lsal.cpp:71]   --->   Operation 2730 'icmp' 'icmp_ln71_13' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2731 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_13, void %._crit_edge88_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2731 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2732 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_41, i2 %max_value_arr_5_addr_2" [max_loop/lsal.cpp:72]   --->   Operation 2732 'store' 'store_ln72' <Predicate = (icmp_ln71_13)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_47 : Operation 2733 [1/1] (0.00ns)   --->   "%shl_ln73_12 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_12, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2733 'bitconcatenate' 'shl_ln73_12' <Predicate = (icmp_ln71_13)> <Delay = 0.00>
ST_47 : Operation 2734 [1/1] (0.00ns)   --->   "%or_ln73_13 = or i22 %shl_ln73_12, i22 18" [max_loop/lsal.cpp:73]   --->   Operation 2734 'or' 'or_ln73_13' <Predicate = (icmp_ln71_13)> <Delay = 0.00>
ST_47 : Operation 2735 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_13, i2 %max_index_arr_5_addr_1" [max_loop/lsal.cpp:73]   --->   Operation 2735 'store' 'store_ln73' <Predicate = (icmp_ln71_13)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_47 : Operation 2736 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge88_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2736 'br' 'br_ln74' <Predicate = (icmp_ln71_13)> <Delay = 0.00>
ST_47 : Operation 2737 [1/1] (0.00ns)   --->   "%zext_ln63_14 = zext i2 %direction_buff_29" [max_loop/lsal.cpp:63]   --->   Operation 2737 'zext' 'zext_ln63_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2738 [1/2] (3.25ns)   --->   "%database_buff_0_load_17 = load i14 %database_buff_0_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 2738 'load' 'database_buff_0_load_17' <Predicate = (!icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_47 : Operation 2739 [1/2] (3.25ns)   --->   "%database_buff_1_load_17 = load i14 %database_buff_1_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 2739 'load' 'database_buff_1_load_17' <Predicate = (icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_47 : Operation 2740 [1/2] (3.25ns)   --->   "%database_buff_5_load_17 = load i14 %database_buff_5_addr_18" [max_loop/lsal.cpp:41]   --->   Operation 2740 'load' 'database_buff_5_load_17' <Predicate = (icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_47 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_116)   --->   "%select_ln41_112 = select i1 %icmp_ln41_38, i8 %database_buff_7_load_17, i8 %database_buff_6_load_17" [max_loop/lsal.cpp:41]   --->   Operation 2741 'select' 'select_ln41_112' <Predicate = (or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2742 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_113 = select i1 %icmp_ln41_36, i8 %database_buff_5_load_17, i8 %database_buff_4_load_17" [max_loop/lsal.cpp:41]   --->   Operation 2742 'select' 'select_ln41_113' <Predicate = (!or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_117)   --->   "%select_ln41_114 = select i1 %icmp_ln41_34, i8 %database_buff_3_load_17, i8 %database_buff_2_load_17" [max_loop/lsal.cpp:41]   --->   Operation 2743 'select' 'select_ln41_114' <Predicate = (or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2744 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_115 = select i1 %icmp_ln41_32, i8 %database_buff_1_load_17, i8 %database_buff_0_load_17" [max_loop/lsal.cpp:41]   --->   Operation 2744 'select' 'select_ln41_115' <Predicate = (!or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2745 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_116 = select i1 %or_ln41, i8 %select_ln41_112, i8 %select_ln41_113" [max_loop/lsal.cpp:41]   --->   Operation 2745 'select' 'select_ln41_116' <Predicate = (or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2746 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_117 = select i1 %or_ln41_2, i8 %select_ln41_114, i8 %select_ln41_115" [max_loop/lsal.cpp:41]   --->   Operation 2746 'select' 'select_ln41_117' <Predicate = (!or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2747 [1/1] (0.00ns)   --->   "%sext_ln44_17 = sext i16 %diag_array_2_2_load_2" [max_loop/lsal.cpp:44]   --->   Operation 2747 'sext' 'sext_ln44_17' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2748 [1/1] (2.07ns)   --->   "%west_49 = add i17 %sext_ln44_17, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2748 'add' 'west_49' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_18)   --->   "%select_ln41_125 = select i1 %or_ln41_3, i8 %select_ln41_123, i8 %select_ln41_124" [max_loop/lsal.cpp:41]   --->   Operation 2749 'select' 'select_ln41_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2750 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_18 = icmp_eq  i8 %querry_buff_13, i8 %select_ln41_125" [max_loop/lsal.cpp:41]   --->   Operation 2750 'icmp' 'icmp_ln41_18' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node northwest_18)   --->   "%select_ln43_18 = select i1 %icmp_ln41_18, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2751 'select' 'select_ln43_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node northwest_18)   --->   "%sext_ln43_18 = sext i16 %diag_array_1_3_load_2" [max_loop/lsal.cpp:43]   --->   Operation 2752 'sext' 'sext_ln43_18' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2753 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_18 = add i17 %select_ln43_18, i17 %sext_ln43_18" [max_loop/lsal.cpp:43]   --->   Operation 2753 'add' 'northwest_18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2754 [1/1] (2.43ns)   --->   "%icmp_ln49_36 = icmp_slt  i17 %northwest_18, i17 %west_49" [max_loop/lsal.cpp:49]   --->   Operation 2754 'icmp' 'icmp_ln49_36' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2755 [1/1] (2.43ns)   --->   "%icmp_ln49_37 = icmp_slt  i17 %west_49, i17 %west_50" [max_loop/lsal.cpp:49]   --->   Operation 2755 'icmp' 'icmp_ln49_37' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2756 [1/1] (0.97ns)   --->   "%and_ln49_18 = and i1 %icmp_ln49_36, i1 %icmp_ln49_37" [max_loop/lsal.cpp:49]   --->   Operation 2756 'and' 'and_ln49_18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2757 [1/1] (2.43ns)   --->   "%icmp_ln55_18 = icmp_slt  i17 %northwest_18, i17 %west_50" [max_loop/lsal.cpp:55]   --->   Operation 2757 'icmp' 'icmp_ln55_18' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2758 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_55 = select i1 %icmp_ln55_18, i17 %west_50, i17 %northwest_18" [max_loop/lsal.cpp:58]   --->   Operation 2758 'select' 'max_value_55' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2759 [1/2] (3.25ns)   --->   "%database_buff_5_load_21 = load i14 %database_buff_5_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 2759 'load' 'database_buff_5_load_21' <Predicate = (icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_47 : Operation 2760 [1/2] (3.25ns)   --->   "%database_buff_0_load_21 = load i14 %database_buff_0_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 2760 'load' 'database_buff_0_load_21' <Predicate = (!icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_47 : Operation 2761 [1/2] (3.25ns)   --->   "%database_buff_1_load_21 = load i14 %database_buff_1_addr_22" [max_loop/lsal.cpp:41]   --->   Operation 2761 'load' 'database_buff_1_load_21' <Predicate = (icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_47 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_144)   --->   "%select_ln41_140 = select i1 %icmp_ln41_38, i8 %database_buff_3_load_21, i8 %database_buff_2_load_21" [max_loop/lsal.cpp:41]   --->   Operation 2762 'select' 'select_ln41_140' <Predicate = (or_ln41 & or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2763 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_141 = select i1 %icmp_ln41_36, i8 %database_buff_1_load_21, i8 %database_buff_0_load_21" [max_loop/lsal.cpp:41]   --->   Operation 2763 'select' 'select_ln41_141' <Predicate = (!or_ln41 & or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_145)   --->   "%select_ln41_142 = select i1 %icmp_ln41_34, i8 %database_buff_7_load_21, i8 %database_buff_6_load_21" [max_loop/lsal.cpp:41]   --->   Operation 2764 'select' 'select_ln41_142' <Predicate = (or_ln41_2 & !or_ln41_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2765 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_143 = select i1 %icmp_ln41_32, i8 %database_buff_5_load_21, i8 %database_buff_4_load_21" [max_loop/lsal.cpp:41]   --->   Operation 2765 'select' 'select_ln41_143' <Predicate = (!or_ln41_2 & !or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2766 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_144 = select i1 %or_ln41, i8 %select_ln41_140, i8 %select_ln41_141" [max_loop/lsal.cpp:41]   --->   Operation 2766 'select' 'select_ln41_144' <Predicate = (or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2767 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln41_145 = select i1 %or_ln41_2, i8 %select_ln41_142, i8 %select_ln41_143" [max_loop/lsal.cpp:41]   --->   Operation 2767 'select' 'select_ln41_145' <Predicate = (!or_ln41_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2768 [1/1] (0.00ns)   --->   "%sext_ln44_21 = sext i16 %diag_array_2_6_load_2" [max_loop/lsal.cpp:44]   --->   Operation 2768 'sext' 'sext_ln44_21' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2769 [1/1] (2.07ns)   --->   "%west_53 = add i17 %sext_ln44_21, i17 131071" [max_loop/lsal.cpp:44]   --->   Operation 2769 'add' 'west_53' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_22)   --->   "%select_ln41_153 = select i1 %or_ln41_3, i8 %select_ln41_151, i8 %select_ln41_152" [max_loop/lsal.cpp:41]   --->   Operation 2770 'select' 'select_ln41_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2771 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_22 = icmp_eq  i8 %querry_buff_9, i8 %select_ln41_153" [max_loop/lsal.cpp:41]   --->   Operation 2771 'icmp' 'icmp_ln41_22' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node northwest_22)   --->   "%select_ln43_22 = select i1 %icmp_ln41_22, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2772 'select' 'select_ln43_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node northwest_22)   --->   "%sext_ln43_22 = sext i16 %diag_array_1_7_load_2" [max_loop/lsal.cpp:43]   --->   Operation 2773 'sext' 'sext_ln43_22' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2774 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_22 = add i17 %select_ln43_22, i17 %sext_ln43_22" [max_loop/lsal.cpp:43]   --->   Operation 2774 'add' 'northwest_22' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2775 [1/1] (2.43ns)   --->   "%icmp_ln49_44 = icmp_slt  i17 %northwest_22, i17 %west_53" [max_loop/lsal.cpp:49]   --->   Operation 2775 'icmp' 'icmp_ln49_44' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2776 [1/1] (2.43ns)   --->   "%icmp_ln49_45 = icmp_slt  i17 %west_53, i17 %west_54" [max_loop/lsal.cpp:49]   --->   Operation 2776 'icmp' 'icmp_ln49_45' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2777 [1/1] (0.97ns)   --->   "%and_ln49_22 = and i1 %icmp_ln49_44, i1 %icmp_ln49_45" [max_loop/lsal.cpp:49]   --->   Operation 2777 'and' 'and_ln49_22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2778 [1/1] (2.43ns)   --->   "%icmp_ln55_22 = icmp_slt  i17 %northwest_22, i17 %west_54" [max_loop/lsal.cpp:55]   --->   Operation 2778 'icmp' 'icmp_ln55_22' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2779 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_67 = select i1 %icmp_ln55_22, i17 %west_54, i17 %northwest_22" [max_loop/lsal.cpp:58]   --->   Operation 2779 'select' 'max_value_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2780 [1/1] (0.00ns)   --->   "%database_buff_5_addr_27 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 2780 'getelementptr' 'database_buff_5_addr_27' <Predicate = (!icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_47 : Operation 2781 [1/1] (0.00ns)   --->   "%database_buff_0_addr_27 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 2781 'getelementptr' 'database_buff_0_addr_27' <Predicate = (icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_47 : Operation 2782 [1/1] (0.00ns)   --->   "%database_buff_1_addr_27 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_26" [max_loop/lsal.cpp:41]   --->   Operation 2782 'getelementptr' 'database_buff_1_addr_27' <Predicate = (!icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_47 : Operation 2783 [2/2] (3.25ns)   --->   "%database_buff_1_load_26 = load i14 %database_buff_1_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 2783 'load' 'database_buff_1_load_26' <Predicate = (!icmp_ln41_32 & !or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_47 : Operation 2784 [2/2] (3.25ns)   --->   "%database_buff_5_load_26 = load i14 %database_buff_5_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 2784 'load' 'database_buff_5_load_26' <Predicate = (!icmp_ln41_36 & !or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_47 : Operation 2785 [2/2] (3.25ns)   --->   "%database_buff_0_load_26 = load i14 %database_buff_0_addr_27" [max_loop/lsal.cpp:41]   --->   Operation 2785 'load' 'database_buff_0_load_26' <Predicate = (icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_47 : Operation 2786 [1/1] (0.00ns)   --->   "%database_buff_5_addr_28 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 2786 'getelementptr' 'database_buff_5_addr_28' <Predicate = (icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_47 : Operation 2787 [1/1] (0.00ns)   --->   "%database_buff_1_addr_28 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln41_27" [max_loop/lsal.cpp:41]   --->   Operation 2787 'getelementptr' 'database_buff_1_addr_28' <Predicate = (icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 0.00>
ST_47 : Operation 2788 [2/2] (3.25ns)   --->   "%database_buff_5_load_27 = load i14 %database_buff_5_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 2788 'load' 'database_buff_5_load_27' <Predicate = (icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_47 : Operation 2789 [2/2] (3.25ns)   --->   "%database_buff_1_load_27 = load i14 %database_buff_1_addr_28" [max_loop/lsal.cpp:41]   --->   Operation 2789 'load' 'database_buff_1_load_27' <Predicate = (icmp_ln41_38 & or_ln41 & or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_47 : Operation 2790 [1/1] (0.00ns)   --->   "%database_buff_0_addr_31 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln41_30" [max_loop/lsal.cpp:41]   --->   Operation 2790 'getelementptr' 'database_buff_0_addr_31' <Predicate = (icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 0.00>
ST_47 : Operation 2791 [2/2] (3.25ns)   --->   "%database_buff_0_load_30 = load i14 %database_buff_0_addr_31" [max_loop/lsal.cpp:41]   --->   Operation 2791 'load' 'database_buff_0_load_30' <Predicate = (icmp_ln41_34 & or_ln41_2 & !or_ln41_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8199> <RAM>
ST_47 : Operation 2792 [1/1] (0.00ns)   --->   "%or_ln76_8 = or i22 %shl_ln1, i22 9" [max_loop/lsal.cpp:76]   --->   Operation 2792 'or' 'or_ln76_8' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_47 : Operation 2793 [1/1] (0.00ns)   --->   "%zext_ln76_9 = zext i22 %or_ln76_8" [max_loop/lsal.cpp:76]   --->   Operation 2793 'zext' 'zext_ln76_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_47 : Operation 2794 [1/1] (0.00ns)   --->   "%direction_matrix_addr_9 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_9" [max_loop/lsal.cpp:76]   --->   Operation 2794 'getelementptr' 'direction_matrix_addr_9' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_47 : Operation 2795 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_9, i22 %direction_matrix_addr_9" [max_loop/lsal.cpp:76]   --->   Operation 2795 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_47 : Operation 2796 [1/1] (0.00ns)   --->   "%or_ln76_13 = or i22 %shl_ln1, i22 14" [max_loop/lsal.cpp:76]   --->   Operation 2796 'or' 'or_ln76_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_47 : Operation 2797 [1/1] (0.00ns)   --->   "%zext_ln76_14 = zext i22 %or_ln76_13" [max_loop/lsal.cpp:76]   --->   Operation 2797 'zext' 'zext_ln76_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_47 : Operation 2798 [1/1] (0.00ns)   --->   "%direction_matrix_addr_14 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_14" [max_loop/lsal.cpp:76]   --->   Operation 2798 'getelementptr' 'direction_matrix_addr_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_47 : Operation 2799 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_14, i22 %direction_matrix_addr_14" [max_loop/lsal.cpp:76]   --->   Operation 2799 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_47 : Operation 2800 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_20, i2 %diag_array_2_2_addr_2" [max_loop/lsal.cpp:63]   --->   Operation 2800 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_47 : Operation 2801 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_26, i2 %diag_array_2_5_addr_2" [max_loop/lsal.cpp:63]   --->   Operation 2801 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 48 <SV = 41> <Delay = 7.27>
ST_48 : Operation 2802 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i16 %diag_array_2_0_load" [max_loop/lsal.cpp:42]   --->   Operation 2802 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2803 [1/1] (2.07ns)   --->   "%north = add i17 %sext_ln42, i17 131071" [max_loop/lsal.cpp:42]   --->   Operation 2803 'add' 'north' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node northwest)   --->   "%select_ln43 = select i1 %icmp_ln41, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2804 'select' 'select_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node northwest)   --->   "%sext_ln43 = sext i16 %diag_array_1_1_load" [max_loop/lsal.cpp:43]   --->   Operation 2805 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2806 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest = add i17 %select_ln43, i17 %sext_ln43" [max_loop/lsal.cpp:43]   --->   Operation 2806 'add' 'northwest' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2807 [1/1] (2.43ns)   --->   "%icmp_ln49 = icmp_slt  i17 %northwest, i17 %north" [max_loop/lsal.cpp:49]   --->   Operation 2807 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2808 [1/1] (2.43ns)   --->   "%icmp_ln49_1 = icmp_slt  i17 %north, i17 %west_32" [max_loop/lsal.cpp:49]   --->   Operation 2808 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2809 [1/1] (0.97ns)   --->   "%and_ln49 = and i1 %icmp_ln49, i1 %icmp_ln49_1" [max_loop/lsal.cpp:49]   --->   Operation 2809 'and' 'and_ln49' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2810 [1/1] (0.00ns) (grouped into LUT with out node max_value_2)   --->   "%select_ln49 = select i1 %and_ln49, i17 %west_32, i17 %north" [max_loop/lsal.cpp:49]   --->   Operation 2810 'select' 'select_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2811 [1/1] (2.43ns)   --->   "%icmp_ln55 = icmp_slt  i17 %northwest, i17 %west_32" [max_loop/lsal.cpp:55]   --->   Operation 2811 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2812 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_1 = select i1 %icmp_ln55, i17 %west_32, i17 %northwest" [max_loop/lsal.cpp:58]   --->   Operation 2812 'select' 'max_value_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2813 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_2 = select i1 %icmp_ln49, i17 %select_ln49, i17 %max_value_1" [max_loop/lsal.cpp:49]   --->   Operation 2813 'select' 'max_value_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2814 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i17 %max_value_2" [max_loop/lsal.cpp:65]   --->   Operation 2814 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2815 [1/1] (0.00ns)   --->   "%zext_ln63_17 = zext i2 %direction_buff_35" [max_loop/lsal.cpp:63]   --->   Operation 2815 'zext' 'zext_ln63_17' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2816 [1/1] (0.00ns)   --->   "%zext_ln63_21 = zext i2 %direction_buff_43" [max_loop/lsal.cpp:63]   --->   Operation 2816 'zext' 'zext_ln63_21' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node max_value_80)   --->   "%select_ln49_52 = select i1 %and_ln49_26, i17 %west_58, i17 %west_57" [max_loop/lsal.cpp:49]   --->   Operation 2817 'select' 'select_ln49_52' <Predicate = (icmp_ln49_52)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2818 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_53)   --->   "%select_ln49_53 = select i1 %and_ln49_26, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2818 'select' 'select_ln49_53' <Predicate = (icmp_ln49_52)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_53)   --->   "%direction_52 = select i1 %icmp_ln55_26, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2819 'select' 'direction_52' <Predicate = (!icmp_ln49_52)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2820 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_80 = select i1 %icmp_ln49_52, i17 %select_ln49_52, i17 %max_value_79" [max_loop/lsal.cpp:49]   --->   Operation 2820 'select' 'max_value_80' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2821 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_53)   --->   "%direction_90 = select i1 %icmp_ln49_52, i2 %select_ln49_53, i2 %direction_52" [max_loop/lsal.cpp:49]   --->   Operation 2821 'select' 'direction_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2822 [1/1] (2.43ns)   --->   "%icmp_ln63_26 = icmp_sgt  i17 %max_value_80, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2822 'icmp' 'icmp_ln63_26' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2823 [1/1] (0.00ns)   --->   "%trunc_ln65_26 = trunc i17 %max_value_80" [max_loop/lsal.cpp:65]   --->   Operation 2823 'trunc' 'trunc_ln65_26' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2824 [1/1] (0.80ns)   --->   "%select_ln63_52 = select i1 %icmp_ln63_26, i16 %trunc_ln65_26, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2824 'select' 'select_ln63_52' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2825 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_53 = select i1 %icmp_ln63_26, i2 %direction_90, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2825 'select' 'direction_buff_53' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2826 [1/1] (2.43ns)   --->   "%icmp_ln71_26 = icmp_sgt  i17 %max_value_80, i17 %max_value_arr_2_load_3" [max_loop/lsal.cpp:71]   --->   Operation 2826 'icmp' 'icmp_ln71_26' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2827 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_26, void %._crit_edge114_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2827 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2828 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_80, i2 %max_value_arr_2_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 2828 'store' 'store_ln72' <Predicate = (icmp_ln71_26)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_48 : Operation 2829 [1/1] (0.00ns)   --->   "%shl_ln73_25 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_25, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2829 'bitconcatenate' 'shl_ln73_25' <Predicate = (icmp_ln71_26)> <Delay = 0.00>
ST_48 : Operation 2830 [1/1] (0.00ns)   --->   "%or_ln73_26 = or i22 %shl_ln73_25, i22 5" [max_loop/lsal.cpp:73]   --->   Operation 2830 'or' 'or_ln73_26' <Predicate = (icmp_ln71_26)> <Delay = 0.00>
ST_48 : Operation 2831 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_26, i2 %max_index_arr_2_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 2831 'store' 'store_ln73' <Predicate = (icmp_ln71_26)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_48 : Operation 2832 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge114_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2832 'br' 'br_ln74' <Predicate = (icmp_ln71_26)> <Delay = 0.00>
ST_48 : Operation 2833 [1/1] (0.00ns) (grouped into LUT with out node northwest_27)   --->   "%select_ln43_27 = select i1 %icmp_ln41_27, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2833 'select' 'select_ln43_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node northwest_27)   --->   "%sext_ln43_27 = sext i16 %diag_array_1_4_load_3" [max_loop/lsal.cpp:43]   --->   Operation 2834 'sext' 'sext_ln43_27' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2835 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_27 = add i17 %select_ln43_27, i17 %sext_ln43_27" [max_loop/lsal.cpp:43]   --->   Operation 2835 'add' 'northwest_27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2836 [1/1] (2.43ns)   --->   "%icmp_ln49_54 = icmp_slt  i17 %northwest_27, i17 %west_58" [max_loop/lsal.cpp:49]   --->   Operation 2836 'icmp' 'icmp_ln49_54' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2837 [1/1] (2.43ns)   --->   "%icmp_ln49_55 = icmp_slt  i17 %west_58, i17 %west_59" [max_loop/lsal.cpp:49]   --->   Operation 2837 'icmp' 'icmp_ln49_55' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2838 [1/1] (0.97ns)   --->   "%and_ln49_27 = and i1 %icmp_ln49_54, i1 %icmp_ln49_55" [max_loop/lsal.cpp:49]   --->   Operation 2838 'and' 'and_ln49_27' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node max_value_83)   --->   "%select_ln49_54 = select i1 %and_ln49_27, i17 %west_59, i17 %west_58" [max_loop/lsal.cpp:49]   --->   Operation 2839 'select' 'select_ln49_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2840 [1/1] (2.43ns)   --->   "%icmp_ln55_27 = icmp_slt  i17 %northwest_27, i17 %west_59" [max_loop/lsal.cpp:55]   --->   Operation 2840 'icmp' 'icmp_ln55_27' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2841 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_82 = select i1 %icmp_ln55_27, i17 %west_59, i17 %northwest_27" [max_loop/lsal.cpp:58]   --->   Operation 2841 'select' 'max_value_82' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2842 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_83 = select i1 %icmp_ln49_54, i17 %select_ln49_54, i17 %max_value_82" [max_loop/lsal.cpp:49]   --->   Operation 2842 'select' 'max_value_83' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2843 [1/1] (0.00ns)   --->   "%trunc_ln65_27 = trunc i17 %max_value_83" [max_loop/lsal.cpp:65]   --->   Operation 2843 'trunc' 'trunc_ln65_27' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln41_30)   --->   "%select_ln41_209 = select i1 %or_ln41_3, i8 %select_ln41_207, i8 %select_ln41_208" [max_loop/lsal.cpp:41]   --->   Operation 2844 'select' 'select_ln41_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2845 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln41_30 = icmp_eq  i8 %querry_buff_1, i8 %select_ln41_209" [max_loop/lsal.cpp:41]   --->   Operation 2845 'icmp' 'icmp_ln41_30' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node northwest_30)   --->   "%select_ln43_30 = select i1 %icmp_ln41_30, i17 2, i17 131071" [max_loop/lsal.cpp:43]   --->   Operation 2846 'select' 'select_ln43_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node northwest_30)   --->   "%sext_ln43_30 = sext i16 %diag_array_1_7_load_3" [max_loop/lsal.cpp:43]   --->   Operation 2847 'sext' 'sext_ln43_30' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2848 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_30 = add i17 %select_ln43_30, i17 %sext_ln43_30" [max_loop/lsal.cpp:43]   --->   Operation 2848 'add' 'northwest_30' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2849 [1/1] (2.43ns)   --->   "%icmp_ln49_60 = icmp_slt  i17 %northwest_30, i17 %west_61" [max_loop/lsal.cpp:49]   --->   Operation 2849 'icmp' 'icmp_ln49_60' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2850 [1/1] (2.43ns)   --->   "%icmp_ln49_61 = icmp_slt  i17 %west_61, i17 %west_62" [max_loop/lsal.cpp:49]   --->   Operation 2850 'icmp' 'icmp_ln49_61' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2851 [1/1] (0.97ns)   --->   "%and_ln49_30 = and i1 %icmp_ln49_60, i1 %icmp_ln49_61" [max_loop/lsal.cpp:49]   --->   Operation 2851 'and' 'and_ln49_30' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2852 [1/1] (2.43ns)   --->   "%icmp_ln55_30 = icmp_slt  i17 %northwest_30, i17 %west_62" [max_loop/lsal.cpp:55]   --->   Operation 2852 'icmp' 'icmp_ln55_30' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2853 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_91 = select i1 %icmp_ln55_30, i17 %west_62, i17 %northwest_30" [max_loop/lsal.cpp:58]   --->   Operation 2853 'select' 'max_value_91' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2854 [1/1] (0.00ns)   --->   "%or_ln76_16 = or i22 %shl_ln1, i22 17" [max_loop/lsal.cpp:76]   --->   Operation 2854 'or' 'or_ln76_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_48 : Operation 2855 [1/1] (0.00ns)   --->   "%zext_ln76_17 = zext i22 %or_ln76_16" [max_loop/lsal.cpp:76]   --->   Operation 2855 'zext' 'zext_ln76_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_48 : Operation 2856 [1/1] (0.00ns)   --->   "%direction_matrix_addr_17 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_17" [max_loop/lsal.cpp:76]   --->   Operation 2856 'getelementptr' 'direction_matrix_addr_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_48 : Operation 2857 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_17, i22 %direction_matrix_addr_17" [max_loop/lsal.cpp:76]   --->   Operation 2857 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_48 : Operation 2858 [1/1] (0.00ns)   --->   "%or_ln76_20 = or i22 %shl_ln1, i22 21" [max_loop/lsal.cpp:76]   --->   Operation 2858 'or' 'or_ln76_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_48 : Operation 2859 [1/1] (0.00ns)   --->   "%zext_ln76_21 = zext i22 %or_ln76_20" [max_loop/lsal.cpp:76]   --->   Operation 2859 'zext' 'zext_ln76_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_48 : Operation 2860 [1/1] (0.00ns)   --->   "%direction_matrix_addr_21 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_21" [max_loop/lsal.cpp:76]   --->   Operation 2860 'getelementptr' 'direction_matrix_addr_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_48 : Operation 2861 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_21, i22 %direction_matrix_addr_21" [max_loop/lsal.cpp:76]   --->   Operation 2861 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_48 : Operation 2862 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_52, i2 %diag_array_2_2_addr_4" [max_loop/lsal.cpp:63]   --->   Operation 2862 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 49 <SV = 42> <Delay = 7.27>
ST_49 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_1)   --->   "%select_ln49_1 = select i1 %and_ln49, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2863 'select' 'select_ln49_1' <Predicate = (icmp_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_1)   --->   "%direction = select i1 %icmp_ln55, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2864 'select' 'direction' <Predicate = (!icmp_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_1)   --->   "%direction_64 = select i1 %icmp_ln49, i2 %select_ln49_1, i2 %direction" [max_loop/lsal.cpp:49]   --->   Operation 2865 'select' 'direction_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2866 [1/1] (2.43ns)   --->   "%icmp_ln63 = icmp_sgt  i17 %max_value_2, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2866 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2867 [1/1] (0.80ns)   --->   "%select_ln63 = select i1 %icmp_ln63, i16 %trunc_ln65, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2867 'select' 'select_ln63' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2868 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_1 = select i1 %icmp_ln63, i2 %direction_64, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2868 'select' 'direction_buff_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2869 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i2 %direction_buff_1" [max_loop/lsal.cpp:63]   --->   Operation 2869 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2870 [1/1] (3.25ns)   --->   "%store_ln65 = store i16 %select_ln63, i3 %diag_array_3_0_addr" [max_loop/lsal.cpp:65]   --->   Operation 2870 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_49 : Operation 2871 [1/1] (2.43ns)   --->   "%icmp_ln71 = icmp_sgt  i17 %max_value_2, i17 %max_value_arr_0_load" [max_loop/lsal.cpp:71]   --->   Operation 2871 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2872 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2872 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2873 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_2, i2 %max_value_arr_0_addr" [max_loop/lsal.cpp:72]   --->   Operation 2873 'store' 'store_ln72' <Predicate = (icmp_ln71)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_49 : Operation 2874 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %k, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2874 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_49 : Operation 2875 [1/1] (0.00ns)   --->   "%or_ln73 = or i22 %shl_ln, i22 31" [max_loop/lsal.cpp:73]   --->   Operation 2875 'or' 'or_ln73' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_49 : Operation 2876 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73, i2 %max_index_arr_0_addr" [max_loop/lsal.cpp:73]   --->   Operation 2876 'store' 'store_ln73' <Predicate = (icmp_ln71)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_49 : Operation 2877 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2877 'br' 'br_ln74' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_49 : Operation 2878 [1/1] (0.00ns)   --->   "%zext_ln63_26 = zext i2 %direction_buff_53" [max_loop/lsal.cpp:63]   --->   Operation 2878 'zext' 'zext_ln63_26' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_55)   --->   "%select_ln49_55 = select i1 %and_ln49_27, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2879 'select' 'select_ln49_55' <Predicate = (icmp_ln49_54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_55)   --->   "%direction_54 = select i1 %icmp_ln55_27, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2880 'select' 'direction_54' <Predicate = (!icmp_ln49_54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_55)   --->   "%direction_91 = select i1 %icmp_ln49_54, i2 %select_ln49_55, i2 %direction_54" [max_loop/lsal.cpp:49]   --->   Operation 2881 'select' 'direction_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2882 [1/1] (2.43ns)   --->   "%icmp_ln63_27 = icmp_sgt  i17 %max_value_83, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2882 'icmp' 'icmp_ln63_27' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2883 [1/1] (0.80ns)   --->   "%select_ln63_54 = select i1 %icmp_ln63_27, i16 %trunc_ln65_27, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2883 'select' 'select_ln63_54' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2884 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_55 = select i1 %icmp_ln63_27, i2 %direction_91, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2884 'select' 'direction_buff_55' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2885 [1/1] (2.43ns)   --->   "%icmp_ln71_27 = icmp_sgt  i17 %max_value_83, i17 %max_value_arr_3_load_3" [max_loop/lsal.cpp:71]   --->   Operation 2885 'icmp' 'icmp_ln71_27' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2886 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_27, void %._crit_edge116_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2886 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2887 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_83, i2 %max_value_arr_3_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 2887 'store' 'store_ln72' <Predicate = (icmp_ln71_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_49 : Operation 2888 [1/1] (0.00ns)   --->   "%shl_ln73_26 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_26, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2888 'bitconcatenate' 'shl_ln73_26' <Predicate = (icmp_ln71_27)> <Delay = 0.00>
ST_49 : Operation 2889 [1/1] (0.00ns)   --->   "%or_ln73_27 = or i22 %shl_ln73_26, i22 4" [max_loop/lsal.cpp:73]   --->   Operation 2889 'or' 'or_ln73_27' <Predicate = (icmp_ln71_27)> <Delay = 0.00>
ST_49 : Operation 2890 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_27, i2 %max_index_arr_3_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 2890 'store' 'store_ln73' <Predicate = (icmp_ln71_27)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_49 : Operation 2891 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge116_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2891 'br' 'br_ln74' <Predicate = (icmp_ln71_27)> <Delay = 0.00>
ST_49 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node max_value_92)   --->   "%select_ln49_60 = select i1 %and_ln49_30, i17 %west_62, i17 %west_61" [max_loop/lsal.cpp:49]   --->   Operation 2892 'select' 'select_ln49_60' <Predicate = (icmp_ln49_60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_61)   --->   "%select_ln49_61 = select i1 %and_ln49_30, i2 3, i2 1" [max_loop/lsal.cpp:49]   --->   Operation 2893 'select' 'select_ln49_61' <Predicate = (icmp_ln49_60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_61)   --->   "%direction_60 = select i1 %icmp_ln55_30, i2 3, i2 2" [max_loop/lsal.cpp:58]   --->   Operation 2894 'select' 'direction_60' <Predicate = (!icmp_ln49_60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2895 [1/1] (0.78ns) (out node of the LUT)   --->   "%max_value_92 = select i1 %icmp_ln49_60, i17 %select_ln49_60, i17 %max_value_91" [max_loop/lsal.cpp:49]   --->   Operation 2895 'select' 'max_value_92' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node direction_buff_61)   --->   "%direction_94 = select i1 %icmp_ln49_60, i2 %select_ln49_61, i2 %direction_60" [max_loop/lsal.cpp:49]   --->   Operation 2896 'select' 'direction_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2897 [1/1] (2.43ns)   --->   "%icmp_ln63_30 = icmp_sgt  i17 %max_value_92, i17 0" [max_loop/lsal.cpp:63]   --->   Operation 2897 'icmp' 'icmp_ln63_30' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2898 [1/1] (0.00ns)   --->   "%trunc_ln65_30 = trunc i17 %max_value_92" [max_loop/lsal.cpp:65]   --->   Operation 2898 'trunc' 'trunc_ln65_30' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2899 [1/1] (0.80ns)   --->   "%select_ln63_60 = select i1 %icmp_ln63_30, i16 %trunc_ln65_30, i16 0" [max_loop/lsal.cpp:63]   --->   Operation 2899 'select' 'select_ln63_60' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2900 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_buff_61 = select i1 %icmp_ln63_30, i2 %direction_94, i2 0" [max_loop/lsal.cpp:63]   --->   Operation 2900 'select' 'direction_buff_61' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2901 [1/1] (2.43ns)   --->   "%icmp_ln71_30 = icmp_sgt  i17 %max_value_92, i17 %max_value_arr_6_load_3" [max_loop/lsal.cpp:71]   --->   Operation 2901 'icmp' 'icmp_ln71_30' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2902 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_30, void %._crit_edge122_ifconv, void" [max_loop/lsal.cpp:71]   --->   Operation 2902 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2903 [1/1] (3.25ns)   --->   "%store_ln72 = store i17 %max_value_92, i2 %max_value_arr_6_addr_4" [max_loop/lsal.cpp:72]   --->   Operation 2903 'store' 'store_ln72' <Predicate = (icmp_ln71_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_49 : Operation 2904 [1/1] (0.00ns)   --->   "%shl_ln73_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln41_29, i5 0" [max_loop/lsal.cpp:73]   --->   Operation 2904 'bitconcatenate' 'shl_ln73_29' <Predicate = (icmp_ln71_30)> <Delay = 0.00>
ST_49 : Operation 2905 [1/1] (0.00ns)   --->   "%or_ln73_30 = or i22 %shl_ln73_29, i22 1" [max_loop/lsal.cpp:73]   --->   Operation 2905 'or' 'or_ln73_30' <Predicate = (icmp_ln71_30)> <Delay = 0.00>
ST_49 : Operation 2906 [1/1] (3.25ns)   --->   "%store_ln73 = store i22 %or_ln73_30, i2 %max_index_arr_6_addr_3" [max_loop/lsal.cpp:73]   --->   Operation 2906 'store' 'store_ln73' <Predicate = (icmp_ln71_30)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_49 : Operation 2907 [1/1] (0.00ns)   --->   "%br_ln74 = br void %._crit_edge122_ifconv" [max_loop/lsal.cpp:74]   --->   Operation 2907 'br' 'br_ln74' <Predicate = (icmp_ln71_30)> <Delay = 0.00>
ST_49 : Operation 2908 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i22 %shl_ln1" [max_loop/lsal.cpp:76]   --->   Operation 2908 'zext' 'zext_ln76' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 2909 [1/1] (0.00ns)   --->   "%direction_matrix_addr = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76" [max_loop/lsal.cpp:76]   --->   Operation 2909 'getelementptr' 'direction_matrix_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 2910 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63, i22 %direction_matrix_addr" [max_loop/lsal.cpp:76]   --->   Operation 2910 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_49 : Operation 2911 [1/1] (0.00ns)   --->   "%or_ln76_25 = or i22 %shl_ln1, i22 26" [max_loop/lsal.cpp:76]   --->   Operation 2911 'or' 'or_ln76_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 2912 [1/1] (0.00ns)   --->   "%zext_ln76_26 = zext i22 %or_ln76_25" [max_loop/lsal.cpp:76]   --->   Operation 2912 'zext' 'zext_ln76_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 2913 [1/1] (0.00ns)   --->   "%direction_matrix_addr_26 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_26" [max_loop/lsal.cpp:76]   --->   Operation 2913 'getelementptr' 'direction_matrix_addr_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_49 : Operation 2914 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_26, i22 %direction_matrix_addr_26" [max_loop/lsal.cpp:76]   --->   Operation 2914 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_49 : Operation 2915 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63, i3 %diag_array_2_0_addr" [max_loop/lsal.cpp:63]   --->   Operation 2915 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_49 : Operation 2916 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_54, i2 %diag_array_2_3_addr_4" [max_loop/lsal.cpp:63]   --->   Operation 2916 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_49 : Operation 2917 [1/1] (3.25ns)   --->   "%store_ln63 = store i16 %select_ln63_60, i2 %diag_array_2_6_addr_4" [max_loop/lsal.cpp:63]   --->   Operation 2917 'store' 'store_ln63' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 50 <SV = 43> <Delay = 3.25>
ST_50 : Operation 2918 [1/1] (0.00ns)   --->   "%zext_ln63_27 = zext i2 %direction_buff_55" [max_loop/lsal.cpp:63]   --->   Operation 2918 'zext' 'zext_ln63_27' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2919 [1/1] (0.00ns)   --->   "%zext_ln63_29 = zext i2 %direction_buff_59" [max_loop/lsal.cpp:63]   --->   Operation 2919 'zext' 'zext_ln63_29' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2920 [1/1] (0.00ns)   --->   "%or_ln76_26 = or i22 %shl_ln1, i22 27" [max_loop/lsal.cpp:76]   --->   Operation 2920 'or' 'or_ln76_26' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 2921 [1/1] (0.00ns)   --->   "%zext_ln76_27 = zext i22 %or_ln76_26" [max_loop/lsal.cpp:76]   --->   Operation 2921 'zext' 'zext_ln76_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 2922 [1/1] (0.00ns)   --->   "%direction_matrix_addr_27 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_27" [max_loop/lsal.cpp:76]   --->   Operation 2922 'getelementptr' 'direction_matrix_addr_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 2923 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_27, i22 %direction_matrix_addr_27" [max_loop/lsal.cpp:76]   --->   Operation 2923 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_50 : Operation 2924 [1/1] (0.00ns)   --->   "%or_ln76_28 = or i22 %shl_ln1, i22 29" [max_loop/lsal.cpp:76]   --->   Operation 2924 'or' 'or_ln76_28' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 2925 [1/1] (0.00ns)   --->   "%zext_ln76_29 = zext i22 %or_ln76_28" [max_loop/lsal.cpp:76]   --->   Operation 2925 'zext' 'zext_ln76_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 2926 [1/1] (0.00ns)   --->   "%direction_matrix_addr_29 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_29" [max_loop/lsal.cpp:76]   --->   Operation 2926 'getelementptr' 'direction_matrix_addr_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_50 : Operation 2927 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_29, i22 %direction_matrix_addr_29" [max_loop/lsal.cpp:76]   --->   Operation 2927 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>

State 51 <SV = 44> <Delay = 3.25>
ST_51 : Operation 2928 [1/1] (0.00ns)   --->   "%zext_ln63_30 = zext i2 %direction_buff_61" [max_loop/lsal.cpp:63]   --->   Operation 2928 'zext' 'zext_ln63_30' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2929 [1/1] (0.00ns)   --->   "%zext_ln63_31 = zext i2 %direction_buff_63" [max_loop/lsal.cpp:63]   --->   Operation 2929 'zext' 'zext_ln63_31' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2930 [1/1] (0.00ns)   --->   "%or_ln76_29 = or i22 %shl_ln1, i22 30" [max_loop/lsal.cpp:76]   --->   Operation 2930 'or' 'or_ln76_29' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 2931 [1/1] (0.00ns)   --->   "%zext_ln76_30 = zext i22 %or_ln76_29" [max_loop/lsal.cpp:76]   --->   Operation 2931 'zext' 'zext_ln76_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 2932 [1/1] (0.00ns)   --->   "%direction_matrix_addr_30 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_30" [max_loop/lsal.cpp:76]   --->   Operation 2932 'getelementptr' 'direction_matrix_addr_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 2933 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_30, i22 %direction_matrix_addr_30" [max_loop/lsal.cpp:76]   --->   Operation 2933 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_51 : Operation 2934 [1/1] (0.00ns)   --->   "%or_ln76_30 = or i22 %shl_ln1, i22 31" [max_loop/lsal.cpp:76]   --->   Operation 2934 'or' 'or_ln76_30' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 2935 [1/1] (0.00ns)   --->   "%zext_ln76_31 = zext i22 %or_ln76_30" [max_loop/lsal.cpp:76]   --->   Operation 2935 'zext' 'zext_ln76_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 2936 [1/1] (0.00ns)   --->   "%direction_matrix_addr_31 = getelementptr i16 %direction_matrix, i64 0, i64 %zext_ln76_31" [max_loop/lsal.cpp:76]   --->   Operation 2936 'getelementptr' 'direction_matrix_addr_31' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_51 : Operation 2937 [1/1] (3.25ns)   --->   "%store_ln76 = store i16 %zext_ln63_31, i22 %direction_matrix_addr_31" [max_loop/lsal.cpp:76]   --->   Operation 2937 'store' 'store_ln76' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2099136> <RAM>
ST_51 : Operation 2938 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2938 'br' 'br_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 52 <SV = 26> <Delay = 1.58>
ST_52 : Operation 2939 [1/1] (1.58ns)   --->   "%br_ln85 = br void %.preheader" [max_loop/lsal.cpp:85]   --->   Operation 2939 'br' 'br_ln85' <Predicate = true> <Delay = 1.58>

State 53 <SV = 27> <Delay = 3.25>
ST_53 : Operation 2940 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln85, void %.split_ifconv, i6 0, void %.preheader.preheader" [max_loop/lsal.cpp:85]   --->   Operation 2940 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2941 [1/1] (1.82ns)   --->   "%add_ln85 = add i6 %i, i6 1" [max_loop/lsal.cpp:85]   --->   Operation 2941 'add' 'add_ln85' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2942 [1/1] (1.42ns)   --->   "%icmp_ln85 = icmp_eq  i6 %i, i6 32" [max_loop/lsal.cpp:85]   --->   Operation 2942 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2943 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %.split_ifconv, void" [max_loop/lsal.cpp:85]   --->   Operation 2943 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2944 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i6 %i" [max_loop/lsal.cpp:86]   --->   Operation 2944 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_53 : Operation 2945 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %i, i32 3, i32 4" [max_loop/lsal.cpp:86]   --->   Operation 2945 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_53 : Operation 2946 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i2 %lshr_ln1" [max_loop/lsal.cpp:86]   --->   Operation 2946 'zext' 'zext_ln86_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_53 : Operation 2947 [1/1] (0.00ns)   --->   "%max_value_arr_0_addr_5 = getelementptr i17 %max_value_arr_0, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 2947 'getelementptr' 'max_value_arr_0_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_53 : Operation 2948 [2/2] (3.25ns)   --->   "%max_value_arr_0_load_4 = load i2 %max_value_arr_0_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2948 'load' 'max_value_arr_0_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_53 : Operation 2949 [1/1] (0.00ns)   --->   "%max_value_arr_1_addr_5 = getelementptr i17 %max_value_arr_1, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 2949 'getelementptr' 'max_value_arr_1_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_53 : Operation 2950 [2/2] (3.25ns)   --->   "%max_value_arr_1_load_4 = load i2 %max_value_arr_1_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2950 'load' 'max_value_arr_1_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_53 : Operation 2951 [1/1] (0.00ns)   --->   "%max_value_arr_2_addr_5 = getelementptr i17 %max_value_arr_2, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 2951 'getelementptr' 'max_value_arr_2_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_53 : Operation 2952 [2/2] (3.25ns)   --->   "%max_value_arr_2_load_4 = load i2 %max_value_arr_2_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2952 'load' 'max_value_arr_2_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_53 : Operation 2953 [1/1] (0.00ns)   --->   "%max_value_arr_3_addr_5 = getelementptr i17 %max_value_arr_3, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 2953 'getelementptr' 'max_value_arr_3_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_53 : Operation 2954 [2/2] (3.25ns)   --->   "%max_value_arr_3_load_4 = load i2 %max_value_arr_3_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2954 'load' 'max_value_arr_3_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_53 : Operation 2955 [1/1] (0.00ns)   --->   "%max_value_arr_4_addr_5 = getelementptr i17 %max_value_arr_4, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 2955 'getelementptr' 'max_value_arr_4_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_53 : Operation 2956 [2/2] (3.25ns)   --->   "%max_value_arr_4_load_4 = load i2 %max_value_arr_4_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2956 'load' 'max_value_arr_4_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_53 : Operation 2957 [1/1] (0.00ns)   --->   "%max_value_arr_5_addr_5 = getelementptr i17 %max_value_arr_5, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 2957 'getelementptr' 'max_value_arr_5_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_53 : Operation 2958 [2/2] (3.25ns)   --->   "%max_value_arr_5_load_4 = load i2 %max_value_arr_5_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2958 'load' 'max_value_arr_5_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_53 : Operation 2959 [1/1] (0.00ns)   --->   "%max_value_arr_6_addr_5 = getelementptr i17 %max_value_arr_6, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 2959 'getelementptr' 'max_value_arr_6_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_53 : Operation 2960 [2/2] (3.25ns)   --->   "%max_value_arr_6_load_4 = load i2 %max_value_arr_6_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2960 'load' 'max_value_arr_6_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_53 : Operation 2961 [1/1] (0.00ns)   --->   "%max_value_arr_7_addr_5 = getelementptr i17 %max_value_arr_7, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:86]   --->   Operation 2961 'getelementptr' 'max_value_arr_7_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_53 : Operation 2962 [2/2] (3.25ns)   --->   "%max_value_arr_7_load_4 = load i2 %max_value_arr_7_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2962 'load' 'max_value_arr_7_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>

State 54 <SV = 28> <Delay = 5.55>
ST_54 : Operation 2963 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i3 %trunc_ln86" [max_loop/lsal.cpp:86]   --->   Operation 2963 'zext' 'zext_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2964 [1/2] (3.25ns)   --->   "%max_value_arr_0_load_4 = load i2 %max_value_arr_0_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2964 'load' 'max_value_arr_0_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_54 : Operation 2965 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i17 %max_value_arr_0_load_4" [max_loop/lsal.cpp:86]   --->   Operation 2965 'sext' 'sext_ln86' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2966 [1/2] (3.25ns)   --->   "%max_value_arr_1_load_4 = load i2 %max_value_arr_1_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2966 'load' 'max_value_arr_1_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_54 : Operation 2967 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i17 %max_value_arr_1_load_4" [max_loop/lsal.cpp:86]   --->   Operation 2967 'sext' 'sext_ln86_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2968 [1/2] (3.25ns)   --->   "%max_value_arr_2_load_4 = load i2 %max_value_arr_2_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2968 'load' 'max_value_arr_2_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_54 : Operation 2969 [1/1] (0.00ns)   --->   "%sext_ln86_2 = sext i17 %max_value_arr_2_load_4" [max_loop/lsal.cpp:86]   --->   Operation 2969 'sext' 'sext_ln86_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2970 [1/2] (3.25ns)   --->   "%max_value_arr_3_load_4 = load i2 %max_value_arr_3_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2970 'load' 'max_value_arr_3_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_54 : Operation 2971 [1/1] (0.00ns)   --->   "%sext_ln86_3 = sext i17 %max_value_arr_3_load_4" [max_loop/lsal.cpp:86]   --->   Operation 2971 'sext' 'sext_ln86_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2972 [1/2] (3.25ns)   --->   "%max_value_arr_4_load_4 = load i2 %max_value_arr_4_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2972 'load' 'max_value_arr_4_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_54 : Operation 2973 [1/1] (0.00ns)   --->   "%sext_ln86_4 = sext i17 %max_value_arr_4_load_4" [max_loop/lsal.cpp:86]   --->   Operation 2973 'sext' 'sext_ln86_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2974 [1/2] (3.25ns)   --->   "%max_value_arr_5_load_4 = load i2 %max_value_arr_5_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2974 'load' 'max_value_arr_5_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_54 : Operation 2975 [1/1] (0.00ns)   --->   "%sext_ln86_5 = sext i17 %max_value_arr_5_load_4" [max_loop/lsal.cpp:86]   --->   Operation 2975 'sext' 'sext_ln86_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2976 [1/2] (3.25ns)   --->   "%max_value_arr_6_load_4 = load i2 %max_value_arr_6_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2976 'load' 'max_value_arr_6_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_54 : Operation 2977 [1/1] (0.00ns)   --->   "%sext_ln86_6 = sext i17 %max_value_arr_6_load_4" [max_loop/lsal.cpp:86]   --->   Operation 2977 'sext' 'sext_ln86_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2978 [1/2] (3.25ns)   --->   "%max_value_arr_7_load_4 = load i2 %max_value_arr_7_addr_5" [max_loop/lsal.cpp:86]   --->   Operation 2978 'load' 'max_value_arr_7_load_4' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 17> <Depth = 4> <RAM>
ST_54 : Operation 2979 [1/1] (0.00ns)   --->   "%sext_ln86_7 = sext i17 %max_value_arr_7_load_4" [max_loop/lsal.cpp:86]   --->   Operation 2979 'sext' 'sext_ln86_7' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2980 [1/1] (2.30ns)   --->   "%max_value_temp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %sext_ln86, i32 %sext_ln86_1, i32 %sext_ln86_2, i32 %sext_ln86_3, i32 %sext_ln86_4, i32 %sext_ln86_5, i32 %sext_ln86_6, i32 %sext_ln86_7, i64 %zext_ln86" [max_loop/lsal.cpp:86]   --->   Operation 2980 'mux' 'max_value_temp_1' <Predicate = (!icmp_ln85)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2981 [1/1] (0.00ns)   --->   "%max_index_arr_0_addr_5 = getelementptr i22 %max_index_arr_0, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 2981 'getelementptr' 'max_index_arr_0_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2982 [2/2] (3.25ns)   --->   "%max_index_arr_0_load = load i2 %max_index_arr_0_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 2982 'load' 'max_index_arr_0_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_54 : Operation 2983 [1/1] (0.00ns)   --->   "%max_index_arr_1_addr_5 = getelementptr i22 %max_index_arr_1, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 2983 'getelementptr' 'max_index_arr_1_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2984 [2/2] (3.25ns)   --->   "%max_index_arr_1_load = load i2 %max_index_arr_1_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 2984 'load' 'max_index_arr_1_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_54 : Operation 2985 [1/1] (0.00ns)   --->   "%max_index_arr_2_addr_5 = getelementptr i22 %max_index_arr_2, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 2985 'getelementptr' 'max_index_arr_2_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2986 [2/2] (3.25ns)   --->   "%max_index_arr_2_load = load i2 %max_index_arr_2_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 2986 'load' 'max_index_arr_2_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_54 : Operation 2987 [1/1] (0.00ns)   --->   "%max_index_arr_3_addr_5 = getelementptr i22 %max_index_arr_3, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 2987 'getelementptr' 'max_index_arr_3_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2988 [2/2] (3.25ns)   --->   "%max_index_arr_3_load = load i2 %max_index_arr_3_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 2988 'load' 'max_index_arr_3_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_54 : Operation 2989 [1/1] (0.00ns)   --->   "%max_index_arr_4_addr_5 = getelementptr i22 %max_index_arr_4, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 2989 'getelementptr' 'max_index_arr_4_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2990 [2/2] (3.25ns)   --->   "%max_index_arr_4_load = load i2 %max_index_arr_4_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 2990 'load' 'max_index_arr_4_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_54 : Operation 2991 [1/1] (0.00ns)   --->   "%max_index_arr_5_addr_5 = getelementptr i22 %max_index_arr_5, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 2991 'getelementptr' 'max_index_arr_5_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2992 [2/2] (3.25ns)   --->   "%max_index_arr_5_load = load i2 %max_index_arr_5_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 2992 'load' 'max_index_arr_5_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_54 : Operation 2993 [1/1] (0.00ns)   --->   "%max_index_arr_6_addr_5 = getelementptr i22 %max_index_arr_6, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 2993 'getelementptr' 'max_index_arr_6_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2994 [2/2] (3.25ns)   --->   "%max_index_arr_6_load = load i2 %max_index_arr_6_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 2994 'load' 'max_index_arr_6_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_54 : Operation 2995 [1/1] (0.00ns)   --->   "%max_index_arr_7_addr_5 = getelementptr i22 %max_index_arr_7, i64 0, i64 %zext_ln86_1" [max_loop/lsal.cpp:88]   --->   Operation 2995 'getelementptr' 'max_index_arr_7_addr_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_54 : Operation 2996 [2/2] (3.25ns)   --->   "%max_index_arr_7_load = load i2 %max_index_arr_7_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 2996 'load' 'max_index_arr_7_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>

State 55 <SV = 29> <Delay = 6.25>
ST_55 : Operation 2997 [1/1] (0.00ns)   --->   "%max_value_temp = phi i32 %max_value_temp_2, void %.split_ifconv, i32 0, void %.preheader.preheader"   --->   Operation 2997 'phi' 'max_value_temp' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2998 [1/1] (0.00ns)   --->   "%max_idx_temp = phi i32 %max_idx_temp_2, void %.split_ifconv, i32 0, void %.preheader.preheader"   --->   Operation 2998 'phi' 'max_idx_temp' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2999 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 2999 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 3000 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [max_loop/lsal.cpp:10]   --->   Operation 3000 'specpipeline' 'specpipeline_ln10' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_55 : Operation 3001 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [max_loop/lsal.cpp:10]   --->   Operation 3001 'specloopname' 'specloopname_ln10' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_55 : Operation 3002 [1/1] (2.47ns)   --->   "%icmp_ln86 = icmp_sgt  i32 %max_value_temp_1, i32 %max_value_temp" [max_loop/lsal.cpp:86]   --->   Operation 3002 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln85)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3003 [1/2] (3.25ns)   --->   "%max_index_arr_0_load = load i2 %max_index_arr_0_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3003 'load' 'max_index_arr_0_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_55 : Operation 3004 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i22 %max_index_arr_0_load" [max_loop/lsal.cpp:88]   --->   Operation 3004 'zext' 'zext_ln88' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_55 : Operation 3005 [1/2] (3.25ns)   --->   "%max_index_arr_1_load = load i2 %max_index_arr_1_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3005 'load' 'max_index_arr_1_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_55 : Operation 3006 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i22 %max_index_arr_1_load" [max_loop/lsal.cpp:88]   --->   Operation 3006 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_55 : Operation 3007 [1/2] (3.25ns)   --->   "%max_index_arr_2_load = load i2 %max_index_arr_2_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3007 'load' 'max_index_arr_2_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_55 : Operation 3008 [1/1] (0.00ns)   --->   "%zext_ln88_2 = zext i22 %max_index_arr_2_load" [max_loop/lsal.cpp:88]   --->   Operation 3008 'zext' 'zext_ln88_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_55 : Operation 3009 [1/2] (3.25ns)   --->   "%max_index_arr_3_load = load i2 %max_index_arr_3_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3009 'load' 'max_index_arr_3_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_55 : Operation 3010 [1/1] (0.00ns)   --->   "%zext_ln88_3 = zext i22 %max_index_arr_3_load" [max_loop/lsal.cpp:88]   --->   Operation 3010 'zext' 'zext_ln88_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_55 : Operation 3011 [1/2] (3.25ns)   --->   "%max_index_arr_4_load = load i2 %max_index_arr_4_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3011 'load' 'max_index_arr_4_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_55 : Operation 3012 [1/1] (0.00ns)   --->   "%zext_ln88_4 = zext i22 %max_index_arr_4_load" [max_loop/lsal.cpp:88]   --->   Operation 3012 'zext' 'zext_ln88_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_55 : Operation 3013 [1/2] (3.25ns)   --->   "%max_index_arr_5_load = load i2 %max_index_arr_5_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3013 'load' 'max_index_arr_5_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_55 : Operation 3014 [1/1] (0.00ns)   --->   "%zext_ln88_5 = zext i22 %max_index_arr_5_load" [max_loop/lsal.cpp:88]   --->   Operation 3014 'zext' 'zext_ln88_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_55 : Operation 3015 [1/2] (3.25ns)   --->   "%max_index_arr_6_load = load i2 %max_index_arr_6_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3015 'load' 'max_index_arr_6_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_55 : Operation 3016 [1/1] (0.00ns)   --->   "%zext_ln88_6 = zext i22 %max_index_arr_6_load" [max_loop/lsal.cpp:88]   --->   Operation 3016 'zext' 'zext_ln88_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_55 : Operation 3017 [1/2] (3.25ns)   --->   "%max_index_arr_7_load = load i2 %max_index_arr_7_addr_5" [max_loop/lsal.cpp:88]   --->   Operation 3017 'load' 'max_index_arr_7_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 4> <RAM>
ST_55 : Operation 3018 [1/1] (0.00ns)   --->   "%zext_ln88_7 = zext i22 %max_index_arr_7_load" [max_loop/lsal.cpp:88]   --->   Operation 3018 'zext' 'zext_ln88_7' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_55 : Operation 3019 [1/1] (2.30ns)   --->   "%max_idx_temp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %zext_ln88, i32 %zext_ln88_1, i32 %zext_ln88_2, i32 %zext_ln88_3, i32 %zext_ln88_4, i32 %zext_ln88_5, i32 %zext_ln88_6, i32 %zext_ln88_7, i64 %zext_ln86" [max_loop/lsal.cpp:88]   --->   Operation 3019 'mux' 'max_idx_temp_1' <Predicate = (!icmp_ln85)> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 3020 [1/1] (0.69ns)   --->   "%max_idx_temp_2 = select i1 %icmp_ln86, i32 %max_idx_temp_1, i32 %max_idx_temp" [max_loop/lsal.cpp:86]   --->   Operation 3020 'select' 'max_idx_temp_2' <Predicate = (!icmp_ln85)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 3021 [1/1] (0.69ns)   --->   "%max_value_temp_2 = select i1 %icmp_ln86, i32 %max_value_temp_1, i32 %max_value_temp" [max_loop/lsal.cpp:86]   --->   Operation 3021 'select' 'max_value_temp_2' <Predicate = (!icmp_ln85)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 3022 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 3022 'br' 'br_ln0' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 56 <SV = 30> <Delay = 0.00>
ST_56 : Operation 3023 [1/1] (0.00ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %max_idx_temp" [max_loop/lsal.cpp:91]   --->   Operation 3023 'write' 'write_ln91' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 3024 [1/1] (0.00ns)   --->   "%ret_ln92 = ret" [max_loop/lsal.cpp:92]   --->   Operation 3024 'ret' 'ret_ln92' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_12') [67]  (1.59 ns)

 <State 2>: 4.68ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_12') [67]  (0 ns)
	'getelementptr' operation ('diag_array_1_3_addr') [79]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'diag_array_1[3]', max_loop/lsal.cpp:14 [95]  (3.25 ns)
	blocking operation 1.43 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 4.68ns
The critical path consists of the following:
	'phi' operation ('empty_15') with incoming values : ('empty_16') [114]  (0 ns)
	'getelementptr' operation ('diag_array_2_7_addr') [130]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'diag_array_2[7]', max_loop/lsal.cpp:15 [154]  (3.25 ns)
	blocking operation 1.43 ns on control path)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 4.68ns
The critical path consists of the following:
	'phi' operation ('empty_19') with incoming values : ('empty_20') [161]  (0 ns)
	'getelementptr' operation ('diag_array_3_0_addr_1') [170]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'diag_array_3[0]', max_loop/lsal.cpp:16 [174]  (3.25 ns)
	blocking operation 1.43 ns on control path)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [180]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [184]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [188]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [192]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [196]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [200]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [204]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [208]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [212]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [216]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [220]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [224]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [228]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [232]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [236]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff', max_loop/lsal.cpp:31) on array 'query' [240]  (2.32 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'phi' operation ('loop_index235') with incoming values : ('empty_23') [245]  (0 ns)
	'getelementptr' operation ('database_addr') [252]  (0 ns)
	'load' operation ('database_load') on array 'database' [253]  (3.25 ns)

 <State 24>: 6.51ns
The critical path consists of the following:
	'load' operation ('database_load') on array 'database' [253]  (3.25 ns)
	'store' operation ('store_ln0') of variable 'database_load' on array 'database_buff[2]', max_loop/lsal.cpp:22 [279]  (3.25 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 4.68ns
The critical path consists of the following:
	'phi' operation ('empty_26') with incoming values : ('empty_27') [295]  (0 ns)
	'getelementptr' operation ('max_value_arr_3_addr') [307]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'max_value_arr[3]', max_loop/lsal.cpp:18 [323]  (3.25 ns)
	blocking operation 1.43 ns on control path)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 4.68ns
The critical path consists of the following:
	'phi' operation ('empty_30') with incoming values : ('empty_31') [342]  (0 ns)
	'getelementptr' operation ('max_index_arr_7_addr_4') [358]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'max_index_arr[7]', max_loop/lsal.cpp:19 [382]  (3.25 ns)
	blocking operation 1.43 ns on control path)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 3.25ns
The critical path consists of the following:
	'load' operation ('diag_array_3_0_load') on array 'diag_array_3[0]', max_loop/lsal.cpp:16 [518]  (3.25 ns)

 <State 31>: 5.36ns
The critical path consists of the following:
	'phi' operation ('k', max_loop/lsal.cpp:73) with incoming values : ('add_ln41', max_loop/lsal.cpp:41) [521]  (0 ns)
	'add' operation ('add_ln41_28', max_loop/lsal.cpp:41) [2269]  (2.11 ns)
	'getelementptr' operation ('database_buff_5_addr_30', max_loop/lsal.cpp:41) [2272]  (0 ns)
	'load' operation ('database_buff_5_load_29', max_loop/lsal.cpp:41) on array 'database_buff[5]', max_loop/lsal.cpp:22 [2281]  (3.25 ns)

 <State 32>: 6.51ns
The critical path consists of the following:
	'load' operation ('diag_array_2_5_load_3', max_loop/lsal.cpp:44) on array 'diag_array_2[5]', max_loop/lsal.cpp:15 [2241]  (3.25 ns)
	'store' operation ('store_ln44', max_loop/lsal.cpp:44) of variable 'diag_array_2_5_load_3', max_loop/lsal.cpp:44 on array 'diag_array_1[5]', max_loop/lsal.cpp:14 [2602]  (3.25 ns)

 <State 33>: 7.27ns
The critical path consists of the following:
	'select' operation ('select_ln49_36', max_loop/lsal.cpp:49) [1656]  (0 ns)
	'select' operation ('max_value', max_loop/lsal.cpp:49) [1661]  (0.781 ns)
	'icmp' operation ('icmp_ln63_18', max_loop/lsal.cpp:63) [1663]  (2.43 ns)
	'select' operation ('select_ln63_36', max_loop/lsal.cpp:63) [1665]  (0.805 ns)
	'store' operation ('store_ln63', max_loop/lsal.cpp:63) of variable 'select_ln63_36', max_loop/lsal.cpp:63 on array 'diag_array_2[2]', max_loop/lsal.cpp:15 [2624]  (3.25 ns)

 <State 34>: 7.27ns
The critical path consists of the following:
	'select' operation ('select_ln49_34', max_loop/lsal.cpp:49) [1597]  (0 ns)
	'select' operation ('max_value', max_loop/lsal.cpp:49) [1602]  (0.781 ns)
	'icmp' operation ('icmp_ln63_17', max_loop/lsal.cpp:63) [1604]  (2.43 ns)
	'select' operation ('select_ln63_34', max_loop/lsal.cpp:63) [1606]  (0.805 ns)
	'store' operation ('store_ln63', max_loop/lsal.cpp:63) of variable 'select_ln63_34', max_loop/lsal.cpp:63 on array 'diag_array_2[1]', max_loop/lsal.cpp:15 [2623]  (3.25 ns)

 <State 35>: 6.51ns
The critical path consists of the following:
	'load' operation ('diag_array_2_5_load', max_loop/lsal.cpp:44) on array 'diag_array_2[5]', max_loop/lsal.cpp:15 [822]  (3.25 ns)
	'store' operation ('store_ln44', max_loop/lsal.cpp:44) of variable 'diag_array_2_5_load', max_loop/lsal.cpp:44 on array 'diag_array_1[5]', max_loop/lsal.cpp:14 [2578]  (3.25 ns)

 <State 36>: 7.04ns
The critical path consists of the following:
	'select' operation ('select_ln41_195', max_loop/lsal.cpp:41) [2235]  (0 ns)
	'icmp' operation ('icmp_ln41_28', max_loop/lsal.cpp:41) [2236]  (1.55 ns)
	'select' operation ('select_ln43_28', max_loop/lsal.cpp:43) [2237]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [2240]  (2.08 ns)
	'icmp' operation ('icmp_ln49_56', max_loop/lsal.cpp:49) [2244]  (2.43 ns)
	'and' operation ('and_ln49_28', max_loop/lsal.cpp:49) [2246]  (0.978 ns)

 <State 37>: 7.27ns
The critical path consists of the following:
	'select' operation ('select_ln49_56', max_loop/lsal.cpp:49) [2247]  (0 ns)
	'select' operation ('max_value', max_loop/lsal.cpp:49) [2252]  (0.781 ns)
	'icmp' operation ('icmp_ln63_28', max_loop/lsal.cpp:63) [2254]  (2.43 ns)
	'select' operation ('select_ln63_56', max_loop/lsal.cpp:63) [2256]  (0.805 ns)
	'store' operation ('store_ln63', max_loop/lsal.cpp:63) of variable 'select_ln63_56', max_loop/lsal.cpp:63 on array 'diag_array_2[4]', max_loop/lsal.cpp:15 [2634]  (3.25 ns)

 <State 38>: 7.27ns
The critical path consists of the following:
	'select' operation ('select_ln49_48', max_loop/lsal.cpp:49) [2010]  (0 ns)
	'select' operation ('max_value', max_loop/lsal.cpp:49) [2015]  (0.781 ns)
	'icmp' operation ('icmp_ln63_24', max_loop/lsal.cpp:63) [2017]  (2.43 ns)
	'select' operation ('select_ln63_48', max_loop/lsal.cpp:63) [2019]  (0.805 ns)
	'store' operation ('store_ln65', max_loop/lsal.cpp:65) of variable 'select_ln63_48', max_loop/lsal.cpp:63 on array 'diag_array_3[0]', max_loop/lsal.cpp:16 [2022]  (3.25 ns)

 <State 39>: 7.27ns
The critical path consists of the following:
	'select' operation ('select_ln49_16', max_loop/lsal.cpp:49) [1064]  (0 ns)
	'select' operation ('max_value', max_loop/lsal.cpp:49) [1069]  (0.781 ns)
	'icmp' operation ('icmp_ln63_8', max_loop/lsal.cpp:63) [1071]  (2.43 ns)
	'select' operation ('select_ln63_16', max_loop/lsal.cpp:63) [1073]  (0.805 ns)
	'store' operation ('store_ln65', max_loop/lsal.cpp:65) of variable 'select_ln63_16', max_loop/lsal.cpp:63 on array 'diag_array_3[0]', max_loop/lsal.cpp:16 [1076]  (3.25 ns)

 <State 40>: 7.27ns
The critical path consists of the following:
	'select' operation ('select_ln49_32', max_loop/lsal.cpp:49) [1537]  (0 ns)
	'select' operation ('max_value', max_loop/lsal.cpp:49) [1542]  (0.781 ns)
	'icmp' operation ('icmp_ln63_16', max_loop/lsal.cpp:63) [1544]  (2.43 ns)
	'select' operation ('select_ln63_32', max_loop/lsal.cpp:63) [1546]  (0.805 ns)
	'store' operation ('store_ln65', max_loop/lsal.cpp:65) of variable 'select_ln63_32', max_loop/lsal.cpp:63 on array 'diag_array_3[0]', max_loop/lsal.cpp:16 [1549]  (3.25 ns)

 <State 41>: 6.68ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln63_7', max_loop/lsal.cpp:63) [1012]  (2.43 ns)
	'select' operation ('direction_buff', max_loop/lsal.cpp:63) [1015]  (0.993 ns)
	'store' operation ('store_ln76', max_loop/lsal.cpp:76) of variable 'zext_ln63_7', max_loop/lsal.cpp:63 on array 'direction_matrix' [2476]  (3.25 ns)

 <State 42>: 7.04ns
The critical path consists of the following:
	'select' operation ('select_ln41_27', max_loop/lsal.cpp:41) [816]  (0 ns)
	'icmp' operation ('icmp_ln41_4', max_loop/lsal.cpp:41) [817]  (1.55 ns)
	'select' operation ('select_ln43_4', max_loop/lsal.cpp:43) [818]  (0 ns)
	'add' operation ('northwest', max_loop/lsal.cpp:43) [821]  (2.08 ns)
	'icmp' operation ('icmp_ln49_8', max_loop/lsal.cpp:49) [825]  (2.43 ns)
	'and' operation ('and_ln49_4', max_loop/lsal.cpp:49) [827]  (0.978 ns)

 <State 43>: 7.27ns
The critical path consists of the following:
	'select' operation ('select_ln49_8', max_loop/lsal.cpp:49) [828]  (0 ns)
	'select' operation ('max_value', max_loop/lsal.cpp:49) [833]  (0.781 ns)
	'icmp' operation ('icmp_ln63_4', max_loop/lsal.cpp:63) [835]  (2.43 ns)
	'select' operation ('select_ln63_8', max_loop/lsal.cpp:63) [837]  (0.805 ns)
	'store' operation ('store_ln63', max_loop/lsal.cpp:63) of variable 'select_ln63_8', max_loop/lsal.cpp:63 on array 'diag_array_2[4]', max_loop/lsal.cpp:15 [2610]  (3.25 ns)

 <State 44>: 7.27ns
The critical path consists of the following:
	'select' operation ('select_ln49_2', max_loop/lsal.cpp:49) [651]  (0 ns)
	'select' operation ('max_value', max_loop/lsal.cpp:49) [656]  (0.781 ns)
	'icmp' operation ('icmp_ln63_1', max_loop/lsal.cpp:63) [658]  (2.43 ns)
	'select' operation ('select_ln63_2', max_loop/lsal.cpp:63) [660]  (0.805 ns)
	'store' operation ('store_ln63', max_loop/lsal.cpp:63) of variable 'select_ln63_2', max_loop/lsal.cpp:63 on array 'diag_array_2[1]', max_loop/lsal.cpp:15 [2607]  (3.25 ns)

 <State 45>: 7.27ns
The critical path consists of the following:
	'select' operation ('select_ln49_4', max_loop/lsal.cpp:49) [710]  (0 ns)
	'select' operation ('max_value', max_loop/lsal.cpp:49) [715]  (0.781 ns)
	'icmp' operation ('icmp_ln63_2', max_loop/lsal.cpp:63) [717]  (2.43 ns)
	'select' operation ('select_ln63_4', max_loop/lsal.cpp:63) [719]  (0.805 ns)
	'store' operation ('store_ln63', max_loop/lsal.cpp:63) of variable 'select_ln63_4', max_loop/lsal.cpp:63 on array 'diag_array_2[2]', max_loop/lsal.cpp:15 [2608]  (3.25 ns)

 <State 46>: 7.27ns
The critical path consists of the following:
	'select' operation ('select_ln49_18', max_loop/lsal.cpp:49) [1124]  (0 ns)
	'select' operation ('max_value', max_loop/lsal.cpp:49) [1129]  (0.781 ns)
	'icmp' operation ('icmp_ln63_9', max_loop/lsal.cpp:63) [1131]  (2.43 ns)
	'select' operation ('select_ln63_18', max_loop/lsal.cpp:63) [1133]  (0.805 ns)
	'store' operation ('store_ln63', max_loop/lsal.cpp:63) of variable 'select_ln63_18', max_loop/lsal.cpp:63 on array 'diag_array_2[1]', max_loop/lsal.cpp:15 [2615]  (3.25 ns)

 <State 47>: 7.27ns
The critical path consists of the following:
	'select' operation ('select_ln49_20', max_loop/lsal.cpp:49) [1183]  (0 ns)
	'select' operation ('max_value', max_loop/lsal.cpp:49) [1188]  (0.781 ns)
	'icmp' operation ('icmp_ln63_10', max_loop/lsal.cpp:63) [1190]  (2.43 ns)
	'select' operation ('select_ln63_20', max_loop/lsal.cpp:63) [1192]  (0.805 ns)
	'store' operation ('store_ln63', max_loop/lsal.cpp:63) of variable 'select_ln63_20', max_loop/lsal.cpp:63 on array 'diag_array_2[2]', max_loop/lsal.cpp:15 [2616]  (3.25 ns)

 <State 48>: 7.27ns
The critical path consists of the following:
	'select' operation ('select_ln49_52', max_loop/lsal.cpp:49) [2129]  (0 ns)
	'select' operation ('max_value', max_loop/lsal.cpp:49) [2134]  (0.781 ns)
	'icmp' operation ('icmp_ln63_26', max_loop/lsal.cpp:63) [2136]  (2.43 ns)
	'select' operation ('select_ln63_52', max_loop/lsal.cpp:63) [2138]  (0.805 ns)
	'store' operation ('store_ln63', max_loop/lsal.cpp:63) of variable 'select_ln63_52', max_loop/lsal.cpp:63 on array 'diag_array_2[2]', max_loop/lsal.cpp:15 [2632]  (3.25 ns)

 <State 49>: 7.27ns
The critical path consists of the following:
	'select' operation ('select_ln49_60', max_loop/lsal.cpp:49) [2365]  (0 ns)
	'select' operation ('max_value', max_loop/lsal.cpp:49) [2370]  (0.781 ns)
	'icmp' operation ('icmp_ln63_30', max_loop/lsal.cpp:63) [2372]  (2.43 ns)
	'select' operation ('select_ln63_60', max_loop/lsal.cpp:63) [2374]  (0.805 ns)
	'store' operation ('store_ln63', max_loop/lsal.cpp:63) of variable 'select_ln63_60', max_loop/lsal.cpp:63 on array 'diag_array_2[6]', max_loop/lsal.cpp:15 [2636]  (3.25 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln76', max_loop/lsal.cpp:76) of variable 'zext_ln63_27', max_loop/lsal.cpp:63 on array 'direction_matrix' [2556]  (3.25 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln76', max_loop/lsal.cpp:76) of variable 'zext_ln63_30', max_loop/lsal.cpp:63 on array 'direction_matrix' [2568]  (3.25 ns)

 <State 52>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', max_loop/lsal.cpp:85) with incoming values : ('add_ln85', max_loop/lsal.cpp:85) [2643]  (1.59 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', max_loop/lsal.cpp:85) with incoming values : ('add_ln85', max_loop/lsal.cpp:85) [2643]  (0 ns)
	'getelementptr' operation ('max_value_arr_0_addr_5', max_loop/lsal.cpp:86) [2657]  (0 ns)
	'load' operation ('max_value_arr_0_load_4', max_loop/lsal.cpp:86) on array 'max_value_arr[0]', max_loop/lsal.cpp:18 [2658]  (3.25 ns)

 <State 54>: 5.56ns
The critical path consists of the following:
	'load' operation ('max_value_arr_0_load_4', max_loop/lsal.cpp:86) on array 'max_value_arr[0]', max_loop/lsal.cpp:18 [2658]  (3.25 ns)
	'mux' operation ('max_value_temp', max_loop/lsal.cpp:86) [2681]  (2.3 ns)

 <State 55>: 6.26ns
The critical path consists of the following:
	'load' operation ('max_index_arr_0_load', max_loop/lsal.cpp:88) on array 'max_index_arr[0]', max_loop/lsal.cpp:19 [2684]  (3.25 ns)
	'mux' operation ('max_idx_temp', max_loop/lsal.cpp:88) [2707]  (2.3 ns)
	'select' operation ('max_idx_temp', max_loop/lsal.cpp:86) [2708]  (0.698 ns)

 <State 56>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
