$date
  Fri Feb  9 14:57:39 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module encoder_8x3_tb $end
$var reg 8 ! d[7:0] $end
$var reg 3 " o[2:0] $end
$scope module uut $end
$var reg 8 # d[7:0] $end
$var reg 3 $ o[2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b000 "
b00000000 #
b000 $
#10000000
b00000001 !
b00000001 #
#20000000
b00000010 !
b001 "
b00000010 #
b001 $
#30000000
b00000011 !
b00000011 #
#40000000
b00000100 !
b010 "
b00000100 #
b010 $
#50000000
b00000101 !
b00000101 #
#60000000
b00000110 !
b00000110 #
#70000000
b00000111 !
b00000111 #
#80000000
