

================================================================
== Vivado HLS Report for 'SaveToRamAndOutput'
================================================================
* Date:           Mon Jul 21 16:31:26 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FinalProjectVhdl_ArminMashhadiEbrahim
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z015-clg485-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  105737|  105737|  105737|  105737|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  105735|  105735|         2|          1|          1|  105735|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      1|      -|      -|    -|
|Expression       |        -|      -|      0|    107|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     72|    -|
|Register         |        -|      -|     59|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      1|     59|    179|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      190|    160|  92400|  46200|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |SaveToRamAndOutpubkb_U1  |SaveToRamAndOutpubkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln28_fu_111_p2       |     +    |      0|  0|  24|          17|           1|
    |i_fu_117_p2              |     +    |      0|  0|  15|           9|           1|
    |j_fu_145_p2              |     +    |      0|  0|  15|           9|           1|
    |icmp_ln28_fu_105_p2      |   icmp   |      0|  0|  18|          17|          16|
    |icmp_ln29_fu_123_p2      |   icmp   |      0|  0|  13|           9|           9|
    |select_ln47_1_fu_137_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln47_fu_129_p3    |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 107|          66|          41|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |ap_phi_mux_i_0_phi_fu_87_p4  |   9|          2|    9|         18|
    |i_0_reg_83                   |   9|          2|    9|         18|
    |indvar_flatten_reg_72        |   9|          2|   17|         34|
    |j_0_reg_94                   |   9|          2|    9|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  72|         15|   46|         95|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_83               |   9|   0|    9|          0|
    |icmp_ln28_reg_170        |   1|   0|    1|          0|
    |indvar_flatten_reg_72    |  17|   0|   17|          0|
    |j_0_reg_94               |   9|   0|    9|          0|
    |select_ln47_1_reg_184    |   9|   0|    9|          0|
    |select_ln47_reg_179      |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  59|   0|   59|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | SaveToRamAndOutput | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | SaveToRamAndOutput | return value |
|ap_start               |  in |    1| ap_ctrl_hs | SaveToRamAndOutput | return value |
|ap_done                | out |    1| ap_ctrl_hs | SaveToRamAndOutput | return value |
|ap_idle                | out |    1| ap_ctrl_hs | SaveToRamAndOutput | return value |
|ap_ready               | out |    1| ap_ctrl_hs | SaveToRamAndOutput | return value |
|input_image_dout       |  in |   32|   ap_fifo  |     input_image    |    pointer   |
|input_image_empty_n    |  in |    1|   ap_fifo  |     input_image    |    pointer   |
|input_image_read       | out |    1|   ap_fifo  |     input_image    |    pointer   |
|output_image_address0  | out |   17|  ap_memory |    output_image    |     array    |
|output_image_ce0       | out |    1|  ap_memory |    output_image    |     array    |
|output_image_we0       | out |    1|  ap_memory |    output_image    |     array    |
|output_image_d0        | out |    8|  ap_memory |    output_image    |     array    |
+-----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %input_image, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 5 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_image) nounwind, !map !31"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([105735 x i8]* %output_image) nounwind, !map !38"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @SaveToRamAndOutput_s) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.preheader" [SaveToRamAndOutput.c:28]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i17 [ 0, %0 ], [ %add_ln28, %hls_label_0 ]" [SaveToRamAndOutput.c:28]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %select_ln47_1, %hls_label_0 ]" [SaveToRamAndOutput.c:47]   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %0 ], [ %j, %hls_label_0 ]"   --->   Operation 12 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.43ns)   --->   "%icmp_ln28 = icmp eq i17 %indvar_flatten, -25337" [SaveToRamAndOutput.c:28]   --->   Operation 13 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (2.10ns)   --->   "%add_ln28 = add i17 %indvar_flatten, 1" [SaveToRamAndOutput.c:28]   --->   Operation 14 'add' 'add_ln28' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %1, label %hls_label_0" [SaveToRamAndOutput.c:28]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [SaveToRamAndOutput.c:28]   --->   Operation 16 'add' 'i' <Predicate = (!icmp_ln28)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.66ns)   --->   "%icmp_ln29 = icmp eq i9 %j_0, -141" [SaveToRamAndOutput.c:29]   --->   Operation 17 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.96ns)   --->   "%select_ln47 = select i1 %icmp_ln29, i9 0, i9 %j_0" [SaveToRamAndOutput.c:47]   --->   Operation 18 'select' 'select_ln47' <Predicate = (!icmp_ln28)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.96ns)   --->   "%select_ln47_1 = select i1 %icmp_ln29, i9 %i, i9 %i_0" [SaveToRamAndOutput.c:47]   --->   Operation 19 'select' 'select_ln47_1' <Predicate = (!icmp_ln28)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%j = add i9 %select_ln47, 1" [generator_2x2.c:22->window_processor.c:22->comparator.c:31]   --->   Operation 20 'add' 'j' <Predicate = (!icmp_ln28)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.63>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 105735, i64 105735, i64 105735) nounwind"   --->   Operation 21 'speclooptripcount' 'empty_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i9 %select_ln47_1 to i18" [SaveToRamAndOutput.c:47]   --->   Operation 22 'zext' 'zext_ln47' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (3.36ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i18 %zext_ln47, 371" [SaveToRamAndOutput.c:47]   --->   Operation 23 'mul' 'mul_ln47' <Predicate = (!icmp_ln28)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18) nounwind" [SaveToRamAndOutput.c:29]   --->   Operation 24 'specregionbegin' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [SaveToRamAndOutput.c:30]   --->   Operation 25 'specpipeline' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i9 %select_ln47 to i18" [SaveToRamAndOutput.c:47]   --->   Operation 26 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln47 = add i18 %mul_ln47, %zext_ln47_1" [SaveToRamAndOutput.c:47]   --->   Operation 27 'add' 'add_ln47' <Predicate = (!icmp_ln28)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i18 %add_ln47 to i64" [SaveToRamAndOutput.c:47]   --->   Operation 28 'sext' 'sext_ln47' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%output_image_addr = getelementptr [105735 x i8]* %output_image, i64 0, i64 %sext_ln47" [SaveToRamAndOutput.c:47]   --->   Operation 29 'getelementptr' 'output_image_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.25ns)   --->   "store i8 0, i8* %output_image_addr, align 1" [SaveToRamAndOutput.c:47]   --->   Operation 30 'store' <Predicate = (!icmp_ln28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 105735> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp) nounwind" [SaveToRamAndOutput.c:48]   --->   Operation 31 'specregionend' 'empty_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.preheader" [SaveToRamAndOutput.c:29]   --->   Operation 32 'br' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [SaveToRamAndOutput.c:50]   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_image]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_image]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
br_ln28           (br               ) [ 01110]
indvar_flatten    (phi              ) [ 00100]
i_0               (phi              ) [ 00100]
j_0               (phi              ) [ 00100]
icmp_ln28         (icmp             ) [ 00110]
add_ln28          (add              ) [ 01110]
br_ln28           (br               ) [ 00000]
i                 (add              ) [ 00000]
icmp_ln29         (icmp             ) [ 00000]
select_ln47       (select           ) [ 00110]
select_ln47_1     (select           ) [ 01110]
j                 (add              ) [ 01110]
empty_2           (speclooptripcount) [ 00000]
zext_ln47         (zext             ) [ 00000]
mul_ln47          (mul              ) [ 00000]
tmp               (specregionbegin  ) [ 00000]
specpipeline_ln30 (specpipeline     ) [ 00000]
zext_ln47_1       (zext             ) [ 00000]
add_ln47          (add              ) [ 00000]
sext_ln47         (sext             ) [ 00000]
output_image_addr (getelementptr    ) [ 00000]
store_ln47        (store            ) [ 00000]
empty_3           (specregionend    ) [ 00000]
br_ln29           (br               ) [ 01110]
ret_ln50          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_image">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_image"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_image">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_image"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SaveToRamAndOutput_s"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="output_image_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="18" slack="0"/>
<pin id="62" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_image_addr/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln47_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="17" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="72" class="1005" name="indvar_flatten_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="17" slack="1"/>
<pin id="74" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="17" slack="0"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="i_0_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="9" slack="1"/>
<pin id="85" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_0_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="9" slack="0"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="94" class="1005" name="j_0_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="1"/>
<pin id="96" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="j_0_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="9" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln28_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="17" slack="0"/>
<pin id="107" dir="0" index="1" bw="17" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln28_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="17" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln29_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="9" slack="0"/>
<pin id="125" dir="0" index="1" bw="9" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="select_ln47_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="9" slack="0"/>
<pin id="132" dir="0" index="2" bw="9" slack="0"/>
<pin id="133" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="select_ln47_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="9" slack="0"/>
<pin id="140" dir="0" index="2" bw="9" slack="0"/>
<pin id="141" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="j_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln47_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="1"/>
<pin id="153" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln47_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="1"/>
<pin id="156" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln47_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="18" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/3 "/>
</bind>
</comp>

<comp id="161" class="1007" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="0" index="1" bw="18" slack="0"/>
<pin id="164" dir="0" index="2" bw="9" slack="0"/>
<pin id="165" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln47/3 add_ln47/3 "/>
</bind>
</comp>

<comp id="170" class="1005" name="icmp_ln28_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="174" class="1005" name="add_ln28_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="17" slack="0"/>
<pin id="176" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="179" class="1005" name="select_ln47_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="1"/>
<pin id="181" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln47 "/>
</bind>
</comp>

<comp id="184" class="1005" name="select_ln47_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln47_1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="j_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="52" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="54" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="71"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="76" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="76" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="87" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="98" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="98" pin="4"/><net_sink comp="129" pin=2"/></net>

<net id="142"><net_src comp="123" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="117" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="87" pin="4"/><net_sink comp="137" pin=2"/></net>

<net id="149"><net_src comp="129" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="166"><net_src comp="151" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="154" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="169"><net_src comp="161" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="173"><net_src comp="105" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="111" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="182"><net_src comp="129" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="187"><net_src comp="137" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="193"><net_src comp="145" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="98" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_image | {3 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		icmp_ln28 : 1
		add_ln28 : 1
		br_ln28 : 2
		i : 1
		icmp_ln29 : 1
		select_ln47 : 2
		select_ln47_1 : 2
		j : 3
	State 3
		mul_ln47 : 1
		add_ln47 : 2
		sext_ln47 : 3
		output_image_addr : 4
		store_ln47 : 5
		empty_3 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln28_fu_111   |    0    |    0    |    24   |
|    add   |       i_fu_117       |    0    |    0    |    15   |
|          |       j_fu_145       |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln28_fu_105   |    0    |    0    |    18   |
|          |   icmp_ln29_fu_123   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln47_fu_129  |    0    |    0    |    9    |
|          | select_ln47_1_fu_137 |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_161      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |   zext_ln47_fu_151   |    0    |    0    |    0    |
|          |  zext_ln47_1_fu_154  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln47_fu_157   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   103   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln28_reg_174  |   17   |
|      i_0_reg_83     |    9   |
|  icmp_ln28_reg_170  |    1   |
|indvar_flatten_reg_72|   17   |
|      j_0_reg_94     |    9   |
|      j_reg_190      |    9   |
|select_ln47_1_reg_184|    9   |
| select_ln47_reg_179 |    9   |
+---------------------+--------+
|        Total        |   80   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   80   |   103  |
+-----------+--------+--------+--------+
