
Anemometer_G473CBT7_MATLAB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000148d0  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000065b0  08014ab0  08014ab0  00024ab0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b060  0801b060  00030584  2**0
                  CONTENTS
  4 .ARM          00000008  0801b060  0801b060  0002b060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b068  0801b068  00030584  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b068  0801b068  0002b068  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801b06c  0801b06c  0002b06c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000584  20000000  0801b070  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002290  20000584  0801b5f4  00030584  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002814  0801b5f4  00032814  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030584  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023168  00000000  00000000  000305b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000449c  00000000  00000000  0005371c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ea8  00000000  00000000  00057bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001ce8  00000000  00000000  00059a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000276eb  00000000  00000000  0005b748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025d58  00000000  00000000  00082e33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd21d  00000000  00000000  000a8b8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001a5da8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000980c  00000000  00000000  001a5df8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000584 	.word	0x20000584
 80001fc:	00000000 	.word	0x00000000
 8000200:	08014a98 	.word	0x08014a98

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000588 	.word	0x20000588
 800021c:	08014a98 	.word	0x08014a98

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_ldivmod>:
 8000c98:	b97b      	cbnz	r3, 8000cba <__aeabi_ldivmod+0x22>
 8000c9a:	b972      	cbnz	r2, 8000cba <__aeabi_ldivmod+0x22>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bfbe      	ittt	lt
 8000ca0:	2000      	movlt	r0, #0
 8000ca2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000ca6:	e006      	blt.n	8000cb6 <__aeabi_ldivmod+0x1e>
 8000ca8:	bf08      	it	eq
 8000caa:	2800      	cmpeq	r0, #0
 8000cac:	bf1c      	itt	ne
 8000cae:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000cb2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cb6:	f000 b9bf 	b.w	8001038 <__aeabi_idiv0>
 8000cba:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cbe:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	db09      	blt.n	8000cda <__aeabi_ldivmod+0x42>
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	db1a      	blt.n	8000d00 <__aeabi_ldivmod+0x68>
 8000cca:	f000 f84d 	bl	8000d68 <__udivmoddi4>
 8000cce:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd6:	b004      	add	sp, #16
 8000cd8:	4770      	bx	lr
 8000cda:	4240      	negs	r0, r0
 8000cdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	db1b      	blt.n	8000d1c <__aeabi_ldivmod+0x84>
 8000ce4:	f000 f840 	bl	8000d68 <__udivmoddi4>
 8000ce8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf0:	b004      	add	sp, #16
 8000cf2:	4240      	negs	r0, r0
 8000cf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf8:	4252      	negs	r2, r2
 8000cfa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cfe:	4770      	bx	lr
 8000d00:	4252      	negs	r2, r2
 8000d02:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d06:	f000 f82f 	bl	8000d68 <__udivmoddi4>
 8000d0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d12:	b004      	add	sp, #16
 8000d14:	4240      	negs	r0, r0
 8000d16:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1a:	4770      	bx	lr
 8000d1c:	4252      	negs	r2, r2
 8000d1e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d22:	f000 f821 	bl	8000d68 <__udivmoddi4>
 8000d26:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d2e:	b004      	add	sp, #16
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	4770      	bx	lr

08000d38 <__aeabi_uldivmod>:
 8000d38:	b953      	cbnz	r3, 8000d50 <__aeabi_uldivmod+0x18>
 8000d3a:	b94a      	cbnz	r2, 8000d50 <__aeabi_uldivmod+0x18>
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	bf08      	it	eq
 8000d40:	2800      	cmpeq	r0, #0
 8000d42:	bf1c      	itt	ne
 8000d44:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d48:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d4c:	f000 b974 	b.w	8001038 <__aeabi_idiv0>
 8000d50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d58:	f000 f806 	bl	8000d68 <__udivmoddi4>
 8000d5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d64:	b004      	add	sp, #16
 8000d66:	4770      	bx	lr

08000d68 <__udivmoddi4>:
 8000d68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d6c:	9d08      	ldr	r5, [sp, #32]
 8000d6e:	4604      	mov	r4, r0
 8000d70:	468e      	mov	lr, r1
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d14d      	bne.n	8000e12 <__udivmoddi4+0xaa>
 8000d76:	428a      	cmp	r2, r1
 8000d78:	4694      	mov	ip, r2
 8000d7a:	d969      	bls.n	8000e50 <__udivmoddi4+0xe8>
 8000d7c:	fab2 f282 	clz	r2, r2
 8000d80:	b152      	cbz	r2, 8000d98 <__udivmoddi4+0x30>
 8000d82:	fa01 f302 	lsl.w	r3, r1, r2
 8000d86:	f1c2 0120 	rsb	r1, r2, #32
 8000d8a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d92:	ea41 0e03 	orr.w	lr, r1, r3
 8000d96:	4094      	lsls	r4, r2
 8000d98:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d9c:	0c21      	lsrs	r1, r4, #16
 8000d9e:	fbbe f6f8 	udiv	r6, lr, r8
 8000da2:	fa1f f78c 	uxth.w	r7, ip
 8000da6:	fb08 e316 	mls	r3, r8, r6, lr
 8000daa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dae:	fb06 f107 	mul.w	r1, r6, r7
 8000db2:	4299      	cmp	r1, r3
 8000db4:	d90a      	bls.n	8000dcc <__udivmoddi4+0x64>
 8000db6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dba:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000dbe:	f080 811f 	bcs.w	8001000 <__udivmoddi4+0x298>
 8000dc2:	4299      	cmp	r1, r3
 8000dc4:	f240 811c 	bls.w	8001000 <__udivmoddi4+0x298>
 8000dc8:	3e02      	subs	r6, #2
 8000dca:	4463      	add	r3, ip
 8000dcc:	1a5b      	subs	r3, r3, r1
 8000dce:	b2a4      	uxth	r4, r4
 8000dd0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd4:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ddc:	fb00 f707 	mul.w	r7, r0, r7
 8000de0:	42a7      	cmp	r7, r4
 8000de2:	d90a      	bls.n	8000dfa <__udivmoddi4+0x92>
 8000de4:	eb1c 0404 	adds.w	r4, ip, r4
 8000de8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dec:	f080 810a 	bcs.w	8001004 <__udivmoddi4+0x29c>
 8000df0:	42a7      	cmp	r7, r4
 8000df2:	f240 8107 	bls.w	8001004 <__udivmoddi4+0x29c>
 8000df6:	4464      	add	r4, ip
 8000df8:	3802      	subs	r0, #2
 8000dfa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfe:	1be4      	subs	r4, r4, r7
 8000e00:	2600      	movs	r6, #0
 8000e02:	b11d      	cbz	r5, 8000e0c <__udivmoddi4+0xa4>
 8000e04:	40d4      	lsrs	r4, r2
 8000e06:	2300      	movs	r3, #0
 8000e08:	e9c5 4300 	strd	r4, r3, [r5]
 8000e0c:	4631      	mov	r1, r6
 8000e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e12:	428b      	cmp	r3, r1
 8000e14:	d909      	bls.n	8000e2a <__udivmoddi4+0xc2>
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	f000 80ef 	beq.w	8000ffa <__udivmoddi4+0x292>
 8000e1c:	2600      	movs	r6, #0
 8000e1e:	e9c5 0100 	strd	r0, r1, [r5]
 8000e22:	4630      	mov	r0, r6
 8000e24:	4631      	mov	r1, r6
 8000e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2a:	fab3 f683 	clz	r6, r3
 8000e2e:	2e00      	cmp	r6, #0
 8000e30:	d14a      	bne.n	8000ec8 <__udivmoddi4+0x160>
 8000e32:	428b      	cmp	r3, r1
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xd4>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 80f9 	bhi.w	800102e <__udivmoddi4+0x2c6>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb61 0303 	sbc.w	r3, r1, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	469e      	mov	lr, r3
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e0      	beq.n	8000e0c <__udivmoddi4+0xa4>
 8000e4a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4e:	e7dd      	b.n	8000e0c <__udivmoddi4+0xa4>
 8000e50:	b902      	cbnz	r2, 8000e54 <__udivmoddi4+0xec>
 8000e52:	deff      	udf	#255	; 0xff
 8000e54:	fab2 f282 	clz	r2, r2
 8000e58:	2a00      	cmp	r2, #0
 8000e5a:	f040 8092 	bne.w	8000f82 <__udivmoddi4+0x21a>
 8000e5e:	eba1 010c 	sub.w	r1, r1, ip
 8000e62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e66:	fa1f fe8c 	uxth.w	lr, ip
 8000e6a:	2601      	movs	r6, #1
 8000e6c:	0c20      	lsrs	r0, r4, #16
 8000e6e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e72:	fb07 1113 	mls	r1, r7, r3, r1
 8000e76:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e7a:	fb0e f003 	mul.w	r0, lr, r3
 8000e7e:	4288      	cmp	r0, r1
 8000e80:	d908      	bls.n	8000e94 <__udivmoddi4+0x12c>
 8000e82:	eb1c 0101 	adds.w	r1, ip, r1
 8000e86:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e8a:	d202      	bcs.n	8000e92 <__udivmoddi4+0x12a>
 8000e8c:	4288      	cmp	r0, r1
 8000e8e:	f200 80cb 	bhi.w	8001028 <__udivmoddi4+0x2c0>
 8000e92:	4643      	mov	r3, r8
 8000e94:	1a09      	subs	r1, r1, r0
 8000e96:	b2a4      	uxth	r4, r4
 8000e98:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e9c:	fb07 1110 	mls	r1, r7, r0, r1
 8000ea0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea4:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	d908      	bls.n	8000ebe <__udivmoddi4+0x156>
 8000eac:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000eb4:	d202      	bcs.n	8000ebc <__udivmoddi4+0x154>
 8000eb6:	45a6      	cmp	lr, r4
 8000eb8:	f200 80bb 	bhi.w	8001032 <__udivmoddi4+0x2ca>
 8000ebc:	4608      	mov	r0, r1
 8000ebe:	eba4 040e 	sub.w	r4, r4, lr
 8000ec2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec6:	e79c      	b.n	8000e02 <__udivmoddi4+0x9a>
 8000ec8:	f1c6 0720 	rsb	r7, r6, #32
 8000ecc:	40b3      	lsls	r3, r6
 8000ece:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ed2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed6:	fa20 f407 	lsr.w	r4, r0, r7
 8000eda:	fa01 f306 	lsl.w	r3, r1, r6
 8000ede:	431c      	orrs	r4, r3
 8000ee0:	40f9      	lsrs	r1, r7
 8000ee2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee6:	fa00 f306 	lsl.w	r3, r0, r6
 8000eea:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eee:	0c20      	lsrs	r0, r4, #16
 8000ef0:	fa1f fe8c 	uxth.w	lr, ip
 8000ef4:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000efc:	fb08 f00e 	mul.w	r0, r8, lr
 8000f00:	4288      	cmp	r0, r1
 8000f02:	fa02 f206 	lsl.w	r2, r2, r6
 8000f06:	d90b      	bls.n	8000f20 <__udivmoddi4+0x1b8>
 8000f08:	eb1c 0101 	adds.w	r1, ip, r1
 8000f0c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000f10:	f080 8088 	bcs.w	8001024 <__udivmoddi4+0x2bc>
 8000f14:	4288      	cmp	r0, r1
 8000f16:	f240 8085 	bls.w	8001024 <__udivmoddi4+0x2bc>
 8000f1a:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1e:	4461      	add	r1, ip
 8000f20:	1a09      	subs	r1, r1, r0
 8000f22:	b2a4      	uxth	r4, r4
 8000f24:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f28:	fb09 1110 	mls	r1, r9, r0, r1
 8000f2c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f30:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f34:	458e      	cmp	lr, r1
 8000f36:	d908      	bls.n	8000f4a <__udivmoddi4+0x1e2>
 8000f38:	eb1c 0101 	adds.w	r1, ip, r1
 8000f3c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f40:	d26c      	bcs.n	800101c <__udivmoddi4+0x2b4>
 8000f42:	458e      	cmp	lr, r1
 8000f44:	d96a      	bls.n	800101c <__udivmoddi4+0x2b4>
 8000f46:	3802      	subs	r0, #2
 8000f48:	4461      	add	r1, ip
 8000f4a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4e:	fba0 9402 	umull	r9, r4, r0, r2
 8000f52:	eba1 010e 	sub.w	r1, r1, lr
 8000f56:	42a1      	cmp	r1, r4
 8000f58:	46c8      	mov	r8, r9
 8000f5a:	46a6      	mov	lr, r4
 8000f5c:	d356      	bcc.n	800100c <__udivmoddi4+0x2a4>
 8000f5e:	d053      	beq.n	8001008 <__udivmoddi4+0x2a0>
 8000f60:	b15d      	cbz	r5, 8000f7a <__udivmoddi4+0x212>
 8000f62:	ebb3 0208 	subs.w	r2, r3, r8
 8000f66:	eb61 010e 	sbc.w	r1, r1, lr
 8000f6a:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6e:	fa22 f306 	lsr.w	r3, r2, r6
 8000f72:	40f1      	lsrs	r1, r6
 8000f74:	431f      	orrs	r7, r3
 8000f76:	e9c5 7100 	strd	r7, r1, [r5]
 8000f7a:	2600      	movs	r6, #0
 8000f7c:	4631      	mov	r1, r6
 8000f7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f82:	f1c2 0320 	rsb	r3, r2, #32
 8000f86:	40d8      	lsrs	r0, r3
 8000f88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f8c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f90:	4091      	lsls	r1, r2
 8000f92:	4301      	orrs	r1, r0
 8000f94:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f98:	fa1f fe8c 	uxth.w	lr, ip
 8000f9c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fa0:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa4:	0c0b      	lsrs	r3, r1, #16
 8000fa6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000faa:	fb00 f60e 	mul.w	r6, r0, lr
 8000fae:	429e      	cmp	r6, r3
 8000fb0:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb4:	d908      	bls.n	8000fc8 <__udivmoddi4+0x260>
 8000fb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000fba:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000fbe:	d22f      	bcs.n	8001020 <__udivmoddi4+0x2b8>
 8000fc0:	429e      	cmp	r6, r3
 8000fc2:	d92d      	bls.n	8001020 <__udivmoddi4+0x2b8>
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	4463      	add	r3, ip
 8000fc8:	1b9b      	subs	r3, r3, r6
 8000fca:	b289      	uxth	r1, r1
 8000fcc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fd0:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd8:	fb06 f30e 	mul.w	r3, r6, lr
 8000fdc:	428b      	cmp	r3, r1
 8000fde:	d908      	bls.n	8000ff2 <__udivmoddi4+0x28a>
 8000fe0:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000fe8:	d216      	bcs.n	8001018 <__udivmoddi4+0x2b0>
 8000fea:	428b      	cmp	r3, r1
 8000fec:	d914      	bls.n	8001018 <__udivmoddi4+0x2b0>
 8000fee:	3e02      	subs	r6, #2
 8000ff0:	4461      	add	r1, ip
 8000ff2:	1ac9      	subs	r1, r1, r3
 8000ff4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff8:	e738      	b.n	8000e6c <__udivmoddi4+0x104>
 8000ffa:	462e      	mov	r6, r5
 8000ffc:	4628      	mov	r0, r5
 8000ffe:	e705      	b.n	8000e0c <__udivmoddi4+0xa4>
 8001000:	4606      	mov	r6, r0
 8001002:	e6e3      	b.n	8000dcc <__udivmoddi4+0x64>
 8001004:	4618      	mov	r0, r3
 8001006:	e6f8      	b.n	8000dfa <__udivmoddi4+0x92>
 8001008:	454b      	cmp	r3, r9
 800100a:	d2a9      	bcs.n	8000f60 <__udivmoddi4+0x1f8>
 800100c:	ebb9 0802 	subs.w	r8, r9, r2
 8001010:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001014:	3801      	subs	r0, #1
 8001016:	e7a3      	b.n	8000f60 <__udivmoddi4+0x1f8>
 8001018:	4646      	mov	r6, r8
 800101a:	e7ea      	b.n	8000ff2 <__udivmoddi4+0x28a>
 800101c:	4620      	mov	r0, r4
 800101e:	e794      	b.n	8000f4a <__udivmoddi4+0x1e2>
 8001020:	4640      	mov	r0, r8
 8001022:	e7d1      	b.n	8000fc8 <__udivmoddi4+0x260>
 8001024:	46d0      	mov	r8, sl
 8001026:	e77b      	b.n	8000f20 <__udivmoddi4+0x1b8>
 8001028:	3b02      	subs	r3, #2
 800102a:	4461      	add	r1, ip
 800102c:	e732      	b.n	8000e94 <__udivmoddi4+0x12c>
 800102e:	4630      	mov	r0, r6
 8001030:	e709      	b.n	8000e46 <__udivmoddi4+0xde>
 8001032:	4464      	add	r4, ip
 8001034:	3802      	subs	r0, #2
 8001036:	e742      	b.n	8000ebe <__udivmoddi4+0x156>

08001038 <__aeabi_idiv0>:
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop

0800103c <Error>:
extern char str1[100];
BME280_CalibData CalibData;
int32_t t_fine;
//------------------------------------------------
void Error(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
	...

0800104c <I2Cx_WriteData>:
//------------------------------------------------
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b088      	sub	sp, #32
 8001050:	af04      	add	r7, sp, #16
 8001052:	4603      	mov	r3, r0
 8001054:	80fb      	strh	r3, [r7, #6]
 8001056:	460b      	mov	r3, r1
 8001058:	717b      	strb	r3, [r7, #5]
 800105a:	4613      	mov	r3, r2
 800105c:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800105e:	2300      	movs	r3, #0
 8001060:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Write(&hi2c1, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 0x10000);
 8001062:	797b      	ldrb	r3, [r7, #5]
 8001064:	b29a      	uxth	r2, r3
 8001066:	88f9      	ldrh	r1, [r7, #6]
 8001068:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800106c:	9302      	str	r3, [sp, #8]
 800106e:	2301      	movs	r3, #1
 8001070:	9301      	str	r3, [sp, #4]
 8001072:	1d3b      	adds	r3, r7, #4
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	2301      	movs	r3, #1
 8001078:	4806      	ldr	r0, [pc, #24]	; (8001094 <I2Cx_WriteData+0x48>)
 800107a:	f00b f99b 	bl	800c3b4 <HAL_I2C_Mem_Write>
 800107e:	4603      	mov	r3, r0
 8001080:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 8001082:	7bfb      	ldrb	r3, [r7, #15]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <I2Cx_WriteData+0x40>
 8001088:	f7ff ffd8 	bl	800103c <Error>
}
 800108c:	bf00      	nop
 800108e:	3710      	adds	r7, #16
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	200007d4 	.word	0x200007d4

08001098 <I2Cx_ReadData>:
//------------------------------------------------
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b088      	sub	sp, #32
 800109c:	af04      	add	r7, sp, #16
 800109e:	4603      	mov	r3, r0
 80010a0:	460a      	mov	r2, r1
 80010a2:	80fb      	strh	r3, [r7, #6]
 80010a4:	4613      	mov	r3, r2
 80010a6:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80010a8:	2300      	movs	r3, #0
 80010aa:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 0x10000);
 80010b0:	797b      	ldrb	r3, [r7, #5]
 80010b2:	b29a      	uxth	r2, r3
 80010b4:	88f9      	ldrh	r1, [r7, #6]
 80010b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010ba:	9302      	str	r3, [sp, #8]
 80010bc:	2301      	movs	r3, #1
 80010be:	9301      	str	r3, [sp, #4]
 80010c0:	f107 030e 	add.w	r3, r7, #14
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	2301      	movs	r3, #1
 80010c8:	4807      	ldr	r0, [pc, #28]	; (80010e8 <I2Cx_ReadData+0x50>)
 80010ca:	f00b fa87 	bl	800c5dc <HAL_I2C_Mem_Read>
 80010ce:	4603      	mov	r3, r0
 80010d0:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 80010d2:	7bfb      	ldrb	r3, [r7, #15]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <I2Cx_ReadData+0x44>
 80010d8:	f7ff ffb0 	bl	800103c <Error>
  return value;
 80010dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	200007d4 	.word	0x200007d4

080010ec <I2Cx_ReadData16>:
//------------------------------------------------
static void I2Cx_ReadData16(uint16_t Addr, uint8_t Reg, uint16_t *Value)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b088      	sub	sp, #32
 80010f0:	af04      	add	r7, sp, #16
 80010f2:	4603      	mov	r3, r0
 80010f4:	603a      	str	r2, [r7, #0]
 80010f6:	80fb      	strh	r3, [r7, #6]
 80010f8:	460b      	mov	r3, r1
 80010fa:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80010fc:	2300      	movs	r3, #0
 80010fe:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 2, 0x10000);
 8001100:	797b      	ldrb	r3, [r7, #5]
 8001102:	b29a      	uxth	r2, r3
 8001104:	88f9      	ldrh	r1, [r7, #6]
 8001106:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800110a:	9302      	str	r3, [sp, #8]
 800110c:	2302      	movs	r3, #2
 800110e:	9301      	str	r3, [sp, #4]
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	9300      	str	r3, [sp, #0]
 8001114:	2301      	movs	r3, #1
 8001116:	4807      	ldr	r0, [pc, #28]	; (8001134 <I2Cx_ReadData16+0x48>)
 8001118:	f00b fa60 	bl	800c5dc <HAL_I2C_Mem_Read>
 800111c:	4603      	mov	r3, r0
 800111e:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 8001120:	7bfb      	ldrb	r3, [r7, #15]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <I2Cx_ReadData16+0x3e>
 8001126:	f7ff ff89 	bl	800103c <Error>
}
 800112a:	bf00      	nop
 800112c:	3710      	adds	r7, #16
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	200007d4 	.word	0x200007d4

08001138 <BME280_WriteReg>:
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 3, 0x10000);
  if(status != HAL_OK) Error();
}
//------------------------------------------------
void BME280_WriteReg(uint8_t Reg, uint8_t Value)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	460a      	mov	r2, r1
 8001142:	71fb      	strb	r3, [r7, #7]
 8001144:	4613      	mov	r3, r2
 8001146:	71bb      	strb	r3, [r7, #6]
  I2Cx_WriteData(BME280_ADDRESS, Reg, Value);
 8001148:	79ba      	ldrb	r2, [r7, #6]
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	4619      	mov	r1, r3
 800114e:	20ec      	movs	r0, #236	; 0xec
 8001150:	f7ff ff7c 	bl	800104c <I2Cx_WriteData>
}
 8001154:	bf00      	nop
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <BME280_ReadReg>:
//------------------------------------------------
uint8_t BME280_ReadReg(uint8_t Reg)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	71fb      	strb	r3, [r7, #7]
  uint8_t res = I2Cx_ReadData(BME280_ADDRESS,Reg);
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	4619      	mov	r1, r3
 800116a:	20ec      	movs	r0, #236	; 0xec
 800116c:	f7ff ff94 	bl	8001098 <I2Cx_ReadData>
 8001170:	4603      	mov	r3, r0
 8001172:	73fb      	strb	r3, [r7, #15]
  return res;
 8001174:	7bfb      	ldrb	r3, [r7, #15]
}
 8001176:	4618      	mov	r0, r3
 8001178:	3710      	adds	r7, #16
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <BME280_ReadReg_U16>:
//------------------------------------------------
void BME280_ReadReg_U16(uint8_t Reg, uint16_t *Value)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	4603      	mov	r3, r0
 8001186:	6039      	str	r1, [r7, #0]
 8001188:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg,Value);
 800118a:	79fb      	ldrb	r3, [r7, #7]
 800118c:	683a      	ldr	r2, [r7, #0]
 800118e:	4619      	mov	r1, r3
 8001190:	20ec      	movs	r0, #236	; 0xec
 8001192:	f7ff ffab 	bl	80010ec <I2Cx_ReadData16>
}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <BME280_ReadReg_S16>:
//------------------------------------------------
void BME280_ReadReg_S16(uint8_t Reg, int16_t *Value)
{
 800119e:	b580      	push	{r7, lr}
 80011a0:	b082      	sub	sp, #8
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	4603      	mov	r3, r0
 80011a6:	6039      	str	r1, [r7, #0]
 80011a8:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg, (uint16_t*) Value);
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	683a      	ldr	r2, [r7, #0]
 80011ae:	4619      	mov	r1, r3
 80011b0:	20ec      	movs	r0, #236	; 0xec
 80011b2:	f7ff ff9b 	bl	80010ec <I2Cx_ReadData16>
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <BME280_ReadReg_BE_S16>:
//------------------------------------------------
uint16_t BME280_ReadReg_BE_S16(uint8_t Reg)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b088      	sub	sp, #32
 80011c4:	af04      	add	r7, sp, #16
 80011c6:	4603      	mov	r3, r0
 80011c8:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer_8[2];
	HAL_StatusTypeDef status = HAL_OK;
 80011ca:	2300      	movs	r3, #0
 80011cc:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Mem_Read(&hi2c1, BME280_ADDRESS, Reg, I2C_MEMADD_SIZE_8BIT, buffer_8, 2, 0x10000);
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011d6:	9302      	str	r3, [sp, #8]
 80011d8:	2302      	movs	r3, #2
 80011da:	9301      	str	r3, [sp, #4]
 80011dc:	f107 030c 	add.w	r3, r7, #12
 80011e0:	9300      	str	r3, [sp, #0]
 80011e2:	2301      	movs	r3, #1
 80011e4:	21ec      	movs	r1, #236	; 0xec
 80011e6:	480b      	ldr	r0, [pc, #44]	; (8001214 <BME280_ReadReg_BE_S16+0x54>)
 80011e8:	f00b f9f8 	bl	800c5dc <HAL_I2C_Mem_Read>
 80011ec:	4603      	mov	r3, r0
 80011ee:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) {
 80011f0:	7bfb      	ldrb	r3, [r7, #15]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <BME280_ReadReg_BE_S16+0x3a>
		Error();
 80011f6:	f7ff ff21 	bl	800103c <Error>
	}
	return (uint16_t)(buffer_8[0]) << 8 | (uint16_t)(buffer_8[1]);
 80011fa:	7b3b      	ldrb	r3, [r7, #12]
 80011fc:	021b      	lsls	r3, r3, #8
 80011fe:	b21a      	sxth	r2, r3
 8001200:	7b7b      	ldrb	r3, [r7, #13]
 8001202:	b21b      	sxth	r3, r3
 8001204:	4313      	orrs	r3, r2
 8001206:	b21b      	sxth	r3, r3
 8001208:	b29b      	uxth	r3, r3
}
 800120a:	4618      	mov	r0, r3
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	200007d4 	.word	0x200007d4

08001218 <BME280_ReadReg_BE_U24>:
{
  I2Cx_ReadData24(BME280_ADDRESS,Reg,Value);
  *(uint32_t *) Value &= 0x00FFFFFF;
}
//------------------------------------------------
uint32_t BME280_ReadReg_BE_U24(uint8_t Reg) {
 8001218:	b580      	push	{r7, lr}
 800121a:	b088      	sub	sp, #32
 800121c:	af04      	add	r7, sp, #16
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer_8[3];
	HAL_StatusTypeDef status = HAL_OK;
 8001222:	2300      	movs	r3, #0
 8001224:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Mem_Read(&hi2c1, BME280_ADDRESS, Reg, I2C_MEMADD_SIZE_8BIT, buffer_8, 3, 0x10000);
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	b29a      	uxth	r2, r3
 800122a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800122e:	9302      	str	r3, [sp, #8]
 8001230:	2303      	movs	r3, #3
 8001232:	9301      	str	r3, [sp, #4]
 8001234:	f107 030c 	add.w	r3, r7, #12
 8001238:	9300      	str	r3, [sp, #0]
 800123a:	2301      	movs	r3, #1
 800123c:	21ec      	movs	r1, #236	; 0xec
 800123e:	480a      	ldr	r0, [pc, #40]	; (8001268 <BME280_ReadReg_BE_U24+0x50>)
 8001240:	f00b f9cc 	bl	800c5dc <HAL_I2C_Mem_Read>
 8001244:	4603      	mov	r3, r0
 8001246:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) {
 8001248:	7bfb      	ldrb	r3, [r7, #15]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <BME280_ReadReg_BE_U24+0x3a>
		Error();
 800124e:	f7ff fef5 	bl	800103c <Error>
	}
	return (uint32_t) (buffer_8[0]) << 16 | (uint32_t) (buffer_8[1]) << 8 | (uint32_t) (buffer_8[2]);
 8001252:	7b3b      	ldrb	r3, [r7, #12]
 8001254:	041a      	lsls	r2, r3, #16
 8001256:	7b7b      	ldrb	r3, [r7, #13]
 8001258:	021b      	lsls	r3, r3, #8
 800125a:	4313      	orrs	r3, r2
 800125c:	7bba      	ldrb	r2, [r7, #14]
 800125e:	4313      	orrs	r3, r2
}
 8001260:	4618      	mov	r0, r3
 8001262:	3710      	adds	r7, #16
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	200007d4 	.word	0x200007d4

0800126c <BME280_ReadTemperature>:
//------------------------------------------------
float BME280_ReadTemperature(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b084      	sub	sp, #16
 8001270:	af00      	add	r7, sp, #0
	int32_t var1, var2;
	int32_t adc_T = BME280_ReadReg_BE_U24(BME280_REGISTER_TEMPDATA);
 8001272:	20fa      	movs	r0, #250	; 0xfa
 8001274:	f7ff ffd0 	bl	8001218 <BME280_ReadReg_BE_U24>
 8001278:	4603      	mov	r3, r0
 800127a:	60fb      	str	r3, [r7, #12]

	if ( adc_T == 0x800000) {
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001282:	d102      	bne.n	800128a <BME280_ReadTemperature+0x1e>
		return NAN;
 8001284:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001340 <BME280_ReadTemperature+0xd4>
 8001288:	e052      	b.n	8001330 <BME280_ReadTemperature+0xc4>
	}
	adc_T >>= 4;
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	111b      	asrs	r3, r3, #4
 800128e:	60fb      	str	r3, [r7, #12]
	var1 = (int32_t)((adc_T / 8) - ((int32_t)CalibData.dig_T1 * 2));
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	2b00      	cmp	r3, #0
 8001294:	da00      	bge.n	8001298 <BME280_ReadTemperature+0x2c>
 8001296:	3307      	adds	r3, #7
 8001298:	10db      	asrs	r3, r3, #3
 800129a:	461a      	mov	r2, r3
 800129c:	4b29      	ldr	r3, [pc, #164]	; (8001344 <BME280_ReadTemperature+0xd8>)
 800129e:	881b      	ldrh	r3, [r3, #0]
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	60bb      	str	r3, [r7, #8]
  	var1 = (var1 * ((int32_t)CalibData.dig_T2)) / 2048;
 80012a6:	4b27      	ldr	r3, [pc, #156]	; (8001344 <BME280_ReadTemperature+0xd8>)
 80012a8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80012ac:	461a      	mov	r2, r3
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	fb02 f303 	mul.w	r3, r2, r3
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	da01      	bge.n	80012bc <BME280_ReadTemperature+0x50>
 80012b8:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 80012bc:	12db      	asrs	r3, r3, #11
 80012be:	60bb      	str	r3, [r7, #8]
  	var2 = (int32_t)((adc_T / 16) - ((int32_t)CalibData.dig_T1));
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	da00      	bge.n	80012c8 <BME280_ReadTemperature+0x5c>
 80012c6:	330f      	adds	r3, #15
 80012c8:	111b      	asrs	r3, r3, #4
 80012ca:	461a      	mov	r2, r3
 80012cc:	4b1d      	ldr	r3, [pc, #116]	; (8001344 <BME280_ReadTemperature+0xd8>)
 80012ce:	881b      	ldrh	r3, [r3, #0]
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	607b      	str	r3, [r7, #4]
  	var2 = (((var2 * var2) / 4096) * ((int32_t)CalibData.dig_T3)) / 16384;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	fb03 f303 	mul.w	r3, r3, r3
 80012da:	2b00      	cmp	r3, #0
 80012dc:	da01      	bge.n	80012e2 <BME280_ReadTemperature+0x76>
 80012de:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80012e2:	131b      	asrs	r3, r3, #12
 80012e4:	461a      	mov	r2, r3
 80012e6:	4b17      	ldr	r3, [pc, #92]	; (8001344 <BME280_ReadTemperature+0xd8>)
 80012e8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80012ec:	fb02 f303 	mul.w	r3, r2, r3
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	da02      	bge.n	80012fa <BME280_ReadTemperature+0x8e>
 80012f4:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 80012f8:	333f      	adds	r3, #63	; 0x3f
 80012fa:	139b      	asrs	r3, r3, #14
 80012fc:	607b      	str	r3, [r7, #4]
    t_fine = var1 + var2;
 80012fe:	68ba      	ldr	r2, [r7, #8]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	4413      	add	r3, r2
 8001304:	4a10      	ldr	r2, [pc, #64]	; (8001348 <BME280_ReadTemperature+0xdc>)
 8001306:	6013      	str	r3, [r2, #0]
	int32_t T = (t_fine * 5 + 128) / 256;
 8001308:	4b0f      	ldr	r3, [pc, #60]	; (8001348 <BME280_ReadTemperature+0xdc>)
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	4613      	mov	r3, r2
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	4413      	add	r3, r2
 8001312:	3380      	adds	r3, #128	; 0x80
 8001314:	2b00      	cmp	r3, #0
 8001316:	da00      	bge.n	800131a <BME280_ReadTemperature+0xae>
 8001318:	33ff      	adds	r3, #255	; 0xff
 800131a:	121b      	asrs	r3, r3, #8
 800131c:	603b      	str	r3, [r7, #0]

	return (float) T / 100;
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	ee07 3a90 	vmov	s15, r3
 8001324:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001328:	eddf 6a08 	vldr	s13, [pc, #32]	; 800134c <BME280_ReadTemperature+0xe0>
 800132c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 8001330:	eef0 7a47 	vmov.f32	s15, s14
 8001334:	eeb0 0a67 	vmov.f32	s0, s15
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	7fc00000 	.word	0x7fc00000
 8001344:	200005a0 	.word	0x200005a0
 8001348:	200005c4 	.word	0x200005c4
 800134c:	42c80000 	.word	0x42c80000

08001350 <BME280_ReadPressure>:
//------------------------------------------------
float BME280_ReadPressure(void)
{
 8001350:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001354:	b0da      	sub	sp, #360	; 0x168
 8001356:	af00      	add	r7, sp, #0
	int64_t var1, var2, var3, var4;
	BME280_ReadTemperature(); // must be done first to get t_fine
 8001358:	f7ff ff88 	bl	800126c <BME280_ReadTemperature>
	int32_t adc_P = BME280_ReadReg_BE_U24(BME280_REGISTER_PRESSUREDATA);
 800135c:	20f7      	movs	r0, #247	; 0xf7
 800135e:	f7ff ff5b 	bl	8001218 <BME280_ReadReg_BE_U24>
 8001362:	4603      	mov	r3, r0
 8001364:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
	adc_P >>= 4;
 8001368:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800136c:	111b      	asrs	r3, r3, #4
 800136e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
	var1 = ((int64_t)t_fine) - 128000;
 8001372:	4bbb      	ldr	r3, [pc, #748]	; (8001660 <BME280_ReadPressure+0x310>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	17da      	asrs	r2, r3, #31
 8001378:	4698      	mov	r8, r3
 800137a:	4691      	mov	r9, r2
 800137c:	f5b8 3afa 	subs.w	sl, r8, #128000	; 0x1f400
 8001380:	f149 3bff 	adc.w	fp, r9, #4294967295	; 0xffffffff
 8001384:	e9c7 ab56 	strd	sl, fp, [r7, #344]	; 0x158
	var2 = var1 * var1 * (int64_t)CalibData.dig_P6;
 8001388:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 800138c:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001390:	fb03 f102 	mul.w	r1, r3, r2
 8001394:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8001398:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800139c:	fb02 f303 	mul.w	r3, r2, r3
 80013a0:	18ca      	adds	r2, r1, r3
 80013a2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80013a6:	fba3 4503 	umull	r4, r5, r3, r3
 80013aa:	1953      	adds	r3, r2, r5
 80013ac:	461d      	mov	r5, r3
 80013ae:	4bad      	ldr	r3, [pc, #692]	; (8001664 <BME280_ReadPressure+0x314>)
 80013b0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80013b4:	b21b      	sxth	r3, r3
 80013b6:	17da      	asrs	r2, r3, #31
 80013b8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80013bc:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80013c0:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 80013c4:	4603      	mov	r3, r0
 80013c6:	fb03 f205 	mul.w	r2, r3, r5
 80013ca:	460b      	mov	r3, r1
 80013cc:	fb04 f303 	mul.w	r3, r4, r3
 80013d0:	4413      	add	r3, r2
 80013d2:	4602      	mov	r2, r0
 80013d4:	fba4 1202 	umull	r1, r2, r4, r2
 80013d8:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80013dc:	460a      	mov	r2, r1
 80013de:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 80013e2:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 80013e6:	4413      	add	r3, r2
 80013e8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80013ec:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 80013f0:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
 80013f4:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
	var2 = var2 + ((var1 * (int64_t)CalibData.dig_P5) * 131072);
 80013f8:	4b9a      	ldr	r3, [pc, #616]	; (8001664 <BME280_ReadPressure+0x314>)
 80013fa:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80013fe:	b21b      	sxth	r3, r3
 8001400:	17da      	asrs	r2, r3, #31
 8001402:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001406:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800140a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800140e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8001412:	462a      	mov	r2, r5
 8001414:	fb02 f203 	mul.w	r2, r2, r3
 8001418:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800141c:	4621      	mov	r1, r4
 800141e:	fb01 f303 	mul.w	r3, r1, r3
 8001422:	441a      	add	r2, r3
 8001424:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001428:	4621      	mov	r1, r4
 800142a:	fba3 1301 	umull	r1, r3, r3, r1
 800142e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8001432:	460b      	mov	r3, r1
 8001434:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8001438:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800143c:	18d3      	adds	r3, r2, r3
 800143e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8001442:	f04f 0000 	mov.w	r0, #0
 8001446:	f04f 0100 	mov.w	r1, #0
 800144a:	e9d7 454c 	ldrd	r4, r5, [r7, #304]	; 0x130
 800144e:	462b      	mov	r3, r5
 8001450:	0459      	lsls	r1, r3, #17
 8001452:	4623      	mov	r3, r4
 8001454:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001458:	4623      	mov	r3, r4
 800145a:	0458      	lsls	r0, r3, #17
 800145c:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 8001460:	1814      	adds	r4, r2, r0
 8001462:	67bc      	str	r4, [r7, #120]	; 0x78
 8001464:	414b      	adcs	r3, r1
 8001466:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001468:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 800146c:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
	var2 = var2 + (((int64_t)CalibData.dig_P4) * 34359738368);
 8001470:	4b7c      	ldr	r3, [pc, #496]	; (8001664 <BME280_ReadPressure+0x314>)
 8001472:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001476:	b21b      	sxth	r3, r3
 8001478:	17da      	asrs	r2, r3, #31
 800147a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800147e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001482:	f04f 0000 	mov.w	r0, #0
 8001486:	f04f 0100 	mov.w	r1, #0
 800148a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800148e:	00d9      	lsls	r1, r3, #3
 8001490:	2000      	movs	r0, #0
 8001492:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 8001496:	1814      	adds	r4, r2, r0
 8001498:	673c      	str	r4, [r7, #112]	; 0x70
 800149a:	414b      	adcs	r3, r1
 800149c:	677b      	str	r3, [r7, #116]	; 0x74
 800149e:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 80014a2:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
	var1 = ((var1 * var1 * (int64_t)CalibData.dig_P3) / 256) + ((var1 * ((int64_t)CalibData.dig_P2) * 4096));
 80014a6:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 80014aa:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80014ae:	fb03 f102 	mul.w	r1, r3, r2
 80014b2:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 80014b6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80014ba:	fb02 f303 	mul.w	r3, r2, r3
 80014be:	18ca      	adds	r2, r1, r3
 80014c0:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80014c4:	fba3 1303 	umull	r1, r3, r3, r3
 80014c8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80014cc:	460b      	mov	r3, r1
 80014ce:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80014d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80014d6:	18d3      	adds	r3, r2, r3
 80014d8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80014dc:	4b61      	ldr	r3, [pc, #388]	; (8001664 <BME280_ReadPressure+0x314>)
 80014de:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80014e2:	b21b      	sxth	r3, r3
 80014e4:	17da      	asrs	r2, r3, #31
 80014e6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80014ea:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80014ee:	e9d7 454a 	ldrd	r4, r5, [r7, #296]	; 0x128
 80014f2:	462b      	mov	r3, r5
 80014f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80014f8:	4642      	mov	r2, r8
 80014fa:	fb02 f203 	mul.w	r2, r2, r3
 80014fe:	464b      	mov	r3, r9
 8001500:	4621      	mov	r1, r4
 8001502:	fb01 f303 	mul.w	r3, r1, r3
 8001506:	4413      	add	r3, r2
 8001508:	4622      	mov	r2, r4
 800150a:	4641      	mov	r1, r8
 800150c:	fba2 1201 	umull	r1, r2, r2, r1
 8001510:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 8001514:	460a      	mov	r2, r1
 8001516:	f8c7 2120 	str.w	r2, [r7, #288]	; 0x120
 800151a:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800151e:	4413      	add	r3, r2
 8001520:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001524:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001528:	2b00      	cmp	r3, #0
 800152a:	da07      	bge.n	800153c <BME280_ReadPressure+0x1ec>
 800152c:	f112 01ff 	adds.w	r1, r2, #255	; 0xff
 8001530:	66b9      	str	r1, [r7, #104]	; 0x68
 8001532:	f143 0300 	adc.w	r3, r3, #0
 8001536:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001538:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800153c:	f04f 0000 	mov.w	r0, #0
 8001540:	f04f 0100 	mov.w	r1, #0
 8001544:	0a10      	lsrs	r0, r2, #8
 8001546:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800154a:	1219      	asrs	r1, r3, #8
 800154c:	4b45      	ldr	r3, [pc, #276]	; (8001664 <BME280_ReadPressure+0x314>)
 800154e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001552:	b21b      	sxth	r3, r3
 8001554:	17da      	asrs	r2, r3, #31
 8001556:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800155a:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 800155e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001562:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 8001566:	464a      	mov	r2, r9
 8001568:	fb02 f203 	mul.w	r2, r2, r3
 800156c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001570:	4644      	mov	r4, r8
 8001572:	fb04 f303 	mul.w	r3, r4, r3
 8001576:	441a      	add	r2, r3
 8001578:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800157c:	4644      	mov	r4, r8
 800157e:	fba3 4304 	umull	r4, r3, r3, r4
 8001582:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001586:	4623      	mov	r3, r4
 8001588:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800158c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001590:	18d3      	adds	r3, r2, r3
 8001592:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001596:	f04f 0200 	mov.w	r2, #0
 800159a:	f04f 0300 	mov.w	r3, #0
 800159e:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 80015a2:	464c      	mov	r4, r9
 80015a4:	0323      	lsls	r3, r4, #12
 80015a6:	4644      	mov	r4, r8
 80015a8:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80015ac:	4644      	mov	r4, r8
 80015ae:	0322      	lsls	r2, r4, #12
 80015b0:	1884      	adds	r4, r0, r2
 80015b2:	663c      	str	r4, [r7, #96]	; 0x60
 80015b4:	eb41 0303 	adc.w	r3, r1, r3
 80015b8:	667b      	str	r3, [r7, #100]	; 0x64
 80015ba:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 80015be:	e9c7 3456 	strd	r3, r4, [r7, #344]	; 0x158
	var3 = ((int64_t)1) * 140737488355328;
 80015c2:	f04f 0200 	mov.w	r2, #0
 80015c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80015ca:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
	var1 = (var3 + var1) * ((int64_t)CalibData.dig_P1) / 8589934592;
 80015ce:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 80015d2:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	; 0x158
 80015d6:	1884      	adds	r4, r0, r2
 80015d8:	f8c7 40c0 	str.w	r4, [r7, #192]	; 0xc0
 80015dc:	eb41 0303 	adc.w	r3, r1, r3
 80015e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80015e4:	4b1f      	ldr	r3, [pc, #124]	; (8001664 <BME280_ReadPressure+0x314>)
 80015e6:	88db      	ldrh	r3, [r3, #6]
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	2200      	movs	r2, #0
 80015ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80015f0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80015f4:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	; 0xc0
 80015f8:	462b      	mov	r3, r5
 80015fa:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80015fe:	4642      	mov	r2, r8
 8001600:	fb02 f203 	mul.w	r2, r2, r3
 8001604:	464b      	mov	r3, r9
 8001606:	4621      	mov	r1, r4
 8001608:	fb01 f303 	mul.w	r3, r1, r3
 800160c:	4413      	add	r3, r2
 800160e:	4622      	mov	r2, r4
 8001610:	4641      	mov	r1, r8
 8001612:	fba2 1201 	umull	r1, r2, r2, r1
 8001616:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
 800161a:	460a      	mov	r2, r1
 800161c:	f8c7 2110 	str.w	r2, [r7, #272]	; 0x110
 8001620:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001624:	4413      	add	r3, r2
 8001626:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800162a:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 800162e:	2b00      	cmp	r3, #0
 8001630:	da06      	bge.n	8001640 <BME280_ReadPressure+0x2f0>
 8001632:	1e51      	subs	r1, r2, #1
 8001634:	65b9      	str	r1, [r7, #88]	; 0x58
 8001636:	f143 0301 	adc.w	r3, r3, #1
 800163a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800163c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001640:	f04f 0000 	mov.w	r0, #0
 8001644:	f04f 0100 	mov.w	r1, #0
 8001648:	1058      	asrs	r0, r3, #1
 800164a:	17d9      	asrs	r1, r3, #31
 800164c:	e9c7 0156 	strd	r0, r1, [r7, #344]	; 0x158
	if (var1 == 0) {
 8001650:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	; 0x158
 8001654:	4313      	orrs	r3, r2
 8001656:	d107      	bne.n	8001668 <BME280_ReadPressure+0x318>
		return 0; // avoid exception caused by division by zero
 8001658:	f04f 0300 	mov.w	r3, #0
 800165c:	e196      	b.n	800198c <BME280_ReadPressure+0x63c>
 800165e:	bf00      	nop
 8001660:	200005c4 	.word	0x200005c4
 8001664:	200005a0 	.word	0x200005a0
	}
	var4 = 1048576 - adc_P;
 8001668:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800166c:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001670:	17da      	asrs	r2, r3, #31
 8001672:	653b      	str	r3, [r7, #80]	; 0x50
 8001674:	657a      	str	r2, [r7, #84]	; 0x54
 8001676:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 800167a:	e9c7 3450 	strd	r3, r4, [r7, #320]	; 0x140
	var4 = (((var4 * 2147483648) - var2) * 3125) / var1;
 800167e:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8001682:	f04f 0000 	mov.w	r0, #0
 8001686:	f04f 0100 	mov.w	r1, #0
 800168a:	07d9      	lsls	r1, r3, #31
 800168c:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8001690:	07d0      	lsls	r0, r2, #31
 8001692:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 8001696:	1a84      	subs	r4, r0, r2
 8001698:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800169c:	eb61 0303 	sbc.w	r3, r1, r3
 80016a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80016a4:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 80016a8:	4622      	mov	r2, r4
 80016aa:	462b      	mov	r3, r5
 80016ac:	1891      	adds	r1, r2, r2
 80016ae:	64b9      	str	r1, [r7, #72]	; 0x48
 80016b0:	415b      	adcs	r3, r3
 80016b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80016b8:	4621      	mov	r1, r4
 80016ba:	1851      	adds	r1, r2, r1
 80016bc:	6439      	str	r1, [r7, #64]	; 0x40
 80016be:	4629      	mov	r1, r5
 80016c0:	414b      	adcs	r3, r1
 80016c2:	647b      	str	r3, [r7, #68]	; 0x44
 80016c4:	f04f 0200 	mov.w	r2, #0
 80016c8:	f04f 0300 	mov.w	r3, #0
 80016cc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80016d0:	4649      	mov	r1, r9
 80016d2:	018b      	lsls	r3, r1, #6
 80016d4:	4641      	mov	r1, r8
 80016d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016da:	4641      	mov	r1, r8
 80016dc:	018a      	lsls	r2, r1, #6
 80016de:	4641      	mov	r1, r8
 80016e0:	1889      	adds	r1, r1, r2
 80016e2:	63b9      	str	r1, [r7, #56]	; 0x38
 80016e4:	4649      	mov	r1, r9
 80016e6:	eb43 0101 	adc.w	r1, r3, r1
 80016ea:	63f9      	str	r1, [r7, #60]	; 0x3c
 80016ec:	f04f 0200 	mov.w	r2, #0
 80016f0:	f04f 0300 	mov.w	r3, #0
 80016f4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80016f8:	4649      	mov	r1, r9
 80016fa:	008b      	lsls	r3, r1, #2
 80016fc:	4641      	mov	r1, r8
 80016fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001702:	4641      	mov	r1, r8
 8001704:	008a      	lsls	r2, r1, #2
 8001706:	4610      	mov	r0, r2
 8001708:	4619      	mov	r1, r3
 800170a:	4603      	mov	r3, r0
 800170c:	4622      	mov	r2, r4
 800170e:	189b      	adds	r3, r3, r2
 8001710:	633b      	str	r3, [r7, #48]	; 0x30
 8001712:	460b      	mov	r3, r1
 8001714:	462a      	mov	r2, r5
 8001716:	eb42 0303 	adc.w	r3, r2, r3
 800171a:	637b      	str	r3, [r7, #52]	; 0x34
 800171c:	f04f 0200 	mov.w	r2, #0
 8001720:	f04f 0300 	mov.w	r3, #0
 8001724:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	; 0x30
 8001728:	4649      	mov	r1, r9
 800172a:	008b      	lsls	r3, r1, #2
 800172c:	4641      	mov	r1, r8
 800172e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001732:	4641      	mov	r1, r8
 8001734:	008a      	lsls	r2, r1, #2
 8001736:	4610      	mov	r0, r2
 8001738:	4619      	mov	r1, r3
 800173a:	4603      	mov	r3, r0
 800173c:	4622      	mov	r2, r4
 800173e:	189b      	adds	r3, r3, r2
 8001740:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001744:	462b      	mov	r3, r5
 8001746:	460a      	mov	r2, r1
 8001748:	eb42 0303 	adc.w	r3, r2, r3
 800174c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8001750:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	; 0x158
 8001754:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8001758:	f7ff fa9e 	bl	8000c98 <__aeabi_ldivmod>
 800175c:	4602      	mov	r2, r0
 800175e:	460b      	mov	r3, r1
 8001760:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
	var1 = (((int64_t)CalibData.dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 8001764:	4b8e      	ldr	r3, [pc, #568]	; (80019a0 <BME280_ReadPressure+0x650>)
 8001766:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800176a:	b21b      	sxth	r3, r3
 800176c:	17da      	asrs	r2, r3, #31
 800176e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001772:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001776:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 800177a:	2b00      	cmp	r3, #0
 800177c:	da08      	bge.n	8001790 <BME280_ReadPressure+0x440>
 800177e:	f641 71ff 	movw	r1, #8191	; 0x1fff
 8001782:	1851      	adds	r1, r2, r1
 8001784:	62b9      	str	r1, [r7, #40]	; 0x28
 8001786:	f143 0300 	adc.w	r3, r3, #0
 800178a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800178c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001790:	f04f 0000 	mov.w	r0, #0
 8001794:	f04f 0100 	mov.w	r1, #0
 8001798:	0b50      	lsrs	r0, r2, #13
 800179a:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800179e:	1359      	asrs	r1, r3, #13
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	; 0xa0
 80017a8:	4629      	mov	r1, r5
 80017aa:	fb02 f001 	mul.w	r0, r2, r1
 80017ae:	4621      	mov	r1, r4
 80017b0:	fb01 f103 	mul.w	r1, r1, r3
 80017b4:	4401      	add	r1, r0
 80017b6:	4620      	mov	r0, r4
 80017b8:	fba0 2302 	umull	r2, r3, r0, r2
 80017bc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80017c0:	4613      	mov	r3, r2
 80017c2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80017c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80017ca:	18cb      	adds	r3, r1, r3
 80017cc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80017d0:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	da08      	bge.n	80017ea <BME280_ReadPressure+0x49a>
 80017d8:	f641 71ff 	movw	r1, #8191	; 0x1fff
 80017dc:	1851      	adds	r1, r2, r1
 80017de:	6239      	str	r1, [r7, #32]
 80017e0:	f143 0300 	adc.w	r3, r3, #0
 80017e4:	627b      	str	r3, [r7, #36]	; 0x24
 80017e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80017ea:	f04f 0000 	mov.w	r0, #0
 80017ee:	f04f 0100 	mov.w	r1, #0
 80017f2:	0b50      	lsrs	r0, r2, #13
 80017f4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80017f8:	1359      	asrs	r1, r3, #13
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8001802:	4629      	mov	r1, r5
 8001804:	fb02 f001 	mul.w	r0, r2, r1
 8001808:	4621      	mov	r1, r4
 800180a:	fb01 f103 	mul.w	r1, r1, r3
 800180e:	4401      	add	r1, r0
 8001810:	4620      	mov	r0, r4
 8001812:	fba0 2302 	umull	r2, r3, r0, r2
 8001816:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800181a:	4613      	mov	r3, r2
 800181c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001820:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001824:	18cb      	adds	r3, r1, r3
 8001826:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800182a:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	; 0x100
 800182e:	2b00      	cmp	r3, #0
 8001830:	da08      	bge.n	8001844 <BME280_ReadPressure+0x4f4>
 8001832:	f06f 417e 	mvn.w	r1, #4261412864	; 0xfe000000
 8001836:	1851      	adds	r1, r2, r1
 8001838:	61b9      	str	r1, [r7, #24]
 800183a:	f143 0300 	adc.w	r3, r3, #0
 800183e:	61fb      	str	r3, [r7, #28]
 8001840:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001844:	f04f 0000 	mov.w	r0, #0
 8001848:	f04f 0100 	mov.w	r1, #0
 800184c:	0e50      	lsrs	r0, r2, #25
 800184e:	ea40 10c3 	orr.w	r0, r0, r3, lsl #7
 8001852:	1659      	asrs	r1, r3, #25
 8001854:	e9c7 0156 	strd	r0, r1, [r7, #344]	; 0x158
	var2 = (((int64_t)CalibData.dig_P8) * var4) / 524288;
 8001858:	4b51      	ldr	r3, [pc, #324]	; (80019a0 <BME280_ReadPressure+0x650>)
 800185a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800185e:	b21b      	sxth	r3, r3
 8001860:	17da      	asrs	r2, r3, #31
 8001862:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001866:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800186a:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800186e:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8001872:	462a      	mov	r2, r5
 8001874:	fb02 f203 	mul.w	r2, r2, r3
 8001878:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800187c:	4621      	mov	r1, r4
 800187e:	fb01 f303 	mul.w	r3, r1, r3
 8001882:	441a      	add	r2, r3
 8001884:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8001888:	4621      	mov	r1, r4
 800188a:	fba3 1301 	umull	r1, r3, r3, r1
 800188e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001892:	460b      	mov	r3, r1
 8001894:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8001898:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800189c:	18d3      	adds	r3, r2, r3
 800189e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80018a2:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 80018a6:	2900      	cmp	r1, #0
 80018a8:	da07      	bge.n	80018ba <BME280_ReadPressure+0x56a>
 80018aa:	4b3e      	ldr	r3, [pc, #248]	; (80019a4 <BME280_ReadPressure+0x654>)
 80018ac:	18c3      	adds	r3, r0, r3
 80018ae:	613b      	str	r3, [r7, #16]
 80018b0:	f141 0300 	adc.w	r3, r1, #0
 80018b4:	617b      	str	r3, [r7, #20]
 80018b6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80018ba:	f04f 0200 	mov.w	r2, #0
 80018be:	f04f 0300 	mov.w	r3, #0
 80018c2:	0cc2      	lsrs	r2, r0, #19
 80018c4:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80018c8:	14cb      	asrs	r3, r1, #19
 80018ca:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
	var4 = ((var4 + var1 + var2) / 256) + (((int64_t)CalibData.dig_P7) * 16);
 80018ce:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 80018d2:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	; 0x158
 80018d6:	1884      	adds	r4, r0, r2
 80018d8:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 80018dc:	eb41 0303 	adc.w	r3, r1, r3
 80018e0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80018e4:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 80018e8:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80018ec:	4621      	mov	r1, r4
 80018ee:	1889      	adds	r1, r1, r2
 80018f0:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 80018f4:	4629      	mov	r1, r5
 80018f6:	eb43 0101 	adc.w	r1, r3, r1
 80018fa:	f8c7 108c 	str.w	r1, [r7, #140]	; 0x8c
 80018fe:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001902:	2b00      	cmp	r3, #0
 8001904:	da07      	bge.n	8001916 <BME280_ReadPressure+0x5c6>
 8001906:	f112 01ff 	adds.w	r1, r2, #255	; 0xff
 800190a:	60b9      	str	r1, [r7, #8]
 800190c:	f143 0300 	adc.w	r3, r3, #0
 8001910:	60fb      	str	r3, [r7, #12]
 8001912:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001916:	f04f 0000 	mov.w	r0, #0
 800191a:	f04f 0100 	mov.w	r1, #0
 800191e:	0a10      	lsrs	r0, r2, #8
 8001920:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001924:	1219      	asrs	r1, r3, #8
 8001926:	4b1e      	ldr	r3, [pc, #120]	; (80019a0 <BME280_ReadPressure+0x650>)
 8001928:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800192c:	b21b      	sxth	r3, r3
 800192e:	17da      	asrs	r2, r3, #31
 8001930:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001934:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001938:	f04f 0200 	mov.w	r2, #0
 800193c:	f04f 0300 	mov.w	r3, #0
 8001940:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8001944:	464c      	mov	r4, r9
 8001946:	0123      	lsls	r3, r4, #4
 8001948:	4644      	mov	r4, r8
 800194a:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 800194e:	4644      	mov	r4, r8
 8001950:	0122      	lsls	r2, r4, #4
 8001952:	1884      	adds	r4, r0, r2
 8001954:	603c      	str	r4, [r7, #0]
 8001956:	eb41 0303 	adc.w	r3, r1, r3
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001960:	e9c7 3450 	strd	r3, r4, [r7, #320]	; 0x140
	float P = var4 / 256.0;
 8001964:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 8001968:	f7fe fe40 	bl	80005ec <__aeabi_l2d>
 800196c:	f04f 0200 	mov.w	r2, #0
 8001970:	4b0d      	ldr	r3, [pc, #52]	; (80019a8 <BME280_ReadPressure+0x658>)
 8001972:	f7fe ff93 	bl	800089c <__aeabi_ddiv>
 8001976:	4602      	mov	r2, r0
 8001978:	460b      	mov	r3, r1
 800197a:	4610      	mov	r0, r2
 800197c:	4619      	mov	r1, r3
 800197e:	f7ff f93b 	bl	8000bf8 <__aeabi_d2f>
 8001982:	4603      	mov	r3, r0
 8001984:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  return P;
 8001988:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
}
 800198c:	ee07 3a90 	vmov	s15, r3
 8001990:	eeb0 0a67 	vmov.f32	s0, s15
 8001994:	f507 77b4 	add.w	r7, r7, #360	; 0x168
 8001998:	46bd      	mov	sp, r7
 800199a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800199e:	bf00      	nop
 80019a0:	200005a0 	.word	0x200005a0
 80019a4:	0007ffff 	.word	0x0007ffff
 80019a8:	40700000 	.word	0x40700000

080019ac <BME280_ReadHumidity>:
//------------------------------------------------
float BME280_ReadHumidity(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b088      	sub	sp, #32
 80019b0:	af00      	add	r7, sp, #0
  int32_t var1, var2, var3, var4, var5;
	BME280_ReadTemperature(); 	// must be done first to get t_fine
 80019b2:	f7ff fc5b 	bl	800126c <BME280_ReadTemperature>
	int32_t adc_H = BME280_ReadReg_BE_S16(BME280_REGISTER_HUMIDDATA);
 80019b6:	20fd      	movs	r0, #253	; 0xfd
 80019b8:	f7ff fc02 	bl	80011c0 <BME280_ReadReg_BE_S16>
 80019bc:	4603      	mov	r3, r0
 80019be:	61fb      	str	r3, [r7, #28]
	if (adc_H == 0x8000) {  	// value in case humidity measurement was disabled
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80019c6:	d102      	bne.n	80019ce <BME280_ReadHumidity+0x22>
		return NAN;
 80019c8:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001b1c <BME280_ReadHumidity+0x170>
 80019cc:	e09e      	b.n	8001b0c <BME280_ReadHumidity+0x160>
	}
	var1 = t_fine - ((int32_t)76800);
 80019ce:	4b54      	ldr	r3, [pc, #336]	; (8001b20 <BME280_ReadHumidity+0x174>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 80019d6:	61bb      	str	r3, [r7, #24]
	var2 = (int32_t)(adc_H * 16384);
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	039b      	lsls	r3, r3, #14
 80019dc:	617b      	str	r3, [r7, #20]
	var3 = (int32_t)(((int32_t)CalibData.dig_H4) * 1048576);
 80019de:	4b51      	ldr	r3, [pc, #324]	; (8001b24 <BME280_ReadHumidity+0x178>)
 80019e0:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80019e4:	051b      	lsls	r3, r3, #20
 80019e6:	613b      	str	r3, [r7, #16]
	var4 = ((int32_t)CalibData.dig_H5) * var1;
 80019e8:	4b4e      	ldr	r3, [pc, #312]	; (8001b24 <BME280_ReadHumidity+0x178>)
 80019ea:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80019ee:	461a      	mov	r2, r3
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	fb02 f303 	mul.w	r3, r2, r3
 80019f6:	60fb      	str	r3, [r7, #12]
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 80019f8:	697a      	ldr	r2, [r7, #20]
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	1ad2      	subs	r2, r2, r3
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	da02      	bge.n	8001a10 <BME280_ReadHumidity+0x64>
 8001a0a:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8001a0e:	337f      	adds	r3, #127	; 0x7f
 8001a10:	13db      	asrs	r3, r3, #15
 8001a12:	60bb      	str	r3, [r7, #8]
	var2 = (var1 * ((int32_t)CalibData.dig_H6)) / 1024;
 8001a14:	4b43      	ldr	r3, [pc, #268]	; (8001b24 <BME280_ReadHumidity+0x178>)
 8001a16:	f993 3022 	ldrsb.w	r3, [r3, #34]	; 0x22
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	fb02 f303 	mul.w	r3, r2, r3
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	da01      	bge.n	8001a2a <BME280_ReadHumidity+0x7e>
 8001a26:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8001a2a:	129b      	asrs	r3, r3, #10
 8001a2c:	617b      	str	r3, [r7, #20]
	var3 = (var1 * ((int32_t)CalibData.dig_H3)) / 2048;
 8001a2e:	4b3d      	ldr	r3, [pc, #244]	; (8001b24 <BME280_ReadHumidity+0x178>)
 8001a30:	7f1b      	ldrb	r3, [r3, #28]
 8001a32:	461a      	mov	r2, r3
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	fb02 f303 	mul.w	r3, r2, r3
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	da01      	bge.n	8001a42 <BME280_ReadHumidity+0x96>
 8001a3e:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8001a42:	12db      	asrs	r3, r3, #11
 8001a44:	613b      	str	r3, [r7, #16]
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001a4c:	697a      	ldr	r2, [r7, #20]
 8001a4e:	fb02 f303 	mul.w	r3, r2, r3
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	da01      	bge.n	8001a5a <BME280_ReadHumidity+0xae>
 8001a56:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8001a5a:	129b      	asrs	r3, r3, #10
 8001a5c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8001a60:	60fb      	str	r3, [r7, #12]
	var2 = ((var4 * ((int32_t)CalibData.dig_H2)) + 8192) / 16384;
 8001a62:	4b30      	ldr	r3, [pc, #192]	; (8001b24 <BME280_ReadHumidity+0x178>)
 8001a64:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001a68:	461a      	mov	r2, r3
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	fb02 f303 	mul.w	r3, r2, r3
 8001a70:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	da02      	bge.n	8001a7e <BME280_ReadHumidity+0xd2>
 8001a78:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8001a7c:	333f      	adds	r3, #63	; 0x3f
 8001a7e:	139b      	asrs	r3, r3, #14
 8001a80:	617b      	str	r3, [r7, #20]
	var3 = var5 * var2;
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	697a      	ldr	r2, [r7, #20]
 8001a86:	fb02 f303 	mul.w	r3, r2, r3
 8001a8a:	613b      	str	r3, [r7, #16]
	var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	da02      	bge.n	8001a98 <BME280_ReadHumidity+0xec>
 8001a92:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8001a96:	337f      	adds	r3, #127	; 0x7f
 8001a98:	13db      	asrs	r3, r3, #15
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	da02      	bge.n	8001aa8 <BME280_ReadHumidity+0xfc>
 8001aa2:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8001aa6:	337f      	adds	r3, #127	; 0x7f
 8001aa8:	13db      	asrs	r3, r3, #15
 8001aaa:	fb02 f303 	mul.w	r3, r2, r3
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	da00      	bge.n	8001ab4 <BME280_ReadHumidity+0x108>
 8001ab2:	337f      	adds	r3, #127	; 0x7f
 8001ab4:	11db      	asrs	r3, r3, #7
 8001ab6:	60fb      	str	r3, [r7, #12]
	var5 = var3 - ((var4 * ((int32_t)CalibData.dig_H1)) / 16);
 8001ab8:	4b1a      	ldr	r3, [pc, #104]	; (8001b24 <BME280_ReadHumidity+0x178>)
 8001aba:	7e1b      	ldrb	r3, [r3, #24]
 8001abc:	461a      	mov	r2, r3
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	fb02 f303 	mul.w	r3, r2, r3
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	da00      	bge.n	8001aca <BME280_ReadHumidity+0x11e>
 8001ac8:	330f      	adds	r3, #15
 8001aca:	111b      	asrs	r3, r3, #4
 8001acc:	425b      	negs	r3, r3
 8001ace:	461a      	mov	r2, r3
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	60bb      	str	r3, [r7, #8]
	var5 = (var5 < 0 ? 0 : var5);
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001adc:	60bb      	str	r3, [r7, #8]
	var5 = (var5 > 419430400 ? 419430400 : var5);
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8001ae4:	bfa8      	it	ge
 8001ae6:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8001aea:	60bb      	str	r3, [r7, #8]
	uint32_t H = (uint32_t)(var5 / 4096);
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	da01      	bge.n	8001af6 <BME280_ReadHumidity+0x14a>
 8001af2:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001af6:	131b      	asrs	r3, r3, #12
 8001af8:	607b      	str	r3, [r7, #4]
  return (float)H / 1024.0;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	ee07 3a90 	vmov	s15, r3
 8001b00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b04:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001b28 <BME280_ReadHumidity+0x17c>
 8001b08:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 8001b0c:	eef0 7a47 	vmov.f32	s15, s14
 8001b10:	eeb0 0a67 	vmov.f32	s0, s15
 8001b14:	3720      	adds	r7, #32
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	7fc00000 	.word	0x7fc00000
 8001b20:	200005c4 	.word	0x200005c4
 8001b24:	200005a0 	.word	0x200005a0
 8001b28:	44800000 	.word	0x44800000

08001b2c <BME280_Init>:

//------------------------------------------------
void BME280_Init(void)
{
 8001b2c:	b590      	push	{r4, r7, lr}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
  uint8_t value=0;
 8001b32:	2300      	movs	r3, #0
 8001b34:	71fb      	strb	r3, [r7, #7]
	value = BME280_ReadReg(BME280_REG_ID);
 8001b36:	20d0      	movs	r0, #208	; 0xd0
 8001b38:	f7ff fb10 	bl	800115c <BME280_ReadReg>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	71fb      	strb	r3, [r7, #7]
	if(value != BME280_ID)
 8001b40:	79fb      	ldrb	r3, [r7, #7]
 8001b42:	2b60      	cmp	r3, #96	; 0x60
 8001b44:	d002      	beq.n	8001b4c <BME280_Init+0x20>
	{
		Error();
 8001b46:	f7ff fa79 	bl	800103c <Error>
		return;
 8001b4a:	e0e3      	b.n	8001d14 <BME280_Init+0x1e8>
	}
	BME280_WriteReg(BME280_REG_SOFTRESET,BME280_SOFTRESET_VALUE);
 8001b4c:	21b6      	movs	r1, #182	; 0xb6
 8001b4e:	20e0      	movs	r0, #224	; 0xe0
 8001b50:	f7ff faf2 	bl	8001138 <BME280_WriteReg>
	while ((BME280_ReadReg(BME280_REGISTER_STATUS) & 0x09) & BME280_STATUS_IM_UPDATE) {} ;
 8001b54:	bf00      	nop
 8001b56:	20f3      	movs	r0, #243	; 0xf3
 8001b58:	f7ff fb00 	bl	800115c <BME280_ReadReg>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d1f7      	bne.n	8001b56 <BME280_Init+0x2a>
	BME280_ReadReg_U16(BME280_REGISTER_DIG_T1,&CalibData.dig_T1);
 8001b66:	496d      	ldr	r1, [pc, #436]	; (8001d1c <BME280_Init+0x1f0>)
 8001b68:	2088      	movs	r0, #136	; 0x88
 8001b6a:	f7ff fb08 	bl	800117e <BME280_ReadReg_U16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_T2,&CalibData.dig_T2);
 8001b6e:	496c      	ldr	r1, [pc, #432]	; (8001d20 <BME280_Init+0x1f4>)
 8001b70:	208a      	movs	r0, #138	; 0x8a
 8001b72:	f7ff fb14 	bl	800119e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_T3,&CalibData.dig_T3);
 8001b76:	496b      	ldr	r1, [pc, #428]	; (8001d24 <BME280_Init+0x1f8>)
 8001b78:	208c      	movs	r0, #140	; 0x8c
 8001b7a:	f7ff fb10 	bl	800119e <BME280_ReadReg_S16>
	BME280_ReadReg_U16(BME280_REGISTER_DIG_P1,&CalibData.dig_P1);
 8001b7e:	496a      	ldr	r1, [pc, #424]	; (8001d28 <BME280_Init+0x1fc>)
 8001b80:	208e      	movs	r0, #142	; 0x8e
 8001b82:	f7ff fafc 	bl	800117e <BME280_ReadReg_U16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P2,&CalibData.dig_P2);
 8001b86:	4969      	ldr	r1, [pc, #420]	; (8001d2c <BME280_Init+0x200>)
 8001b88:	2090      	movs	r0, #144	; 0x90
 8001b8a:	f7ff fb08 	bl	800119e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P3,&CalibData.dig_P3);
 8001b8e:	4968      	ldr	r1, [pc, #416]	; (8001d30 <BME280_Init+0x204>)
 8001b90:	2092      	movs	r0, #146	; 0x92
 8001b92:	f7ff fb04 	bl	800119e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P4,&CalibData.dig_P4);
 8001b96:	4967      	ldr	r1, [pc, #412]	; (8001d34 <BME280_Init+0x208>)
 8001b98:	2094      	movs	r0, #148	; 0x94
 8001b9a:	f7ff fb00 	bl	800119e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P5,&CalibData.dig_P5);
 8001b9e:	4966      	ldr	r1, [pc, #408]	; (8001d38 <BME280_Init+0x20c>)
 8001ba0:	2096      	movs	r0, #150	; 0x96
 8001ba2:	f7ff fafc 	bl	800119e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P6,&CalibData.dig_P6);
 8001ba6:	4965      	ldr	r1, [pc, #404]	; (8001d3c <BME280_Init+0x210>)
 8001ba8:	2098      	movs	r0, #152	; 0x98
 8001baa:	f7ff faf8 	bl	800119e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P7,&CalibData.dig_P7);
 8001bae:	4964      	ldr	r1, [pc, #400]	; (8001d40 <BME280_Init+0x214>)
 8001bb0:	209a      	movs	r0, #154	; 0x9a
 8001bb2:	f7ff faf4 	bl	800119e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P8,&CalibData.dig_P8);
 8001bb6:	4963      	ldr	r1, [pc, #396]	; (8001d44 <BME280_Init+0x218>)
 8001bb8:	209c      	movs	r0, #156	; 0x9c
 8001bba:	f7ff faf0 	bl	800119e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P9,&CalibData.dig_P9);
 8001bbe:	4962      	ldr	r1, [pc, #392]	; (8001d48 <BME280_Init+0x21c>)
 8001bc0:	209e      	movs	r0, #158	; 0x9e
 8001bc2:	f7ff faec 	bl	800119e <BME280_ReadReg_S16>
	CalibData.dig_H1 = BME280_ReadReg(BME280_REGISTER_DIG_H1);
 8001bc6:	20a1      	movs	r0, #161	; 0xa1
 8001bc8:	f7ff fac8 	bl	800115c <BME280_ReadReg>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	461a      	mov	r2, r3
 8001bd0:	4b52      	ldr	r3, [pc, #328]	; (8001d1c <BME280_Init+0x1f0>)
 8001bd2:	761a      	strb	r2, [r3, #24]
	BME280_ReadReg_S16(BME280_REGISTER_DIG_H2,&CalibData.dig_H2);
 8001bd4:	495d      	ldr	r1, [pc, #372]	; (8001d4c <BME280_Init+0x220>)
 8001bd6:	20e1      	movs	r0, #225	; 0xe1
 8001bd8:	f7ff fae1 	bl	800119e <BME280_ReadReg_S16>
	CalibData.dig_H3 = BME280_ReadReg(BME280_REGISTER_DIG_H3);
 8001bdc:	20e3      	movs	r0, #227	; 0xe3
 8001bde:	f7ff fabd 	bl	800115c <BME280_ReadReg>
 8001be2:	4603      	mov	r3, r0
 8001be4:	461a      	mov	r2, r3
 8001be6:	4b4d      	ldr	r3, [pc, #308]	; (8001d1c <BME280_Init+0x1f0>)
 8001be8:	771a      	strb	r2, [r3, #28]
	CalibData.dig_H4 = (BME280_ReadReg(BME280_REGISTER_DIG_H4) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H4 + 1) & 0xF);
 8001bea:	20e4      	movs	r0, #228	; 0xe4
 8001bec:	f7ff fab6 	bl	800115c <BME280_ReadReg>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	011b      	lsls	r3, r3, #4
 8001bf4:	b21c      	sxth	r4, r3
 8001bf6:	20e5      	movs	r0, #229	; 0xe5
 8001bf8:	f7ff fab0 	bl	800115c <BME280_ReadReg>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	b21b      	sxth	r3, r3
 8001c00:	f003 030f 	and.w	r3, r3, #15
 8001c04:	b21b      	sxth	r3, r3
 8001c06:	4323      	orrs	r3, r4
 8001c08:	b21a      	sxth	r2, r3
 8001c0a:	4b44      	ldr	r3, [pc, #272]	; (8001d1c <BME280_Init+0x1f0>)
 8001c0c:	83da      	strh	r2, [r3, #30]
	CalibData.dig_H5 = (BME280_ReadReg(BME280_REGISTER_DIG_H5 + 1) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H5) >> 4);
 8001c0e:	20e6      	movs	r0, #230	; 0xe6
 8001c10:	f7ff faa4 	bl	800115c <BME280_ReadReg>
 8001c14:	4603      	mov	r3, r0
 8001c16:	011b      	lsls	r3, r3, #4
 8001c18:	b21c      	sxth	r4, r3
 8001c1a:	20e5      	movs	r0, #229	; 0xe5
 8001c1c:	f7ff fa9e 	bl	800115c <BME280_ReadReg>
 8001c20:	4603      	mov	r3, r0
 8001c22:	091b      	lsrs	r3, r3, #4
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	b21b      	sxth	r3, r3
 8001c28:	4323      	orrs	r3, r4
 8001c2a:	b21a      	sxth	r2, r3
 8001c2c:	4b3b      	ldr	r3, [pc, #236]	; (8001d1c <BME280_Init+0x1f0>)
 8001c2e:	841a      	strh	r2, [r3, #32]
	CalibData.dig_H6 = (int8_t)BME280_ReadReg(BME280_REGISTER_DIG_H6);
 8001c30:	20e7      	movs	r0, #231	; 0xe7
 8001c32:	f7ff fa93 	bl	800115c <BME280_ReadReg>
 8001c36:	4603      	mov	r3, r0
 8001c38:	b25a      	sxtb	r2, r3
 8001c3a:	4b38      	ldr	r3, [pc, #224]	; (8001d1c <BME280_Init+0x1f0>)
 8001c3c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

	uint8_t reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_STBY_MSK;
 8001c40:	20f5      	movs	r0, #245	; 0xf5
 8001c42:	f7ff fa8b 	bl	800115c <BME280_ReadReg>
 8001c46:	4603      	mov	r3, r0
 8001c48:	f003 031f 	and.w	r3, r3, #31
 8001c4c:	71bb      	strb	r3, [r7, #6]
	reg |= BME280_STBY_1000 & BME280_STBY_MSK;
 8001c4e:	79bb      	ldrb	r3, [r7, #6]
 8001c50:	f063 035f 	orn	r3, r3, #95	; 0x5f
 8001c54:	71bb      	strb	r3, [r7, #6]
	BME280_WriteReg(BME280_REG_CONFIG, reg);
 8001c56:	79bb      	ldrb	r3, [r7, #6]
 8001c58:	4619      	mov	r1, r3
 8001c5a:	20f5      	movs	r0, #245	; 0xf5
 8001c5c:	f7ff fa6c 	bl	8001138 <BME280_WriteReg>

	reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_FILTER_MSK;
 8001c60:	20f5      	movs	r0, #245	; 0xf5
 8001c62:	f7ff fa7b 	bl	800115c <BME280_ReadReg>
 8001c66:	4603      	mov	r3, r0
 8001c68:	f023 031c 	bic.w	r3, r3, #28
 8001c6c:	71bb      	strb	r3, [r7, #6]
	reg |= BME280_FILTER_4 & BME280_FILTER_MSK;
 8001c6e:	79bb      	ldrb	r3, [r7, #6]
 8001c70:	f043 0308 	orr.w	r3, r3, #8
 8001c74:	71bb      	strb	r3, [r7, #6]
	BME280_WriteReg(BME280_REG_CONFIG, reg);
 8001c76:	79bb      	ldrb	r3, [r7, #6]
 8001c78:	4619      	mov	r1, r3
 8001c7a:	20f5      	movs	r0, #245	; 0xf5
 8001c7c:	f7ff fa5c 	bl	8001138 <BME280_WriteReg>

	reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_T_MSK;
 8001c80:	20f4      	movs	r0, #244	; 0xf4
 8001c82:	f7ff fa6b 	bl	800115c <BME280_ReadReg>
 8001c86:	4603      	mov	r3, r0
 8001c88:	f003 031f 	and.w	r3, r3, #31
 8001c8c:	71bb      	strb	r3, [r7, #6]
	reg |= BME280_OSRS_T_x4 & BME280_OSRS_T_MSK;
 8001c8e:	79bb      	ldrb	r3, [r7, #6]
 8001c90:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001c94:	71bb      	strb	r3, [r7, #6]
	BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001c96:	79bb      	ldrb	r3, [r7, #6]
 8001c98:	4619      	mov	r1, r3
 8001c9a:	20f4      	movs	r0, #244	; 0xf4
 8001c9c:	f7ff fa4c 	bl	8001138 <BME280_WriteReg>

	reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_P_MSK;
 8001ca0:	20f4      	movs	r0, #244	; 0xf4
 8001ca2:	f7ff fa5b 	bl	800115c <BME280_ReadReg>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	f023 031c 	bic.w	r3, r3, #28
 8001cac:	71bb      	strb	r3, [r7, #6]
	reg |= BME280_OSRS_P_x4 & BME280_OSRS_P_MSK;
 8001cae:	79bb      	ldrb	r3, [r7, #6]
 8001cb0:	f043 030c 	orr.w	r3, r3, #12
 8001cb4:	71bb      	strb	r3, [r7, #6]
	BME280_WriteReg(BME280_REG_CTRL_MEAS, reg);
 8001cb6:	79bb      	ldrb	r3, [r7, #6]
 8001cb8:	4619      	mov	r1, r3
 8001cba:	20f4      	movs	r0, #244	; 0xf4
 8001cbc:	f7ff fa3c 	bl	8001138 <BME280_WriteReg>

	reg = BME280_ReadReg(BME280_REG_CTRL_HUM) & ~BME280_OSRS_H_MSK;
 8001cc0:	20f2      	movs	r0, #242	; 0xf2
 8001cc2:	f7ff fa4b 	bl	800115c <BME280_ReadReg>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	f023 0307 	bic.w	r3, r3, #7
 8001ccc:	71bb      	strb	r3, [r7, #6]
	reg |= BME280_OSRS_H_x4 & BME280_OSRS_H_MSK;
 8001cce:	79bb      	ldrb	r3, [r7, #6]
 8001cd0:	f043 0303 	orr.w	r3, r3, #3
 8001cd4:	71bb      	strb	r3, [r7, #6]
	BME280_WriteReg(BME280_REG_CTRL_HUM,reg);
 8001cd6:	79bb      	ldrb	r3, [r7, #6]
 8001cd8:	4619      	mov	r1, r3
 8001cda:	20f2      	movs	r0, #242	; 0xf2
 8001cdc:	f7ff fa2c 	bl	8001138 <BME280_WriteReg>
	reg = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 8001ce0:	20f4      	movs	r0, #244	; 0xf4
 8001ce2:	f7ff fa3b 	bl	800115c <BME280_ReadReg>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	71bb      	strb	r3, [r7, #6]
	BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001cea:	79bb      	ldrb	r3, [r7, #6]
 8001cec:	4619      	mov	r1, r3
 8001cee:	20f4      	movs	r0, #244	; 0xf4
 8001cf0:	f7ff fa22 	bl	8001138 <BME280_WriteReg>

	reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_MODE_MSK;
 8001cf4:	20f4      	movs	r0, #244	; 0xf4
 8001cf6:	f7ff fa31 	bl	800115c <BME280_ReadReg>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	f023 0303 	bic.w	r3, r3, #3
 8001d00:	71bb      	strb	r3, [r7, #6]
	reg |= BME280_MODE_NORMAL & BME280_MODE_MSK;
 8001d02:	79bb      	ldrb	r3, [r7, #6]
 8001d04:	f043 0303 	orr.w	r3, r3, #3
 8001d08:	71bb      	strb	r3, [r7, #6]
	BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001d0a:	79bb      	ldrb	r3, [r7, #6]
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	20f4      	movs	r0, #244	; 0xf4
 8001d10:	f7ff fa12 	bl	8001138 <BME280_WriteReg>
}
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd90      	pop	{r4, r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	200005a0 	.word	0x200005a0
 8001d20:	200005a2 	.word	0x200005a2
 8001d24:	200005a4 	.word	0x200005a4
 8001d28:	200005a6 	.word	0x200005a6
 8001d2c:	200005a8 	.word	0x200005a8
 8001d30:	200005aa 	.word	0x200005aa
 8001d34:	200005ac 	.word	0x200005ac
 8001d38:	200005ae 	.word	0x200005ae
 8001d3c:	200005b0 	.word	0x200005b0
 8001d40:	200005b2 	.word	0x200005b2
 8001d44:	200005b4 	.word	0x200005b4
 8001d48:	200005b6 	.word	0x200005b6
 8001d4c:	200005ba 	.word	0x200005ba

08001d50 <c_FFTImplementationCallback_doH>:
 * Arguments    : const double x[1024]
 *                creal_T y[1024]
 * Return Type  : void
 */
void c_FFTImplementationCallback_doH(const float x[1024], creal_T y[1024])
{
 8001d50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d54:	b095      	sub	sp, #84	; 0x54
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
 8001d5a:	6039      	str	r1, [r7, #0]
  int iDelta;
  int iDelta2;
  int iheight;
  int j;
  int k;
  for (i = 0; i < 512; i++) {
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001d60:	e02c      	b.n	8001dbc <c_FFTImplementationCallback_doH+0x6c>
    iDelta = i << 1;
 8001d62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	64bb      	str	r3, [r7, #72]	; 0x48
    iDelta2 = bitrevIndex[i] - 1;
 8001d68:	4aa7      	ldr	r2, [pc, #668]	; (8002008 <c_FFTImplementationCallback_doH+0x2b8>)
 8001d6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d6c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001d70:	3b01      	subs	r3, #1
 8001d72:	647b      	str	r3, [r7, #68]	; 0x44
    y[iDelta2].re = x[iDelta];
 8001d74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	6819      	ldr	r1, [r3, #0]
 8001d7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d80:	011b      	lsls	r3, r3, #4
 8001d82:	683a      	ldr	r2, [r7, #0]
 8001d84:	18d4      	adds	r4, r2, r3
 8001d86:	4608      	mov	r0, r1
 8001d88:	f7fe fc06 	bl	8000598 <__aeabi_f2d>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	460b      	mov	r3, r1
 8001d90:	e9c4 2300 	strd	r2, r3, [r4]
    y[iDelta2].im = x[iDelta + 1];
 8001d94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d96:	3301      	adds	r3, #1
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	4413      	add	r3, r2
 8001d9e:	6819      	ldr	r1, [r3, #0]
 8001da0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001da2:	011b      	lsls	r3, r3, #4
 8001da4:	683a      	ldr	r2, [r7, #0]
 8001da6:	18d4      	adds	r4, r2, r3
 8001da8:	4608      	mov	r0, r1
 8001daa:	f7fe fbf5 	bl	8000598 <__aeabi_f2d>
 8001dae:	4602      	mov	r2, r0
 8001db0:	460b      	mov	r3, r1
 8001db2:	e9c4 2302 	strd	r2, r3, [r4, #8]
  for (i = 0; i < 512; i++) {
 8001db6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001db8:	3301      	adds	r3, #1
 8001dba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001dbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001dbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001dc2:	dbce      	blt.n	8001d62 <c_FFTImplementationCallback_doH+0x12>
  }
  for (i = 0; i <= 510; i += 2) {
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001dc8:	e086      	b.n	8001ed8 <c_FFTImplementationCallback_doH+0x188>
    re = y[i + 1].re;
 8001dca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001dcc:	3301      	adds	r3, #1
 8001dce:	011b      	lsls	r3, r3, #4
 8001dd0:	683a      	ldr	r2, [r7, #0]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd8:	4610      	mov	r0, r2
 8001dda:	4619      	mov	r1, r3
 8001ddc:	f7fe ff0c 	bl	8000bf8 <__aeabi_d2f>
 8001de0:	4603      	mov	r3, r0
 8001de2:	62fb      	str	r3, [r7, #44]	; 0x2c
    im = y[i + 1].im;
 8001de4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001de6:	3301      	adds	r3, #1
 8001de8:	011b      	lsls	r3, r3, #4
 8001dea:	683a      	ldr	r2, [r7, #0]
 8001dec:	4413      	add	r3, r2
 8001dee:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001df2:	4610      	mov	r0, r2
 8001df4:	4619      	mov	r1, r3
 8001df6:	f7fe feff 	bl	8000bf8 <__aeabi_d2f>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	62bb      	str	r3, [r7, #40]	; 0x28
    temp_re = re;
 8001dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e00:	627b      	str	r3, [r7, #36]	; 0x24
    temp_im = im;
 8001e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e04:	613b      	str	r3, [r7, #16]
    b_re = y[i].re;
 8001e06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e08:	011b      	lsls	r3, r3, #4
 8001e0a:	683a      	ldr	r2, [r7, #0]
 8001e0c:	4413      	add	r3, r2
 8001e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e12:	4610      	mov	r0, r2
 8001e14:	4619      	mov	r1, r3
 8001e16:	f7fe feef 	bl	8000bf8 <__aeabi_d2f>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	623b      	str	r3, [r7, #32]
    b_im = y[i].im;
 8001e1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e20:	011b      	lsls	r3, r3, #4
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	4413      	add	r3, r2
 8001e26:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001e2a:	4610      	mov	r0, r2
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	f7fe fee3 	bl	8000bf8 <__aeabi_d2f>
 8001e32:	4603      	mov	r3, r0
 8001e34:	617b      	str	r3, [r7, #20]
    re = b_re - re;
 8001e36:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e3a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001e3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e42:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    im = b_im - im;
 8001e46:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e4a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001e4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e52:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    y[i + 1].re = re;
 8001e56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e58:	3301      	adds	r3, #1
 8001e5a:	011b      	lsls	r3, r3, #4
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	18d4      	adds	r4, r2, r3
 8001e60:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001e62:	f7fe fb99 	bl	8000598 <__aeabi_f2d>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	e9c4 2300 	strd	r2, r3, [r4]
    y[i + 1].im = im;
 8001e6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e70:	3301      	adds	r3, #1
 8001e72:	011b      	lsls	r3, r3, #4
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	18d4      	adds	r4, r2, r3
 8001e78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e7a:	f7fe fb8d 	bl	8000598 <__aeabi_f2d>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	e9c4 2302 	strd	r2, r3, [r4, #8]
    b_re += temp_re;
 8001e86:	ed97 7a08 	vldr	s14, [r7, #32]
 8001e8a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001e8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e92:	edc7 7a08 	vstr	s15, [r7, #32]
    b_im += temp_im;
 8001e96:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e9a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ea2:	edc7 7a05 	vstr	s15, [r7, #20]
    y[i].re = b_re;
 8001ea6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ea8:	011b      	lsls	r3, r3, #4
 8001eaa:	683a      	ldr	r2, [r7, #0]
 8001eac:	18d4      	adds	r4, r2, r3
 8001eae:	6a38      	ldr	r0, [r7, #32]
 8001eb0:	f7fe fb72 	bl	8000598 <__aeabi_f2d>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	e9c4 2300 	strd	r2, r3, [r4]
    y[i].im = b_im;
 8001ebc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ebe:	011b      	lsls	r3, r3, #4
 8001ec0:	683a      	ldr	r2, [r7, #0]
 8001ec2:	18d4      	adds	r4, r2, r3
 8001ec4:	6978      	ldr	r0, [r7, #20]
 8001ec6:	f7fe fb67 	bl	8000598 <__aeabi_f2d>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	460b      	mov	r3, r1
 8001ece:	e9c4 2302 	strd	r2, r3, [r4, #8]
  for (i = 0; i <= 510; i += 2) {
 8001ed2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001ed4:	3302      	adds	r3, #2
 8001ed6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ed8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001eda:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8001ede:	f77f af74 	ble.w	8001dca <c_FFTImplementationCallback_doH+0x7a>
  }
  iDelta = 2;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	64bb      	str	r3, [r7, #72]	; 0x48
  iDelta2 = 4;
 8001ee6:	2304      	movs	r3, #4
 8001ee8:	647b      	str	r3, [r7, #68]	; 0x44
  k = 128;
 8001eea:	2380      	movs	r3, #128	; 0x80
 8001eec:	63bb      	str	r3, [r7, #56]	; 0x38
  iheight = 509;
 8001eee:	f240 13fd 	movw	r3, #509	; 0x1fd
 8001ef2:	643b      	str	r3, [r7, #64]	; 0x40
  while (k > 0) {
 8001ef4:	e157      	b.n	80021a6 <c_FFTImplementationCallback_doH+0x456>
    int b_temp_re_tmp;
    int istart;
    for (i = 0; i < iheight; i += iDelta2) {
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001efa:	e07b      	b.n	8001ff4 <c_FFTImplementationCallback_doH+0x2a4>
      b_temp_re_tmp = i + iDelta;
 8001efc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001efe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f00:	4413      	add	r3, r2
 8001f02:	60bb      	str	r3, [r7, #8]
      temp_re = y[b_temp_re_tmp].re;
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	011b      	lsls	r3, r3, #4
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f10:	4610      	mov	r0, r2
 8001f12:	4619      	mov	r1, r3
 8001f14:	f7fe fe70 	bl	8000bf8 <__aeabi_d2f>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	627b      	str	r3, [r7, #36]	; 0x24
      temp_im = y[b_temp_re_tmp].im;
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	011b      	lsls	r3, r3, #4
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	4413      	add	r3, r2
 8001f24:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001f28:	4610      	mov	r0, r2
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	f7fe fe64 	bl	8000bf8 <__aeabi_d2f>
 8001f30:	4603      	mov	r3, r0
 8001f32:	613b      	str	r3, [r7, #16]
      y[b_temp_re_tmp].re = y[i].re - temp_re;
 8001f34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f36:	011b      	lsls	r3, r3, #4
 8001f38:	683a      	ldr	r2, [r7, #0]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001f40:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001f42:	f7fe fb29 	bl	8000598 <__aeabi_f2d>
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	68b9      	ldr	r1, [r7, #8]
 8001f4c:	0109      	lsls	r1, r1, #4
 8001f4e:	6838      	ldr	r0, [r7, #0]
 8001f50:	1846      	adds	r6, r0, r1
 8001f52:	4620      	mov	r0, r4
 8001f54:	4629      	mov	r1, r5
 8001f56:	f7fe f9bf 	bl	80002d8 <__aeabi_dsub>
 8001f5a:	4602      	mov	r2, r0
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	e9c6 2300 	strd	r2, r3, [r6]
      y[b_temp_re_tmp].im = y[i].im - temp_im;
 8001f62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f64:	011b      	lsls	r3, r3, #4
 8001f66:	683a      	ldr	r2, [r7, #0]
 8001f68:	4413      	add	r3, r2
 8001f6a:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8001f6e:	6938      	ldr	r0, [r7, #16]
 8001f70:	f7fe fb12 	bl	8000598 <__aeabi_f2d>
 8001f74:	4602      	mov	r2, r0
 8001f76:	460b      	mov	r3, r1
 8001f78:	68b9      	ldr	r1, [r7, #8]
 8001f7a:	0109      	lsls	r1, r1, #4
 8001f7c:	6838      	ldr	r0, [r7, #0]
 8001f7e:	1846      	adds	r6, r0, r1
 8001f80:	4620      	mov	r0, r4
 8001f82:	4629      	mov	r1, r5
 8001f84:	f7fe f9a8 	bl	80002d8 <__aeabi_dsub>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	e9c6 2302 	strd	r2, r3, [r6, #8]
      y[i].re += temp_re;
 8001f90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001f92:	011b      	lsls	r3, r3, #4
 8001f94:	683a      	ldr	r2, [r7, #0]
 8001f96:	4413      	add	r3, r2
 8001f98:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001f9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001f9e:	f7fe fafb 	bl	8000598 <__aeabi_f2d>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001fa8:	0109      	lsls	r1, r1, #4
 8001faa:	6838      	ldr	r0, [r7, #0]
 8001fac:	1846      	adds	r6, r0, r1
 8001fae:	4620      	mov	r0, r4
 8001fb0:	4629      	mov	r1, r5
 8001fb2:	f7fe f993 	bl	80002dc <__adddf3>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	460b      	mov	r3, r1
 8001fba:	e9c6 2300 	strd	r2, r3, [r6]
      y[i].im += temp_im;
 8001fbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001fc0:	011b      	lsls	r3, r3, #4
 8001fc2:	683a      	ldr	r2, [r7, #0]
 8001fc4:	4413      	add	r3, r2
 8001fc6:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8001fca:	6938      	ldr	r0, [r7, #16]
 8001fcc:	f7fe fae4 	bl	8000598 <__aeabi_f2d>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8001fd6:	0109      	lsls	r1, r1, #4
 8001fd8:	6838      	ldr	r0, [r7, #0]
 8001fda:	1846      	adds	r6, r0, r1
 8001fdc:	4620      	mov	r0, r4
 8001fde:	4629      	mov	r1, r5
 8001fe0:	f7fe f97c 	bl	80002dc <__adddf3>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	e9c6 2302 	strd	r2, r3, [r6, #8]
    for (i = 0; i < iheight; i += iDelta2) {
 8001fec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001fee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ff0:	4413      	add	r3, r2
 8001ff2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ff4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001ff6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	f6ff af7f 	blt.w	8001efc <c_FFTImplementationCallback_doH+0x1ac>
    }
    istart = 1;
 8001ffe:	2301      	movs	r3, #1
 8002000:	637b      	str	r3, [r7, #52]	; 0x34
    for (j = k; j < 256; j += k) {
 8002002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002004:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002006:	e0bc      	b.n	8002182 <c_FFTImplementationCallback_doH+0x432>
 8002008:	08014c08 	.word	0x08014c08
      int ihi;
      temp2_re = dv[j];
 800200c:	4aa9      	ldr	r2, [pc, #676]	; (80022b4 <c_FFTImplementationCallback_doH+0x564>)
 800200e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002010:	009b      	lsls	r3, r3, #2
 8002012:	4413      	add	r3, r2
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	61fb      	str	r3, [r7, #28]
      temp2_im = dv1[j];
 8002018:	4aa7      	ldr	r2, [pc, #668]	; (80022b8 <c_FFTImplementationCallback_doH+0x568>)
 800201a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	4413      	add	r3, r2
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	61bb      	str	r3, [r7, #24]
      i = istart;
 8002024:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002026:	64fb      	str	r3, [r7, #76]	; 0x4c
      ihi = istart + iheight;
 8002028:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800202a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800202c:	4413      	add	r3, r2
 800202e:	60fb      	str	r3, [r7, #12]
      while (i < ihi) {
 8002030:	e09b      	b.n	800216a <c_FFTImplementationCallback_doH+0x41a>
        b_temp_re_tmp = i + iDelta;
 8002032:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002034:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002036:	4413      	add	r3, r2
 8002038:	60bb      	str	r3, [r7, #8]
        temp_re_tmp = y[b_temp_re_tmp].im;
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	011b      	lsls	r3, r3, #4
 800203e:	683a      	ldr	r2, [r7, #0]
 8002040:	4413      	add	r3, r2
 8002042:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002046:	4610      	mov	r0, r2
 8002048:	4619      	mov	r1, r3
 800204a:	f7fe fdd5 	bl	8000bf8 <__aeabi_d2f>
 800204e:	4603      	mov	r3, r0
 8002050:	633b      	str	r3, [r7, #48]	; 0x30
        im = y[b_temp_re_tmp].re;
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	011b      	lsls	r3, r3, #4
 8002056:	683a      	ldr	r2, [r7, #0]
 8002058:	4413      	add	r3, r2
 800205a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800205e:	4610      	mov	r0, r2
 8002060:	4619      	mov	r1, r3
 8002062:	f7fe fdc9 	bl	8000bf8 <__aeabi_d2f>
 8002066:	4603      	mov	r3, r0
 8002068:	62bb      	str	r3, [r7, #40]	; 0x28
        temp_re = temp2_re * im - temp2_im * temp_re_tmp;
 800206a:	ed97 7a07 	vldr	s14, [r7, #28]
 800206e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002072:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002076:	edd7 6a06 	vldr	s13, [r7, #24]
 800207a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800207e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002082:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002086:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
        temp_im = temp2_re * temp_re_tmp + temp2_im * im;
 800208a:	ed97 7a07 	vldr	s14, [r7, #28]
 800208e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002092:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002096:	edd7 6a06 	vldr	s13, [r7, #24]
 800209a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800209e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020a6:	edc7 7a04 	vstr	s15, [r7, #16]
        y[b_temp_re_tmp].re = y[i].re - temp_re;
 80020aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80020ac:	011b      	lsls	r3, r3, #4
 80020ae:	683a      	ldr	r2, [r7, #0]
 80020b0:	4413      	add	r3, r2
 80020b2:	e9d3 4500 	ldrd	r4, r5, [r3]
 80020b6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80020b8:	f7fe fa6e 	bl	8000598 <__aeabi_f2d>
 80020bc:	4602      	mov	r2, r0
 80020be:	460b      	mov	r3, r1
 80020c0:	68b9      	ldr	r1, [r7, #8]
 80020c2:	0109      	lsls	r1, r1, #4
 80020c4:	6838      	ldr	r0, [r7, #0]
 80020c6:	1846      	adds	r6, r0, r1
 80020c8:	4620      	mov	r0, r4
 80020ca:	4629      	mov	r1, r5
 80020cc:	f7fe f904 	bl	80002d8 <__aeabi_dsub>
 80020d0:	4602      	mov	r2, r0
 80020d2:	460b      	mov	r3, r1
 80020d4:	e9c6 2300 	strd	r2, r3, [r6]
        y[b_temp_re_tmp].im = y[i].im - temp_im;
 80020d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80020da:	011b      	lsls	r3, r3, #4
 80020dc:	683a      	ldr	r2, [r7, #0]
 80020de:	4413      	add	r3, r2
 80020e0:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 80020e4:	6938      	ldr	r0, [r7, #16]
 80020e6:	f7fe fa57 	bl	8000598 <__aeabi_f2d>
 80020ea:	4602      	mov	r2, r0
 80020ec:	460b      	mov	r3, r1
 80020ee:	68b9      	ldr	r1, [r7, #8]
 80020f0:	0109      	lsls	r1, r1, #4
 80020f2:	6838      	ldr	r0, [r7, #0]
 80020f4:	1846      	adds	r6, r0, r1
 80020f6:	4620      	mov	r0, r4
 80020f8:	4629      	mov	r1, r5
 80020fa:	f7fe f8ed 	bl	80002d8 <__aeabi_dsub>
 80020fe:	4602      	mov	r2, r0
 8002100:	460b      	mov	r3, r1
 8002102:	e9c6 2302 	strd	r2, r3, [r6, #8]
        y[i].re += temp_re;
 8002106:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002108:	011b      	lsls	r3, r3, #4
 800210a:	683a      	ldr	r2, [r7, #0]
 800210c:	4413      	add	r3, r2
 800210e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002112:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002114:	f7fe fa40 	bl	8000598 <__aeabi_f2d>
 8002118:	4602      	mov	r2, r0
 800211a:	460b      	mov	r3, r1
 800211c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800211e:	0109      	lsls	r1, r1, #4
 8002120:	6838      	ldr	r0, [r7, #0]
 8002122:	1846      	adds	r6, r0, r1
 8002124:	4620      	mov	r0, r4
 8002126:	4629      	mov	r1, r5
 8002128:	f7fe f8d8 	bl	80002dc <__adddf3>
 800212c:	4602      	mov	r2, r0
 800212e:	460b      	mov	r3, r1
 8002130:	e9c6 2300 	strd	r2, r3, [r6]
        y[i].im += temp_im;
 8002134:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002136:	011b      	lsls	r3, r3, #4
 8002138:	683a      	ldr	r2, [r7, #0]
 800213a:	4413      	add	r3, r2
 800213c:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8002140:	6938      	ldr	r0, [r7, #16]
 8002142:	f7fe fa29 	bl	8000598 <__aeabi_f2d>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800214c:	0109      	lsls	r1, r1, #4
 800214e:	6838      	ldr	r0, [r7, #0]
 8002150:	1846      	adds	r6, r0, r1
 8002152:	4620      	mov	r0, r4
 8002154:	4629      	mov	r1, r5
 8002156:	f7fe f8c1 	bl	80002dc <__adddf3>
 800215a:	4602      	mov	r2, r0
 800215c:	460b      	mov	r3, r1
 800215e:	e9c6 2302 	strd	r2, r3, [r6, #8]
        i += iDelta2;
 8002162:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002164:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002166:	4413      	add	r3, r2
 8002168:	64fb      	str	r3, [r7, #76]	; 0x4c
      while (i < ihi) {
 800216a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	429a      	cmp	r2, r3
 8002170:	f6ff af5f 	blt.w	8002032 <c_FFTImplementationCallback_doH+0x2e2>
      }
      istart++;
 8002174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002176:	3301      	adds	r3, #1
 8002178:	637b      	str	r3, [r7, #52]	; 0x34
    for (j = k; j < 256; j += k) {
 800217a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800217c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800217e:	4413      	add	r3, r2
 8002180:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002182:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002184:	2bff      	cmp	r3, #255	; 0xff
 8002186:	f77f af41 	ble.w	800200c <c_FFTImplementationCallback_doH+0x2bc>
    }
    k /= 2;
 800218a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800218c:	0fda      	lsrs	r2, r3, #31
 800218e:	4413      	add	r3, r2
 8002190:	105b      	asrs	r3, r3, #1
 8002192:	63bb      	str	r3, [r7, #56]	; 0x38
    iDelta = iDelta2;
 8002194:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002196:	64bb      	str	r3, [r7, #72]	; 0x48
    iDelta2 += iDelta2;
 8002198:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	647b      	str	r3, [r7, #68]	; 0x44
    iheight -= iDelta;
 800219e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80021a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	643b      	str	r3, [r7, #64]	; 0x40
  while (k > 0) {
 80021a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	f73f aea4 	bgt.w	8001ef6 <c_FFTImplementationCallback_doH+0x1a6>
  }
  temp_re_tmp = y[0].re;
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b4:	4610      	mov	r0, r2
 80021b6:	4619      	mov	r1, r3
 80021b8:	f7fe fd1e 	bl	8000bf8 <__aeabi_d2f>
 80021bc:	4603      	mov	r3, r0
 80021be:	633b      	str	r3, [r7, #48]	; 0x30
  re = y[0].im;
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80021c6:	4610      	mov	r0, r2
 80021c8:	4619      	mov	r1, r3
 80021ca:	f7fe fd15 	bl	8000bf8 <__aeabi_d2f>
 80021ce:	4603      	mov	r3, r0
 80021d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  y[0].re = 0.5 * ((temp_re_tmp - (-re)) + (temp_re_tmp - (-re)));
 80021d2:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80021d6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80021da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021de:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80021e2:	ee17 0a90 	vmov	r0, s15
 80021e6:	f7fe f9d7 	bl	8000598 <__aeabi_f2d>
 80021ea:	f04f 0200 	mov.w	r2, #0
 80021ee:	4b33      	ldr	r3, [pc, #204]	; (80022bc <c_FFTImplementationCallback_doH+0x56c>)
 80021f0:	f7fe fa2a 	bl	8000648 <__aeabi_dmul>
 80021f4:	4602      	mov	r2, r0
 80021f6:	460b      	mov	r3, r1
 80021f8:	6839      	ldr	r1, [r7, #0]
 80021fa:	e9c1 2300 	strd	r2, r3, [r1]
  y[0].im = 0.5 * ((-temp_re_tmp + re) + (temp_re_tmp - re));
 80021fe:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002202:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002206:	ee37 7a67 	vsub.f32	s14, s14, s15
 800220a:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800220e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002212:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002216:	ee77 7a27 	vadd.f32	s15, s14, s15
 800221a:	ee17 0a90 	vmov	r0, s15
 800221e:	f7fe f9bb 	bl	8000598 <__aeabi_f2d>
 8002222:	f04f 0200 	mov.w	r2, #0
 8002226:	4b25      	ldr	r3, [pc, #148]	; (80022bc <c_FFTImplementationCallback_doH+0x56c>)
 8002228:	f7fe fa0e 	bl	8000648 <__aeabi_dmul>
 800222c:	4602      	mov	r2, r0
 800222e:	460b      	mov	r3, r1
 8002230:	6839      	ldr	r1, [r7, #0]
 8002232:	e9c1 2302 	strd	r2, r3, [r1, #8]
  im = temp_re_tmp - re;
 8002236:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800223a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800223e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002242:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
  y[512].re = 0.5 * (im + im);
 8002246:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800224a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800224e:	ee17 0a90 	vmov	r0, s15
 8002252:	f7fe f9a1 	bl	8000598 <__aeabi_f2d>
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	f503 5400 	add.w	r4, r3, #8192	; 0x2000
 800225c:	f04f 0200 	mov.w	r2, #0
 8002260:	4b16      	ldr	r3, [pc, #88]	; (80022bc <c_FFTImplementationCallback_doH+0x56c>)
 8002262:	f7fe f9f1 	bl	8000648 <__aeabi_dmul>
 8002266:	4602      	mov	r2, r0
 8002268:	460b      	mov	r3, r1
 800226a:	e9c4 2300 	strd	r2, r3, [r4]
  y[512].im = 0.5 * ((temp_re_tmp + re) + (-temp_re_tmp - re));
 800226e:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8002272:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002276:	ee37 7a27 	vadd.f32	s14, s14, s15
 800227a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800227e:	eef1 6a67 	vneg.f32	s13, s15
 8002282:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002286:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800228a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800228e:	ee17 0a90 	vmov	r0, s15
 8002292:	f7fe f981 	bl	8000598 <__aeabi_f2d>
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	f503 5400 	add.w	r4, r3, #8192	; 0x2000
 800229c:	f04f 0200 	mov.w	r2, #0
 80022a0:	4b06      	ldr	r3, [pc, #24]	; (80022bc <c_FFTImplementationCallback_doH+0x56c>)
 80022a2:	f7fe f9d1 	bl	8000648 <__aeabi_dmul>
 80022a6:	4602      	mov	r2, r0
 80022a8:	460b      	mov	r3, r1
 80022aa:	e9c4 2302 	strd	r2, r3, [r4, #8]
  for (i = 0; i < 255; i++) {
 80022ae:	2300      	movs	r3, #0
 80022b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80022b2:	e24c      	b.n	800274e <c_FFTImplementationCallback_doH+0x9fe>
 80022b4:	08015008 	.word	0x08015008
 80022b8:	08015408 	.word	0x08015408
 80022bc:	3fe00000 	.word	0x3fe00000
    temp_re_tmp = y[i + 1].re;
 80022c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022c2:	3301      	adds	r3, #1
 80022c4:	011b      	lsls	r3, r3, #4
 80022c6:	683a      	ldr	r2, [r7, #0]
 80022c8:	4413      	add	r3, r2
 80022ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ce:	4610      	mov	r0, r2
 80022d0:	4619      	mov	r1, r3
 80022d2:	f7fe fc91 	bl	8000bf8 <__aeabi_d2f>
 80022d6:	4603      	mov	r3, r0
 80022d8:	633b      	str	r3, [r7, #48]	; 0x30
    temp_re = y[i + 1].im;
 80022da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022dc:	3301      	adds	r3, #1
 80022de:	011b      	lsls	r3, r3, #4
 80022e0:	683a      	ldr	r2, [r7, #0]
 80022e2:	4413      	add	r3, r2
 80022e4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80022e8:	4610      	mov	r0, r2
 80022ea:	4619      	mov	r1, r3
 80022ec:	f7fe fc84 	bl	8000bf8 <__aeabi_d2f>
 80022f0:	4603      	mov	r3, r0
 80022f2:	627b      	str	r3, [r7, #36]	; 0x24
    iDelta = iv[i + 1];
 80022f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022f6:	3301      	adds	r3, #1
 80022f8:	4ad2      	ldr	r2, [pc, #840]	; (8002644 <c_FFTImplementationCallback_doH+0x8f4>)
 80022fa:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80022fe:	64bb      	str	r3, [r7, #72]	; 0x48
    temp2_re = y[iDelta - 1].re;
 8002300:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002302:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8002306:	3b01      	subs	r3, #1
 8002308:	011b      	lsls	r3, r3, #4
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	4413      	add	r3, r2
 800230e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002312:	4610      	mov	r0, r2
 8002314:	4619      	mov	r1, r3
 8002316:	f7fe fc6f 	bl	8000bf8 <__aeabi_d2f>
 800231a:	4603      	mov	r3, r0
 800231c:	61fb      	str	r3, [r7, #28]
    temp2_im = y[iDelta - 1].im;
 800231e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002320:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8002324:	3b01      	subs	r3, #1
 8002326:	011b      	lsls	r3, r3, #4
 8002328:	683a      	ldr	r2, [r7, #0]
 800232a:	4413      	add	r3, r2
 800232c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002330:	4610      	mov	r0, r2
 8002332:	4619      	mov	r1, r3
 8002334:	f7fe fc60 	bl	8000bf8 <__aeabi_d2f>
 8002338:	4603      	mov	r3, r0
 800233a:	61bb      	str	r3, [r7, #24]
    re = reconVar1[i + 1].im;
 800233c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800233e:	3301      	adds	r3, #1
 8002340:	4ac1      	ldr	r2, [pc, #772]	; (8002648 <c_FFTImplementationCallback_doH+0x8f8>)
 8002342:	011b      	lsls	r3, r3, #4
 8002344:	4413      	add	r3, r2
 8002346:	3308      	adds	r3, #8
 8002348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800234c:	4610      	mov	r0, r2
 800234e:	4619      	mov	r1, r3
 8002350:	f7fe fc52 	bl	8000bf8 <__aeabi_d2f>
 8002354:	4603      	mov	r3, r0
 8002356:	62fb      	str	r3, [r7, #44]	; 0x2c
    b_re = reconVar1[i + 1].re;
 8002358:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800235a:	3301      	adds	r3, #1
 800235c:	4aba      	ldr	r2, [pc, #744]	; (8002648 <c_FFTImplementationCallback_doH+0x8f8>)
 800235e:	011b      	lsls	r3, r3, #4
 8002360:	4413      	add	r3, r2
 8002362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002366:	4610      	mov	r0, r2
 8002368:	4619      	mov	r1, r3
 800236a:	f7fe fc45 	bl	8000bf8 <__aeabi_d2f>
 800236e:	4603      	mov	r3, r0
 8002370:	623b      	str	r3, [r7, #32]
    b_im = reconVar2[i + 1].im;
 8002372:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002374:	3301      	adds	r3, #1
 8002376:	4ab5      	ldr	r2, [pc, #724]	; (800264c <c_FFTImplementationCallback_doH+0x8fc>)
 8002378:	011b      	lsls	r3, r3, #4
 800237a:	4413      	add	r3, r2
 800237c:	3308      	adds	r3, #8
 800237e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002382:	4610      	mov	r0, r2
 8002384:	4619      	mov	r1, r3
 8002386:	f7fe fc37 	bl	8000bf8 <__aeabi_d2f>
 800238a:	4603      	mov	r3, r0
 800238c:	617b      	str	r3, [r7, #20]
    temp_im = reconVar2[i + 1].re;
 800238e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002390:	3301      	adds	r3, #1
 8002392:	4aae      	ldr	r2, [pc, #696]	; (800264c <c_FFTImplementationCallback_doH+0x8fc>)
 8002394:	011b      	lsls	r3, r3, #4
 8002396:	4413      	add	r3, r2
 8002398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800239c:	4610      	mov	r0, r2
 800239e:	4619      	mov	r1, r3
 80023a0:	f7fe fc2a 	bl	8000bf8 <__aeabi_d2f>
 80023a4:	4603      	mov	r3, r0
 80023a6:	613b      	str	r3, [r7, #16]
    y[i + 1].re = 0.5 * ((temp_re_tmp * b_re - temp_re * re) +
 80023a8:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80023ac:	edd7 7a08 	vldr	s15, [r7, #32]
 80023b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023b4:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80023b8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80023bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023c0:	ee37 7a67 	vsub.f32	s14, s14, s15
                         (temp2_re * temp_im - -temp2_im * b_im));
 80023c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80023c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80023cc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023d0:	ed97 6a06 	vldr	s12, [r7, #24]
 80023d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80023d8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80023dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
    y[i + 1].re = 0.5 * ((temp_re_tmp * b_re - temp_re * re) +
 80023e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023e4:	ee17 0a90 	vmov	r0, s15
 80023e8:	f7fe f8d6 	bl	8000598 <__aeabi_f2d>
 80023ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023ee:	3301      	adds	r3, #1
 80023f0:	011b      	lsls	r3, r3, #4
 80023f2:	683a      	ldr	r2, [r7, #0]
 80023f4:	18d4      	adds	r4, r2, r3
 80023f6:	f04f 0200 	mov.w	r2, #0
 80023fa:	4b95      	ldr	r3, [pc, #596]	; (8002650 <c_FFTImplementationCallback_doH+0x900>)
 80023fc:	f7fe f924 	bl	8000648 <__aeabi_dmul>
 8002400:	4602      	mov	r2, r0
 8002402:	460b      	mov	r3, r1
 8002404:	e9c4 2300 	strd	r2, r3, [r4]
    y[i + 1].im = 0.5 * ((temp_re_tmp * re + temp_re * b_re) +
 8002408:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800240c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002410:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002414:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002418:	edd7 7a08 	vldr	s15, [r7, #32]
 800241c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002420:	ee37 7a27 	vadd.f32	s14, s14, s15
                         (temp2_re * b_im + -temp2_im * temp_im));
 8002424:	edd7 6a07 	vldr	s13, [r7, #28]
 8002428:	edd7 7a05 	vldr	s15, [r7, #20]
 800242c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002430:	edd7 7a06 	vldr	s15, [r7, #24]
 8002434:	eeb1 6a67 	vneg.f32	s12, s15
 8002438:	edd7 7a04 	vldr	s15, [r7, #16]
 800243c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002440:	ee76 7aa7 	vadd.f32	s15, s13, s15
    y[i + 1].im = 0.5 * ((temp_re_tmp * re + temp_re * b_re) +
 8002444:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002448:	ee17 0a90 	vmov	r0, s15
 800244c:	f7fe f8a4 	bl	8000598 <__aeabi_f2d>
 8002450:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002452:	3301      	adds	r3, #1
 8002454:	011b      	lsls	r3, r3, #4
 8002456:	683a      	ldr	r2, [r7, #0]
 8002458:	18d4      	adds	r4, r2, r3
 800245a:	f04f 0200 	mov.w	r2, #0
 800245e:	4b7c      	ldr	r3, [pc, #496]	; (8002650 <c_FFTImplementationCallback_doH+0x900>)
 8002460:	f7fe f8f2 	bl	8000648 <__aeabi_dmul>
 8002464:	4602      	mov	r2, r0
 8002466:	460b      	mov	r3, r1
 8002468:	e9c4 2302 	strd	r2, r3, [r4, #8]
    y[i + 513].re = 0.5 * ((temp_re_tmp * temp_im - temp_re * b_im) +
 800246c:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8002470:	edd7 7a04 	vldr	s15, [r7, #16]
 8002474:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002478:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800247c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002480:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002484:	ee37 7a67 	vsub.f32	s14, s14, s15
                           (temp2_re * b_re - -temp2_im * re));
 8002488:	edd7 6a07 	vldr	s13, [r7, #28]
 800248c:	edd7 7a08 	vldr	s15, [r7, #32]
 8002490:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002494:	ed97 6a06 	vldr	s12, [r7, #24]
 8002498:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800249c:	ee66 7a27 	vmul.f32	s15, s12, s15
 80024a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
    y[i + 513].re = 0.5 * ((temp_re_tmp * temp_im - temp_re * b_im) +
 80024a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024a8:	ee17 0a90 	vmov	r0, s15
 80024ac:	f7fe f874 	bl	8000598 <__aeabi_f2d>
 80024b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024b2:	f203 2301 	addw	r3, r3, #513	; 0x201
 80024b6:	011b      	lsls	r3, r3, #4
 80024b8:	683a      	ldr	r2, [r7, #0]
 80024ba:	18d4      	adds	r4, r2, r3
 80024bc:	f04f 0200 	mov.w	r2, #0
 80024c0:	4b63      	ldr	r3, [pc, #396]	; (8002650 <c_FFTImplementationCallback_doH+0x900>)
 80024c2:	f7fe f8c1 	bl	8000648 <__aeabi_dmul>
 80024c6:	4602      	mov	r2, r0
 80024c8:	460b      	mov	r3, r1
 80024ca:	e9c4 2300 	strd	r2, r3, [r4]
    y[i + 513].im = 0.5 * ((temp_re_tmp * b_im + temp_re * temp_im) +
 80024ce:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80024d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80024d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024da:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80024de:	edd7 7a04 	vldr	s15, [r7, #16]
 80024e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024e6:	ee37 7a27 	vadd.f32	s14, s14, s15
                           (temp2_re * re + -temp2_im * b_re));
 80024ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80024ee:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80024f2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80024f6:	edd7 7a06 	vldr	s15, [r7, #24]
 80024fa:	eeb1 6a67 	vneg.f32	s12, s15
 80024fe:	edd7 7a08 	vldr	s15, [r7, #32]
 8002502:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002506:	ee76 7aa7 	vadd.f32	s15, s13, s15
    y[i + 513].im = 0.5 * ((temp_re_tmp * b_im + temp_re * temp_im) +
 800250a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800250e:	ee17 0a90 	vmov	r0, s15
 8002512:	f7fe f841 	bl	8000598 <__aeabi_f2d>
 8002516:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002518:	f203 2301 	addw	r3, r3, #513	; 0x201
 800251c:	011b      	lsls	r3, r3, #4
 800251e:	683a      	ldr	r2, [r7, #0]
 8002520:	18d4      	adds	r4, r2, r3
 8002522:	f04f 0200 	mov.w	r2, #0
 8002526:	4b4a      	ldr	r3, [pc, #296]	; (8002650 <c_FFTImplementationCallback_doH+0x900>)
 8002528:	f7fe f88e 	bl	8000648 <__aeabi_dmul>
 800252c:	4602      	mov	r2, r0
 800252e:	460b      	mov	r3, r1
 8002530:	e9c4 2302 	strd	r2, r3, [r4, #8]
    b_im = reconVar1[iDelta - 1].im;
 8002534:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002536:	3b01      	subs	r3, #1
 8002538:	4a43      	ldr	r2, [pc, #268]	; (8002648 <c_FFTImplementationCallback_doH+0x8f8>)
 800253a:	011b      	lsls	r3, r3, #4
 800253c:	4413      	add	r3, r2
 800253e:	3308      	adds	r3, #8
 8002540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002544:	4610      	mov	r0, r2
 8002546:	4619      	mov	r1, r3
 8002548:	f7fe fb56 	bl	8000bf8 <__aeabi_d2f>
 800254c:	4603      	mov	r3, r0
 800254e:	617b      	str	r3, [r7, #20]
    temp_im = reconVar1[iDelta - 1].re;
 8002550:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002552:	3b01      	subs	r3, #1
 8002554:	4a3c      	ldr	r2, [pc, #240]	; (8002648 <c_FFTImplementationCallback_doH+0x8f8>)
 8002556:	011b      	lsls	r3, r3, #4
 8002558:	4413      	add	r3, r2
 800255a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800255e:	4610      	mov	r0, r2
 8002560:	4619      	mov	r1, r3
 8002562:	f7fe fb49 	bl	8000bf8 <__aeabi_d2f>
 8002566:	4603      	mov	r3, r0
 8002568:	613b      	str	r3, [r7, #16]
    im = reconVar2[iDelta - 1].im;
 800256a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800256c:	3b01      	subs	r3, #1
 800256e:	4a37      	ldr	r2, [pc, #220]	; (800264c <c_FFTImplementationCallback_doH+0x8fc>)
 8002570:	011b      	lsls	r3, r3, #4
 8002572:	4413      	add	r3, r2
 8002574:	3308      	adds	r3, #8
 8002576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800257a:	4610      	mov	r0, r2
 800257c:	4619      	mov	r1, r3
 800257e:	f7fe fb3b 	bl	8000bf8 <__aeabi_d2f>
 8002582:	4603      	mov	r3, r0
 8002584:	62bb      	str	r3, [r7, #40]	; 0x28
    re = reconVar2[iDelta - 1].re;
 8002586:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002588:	3b01      	subs	r3, #1
 800258a:	4a30      	ldr	r2, [pc, #192]	; (800264c <c_FFTImplementationCallback_doH+0x8fc>)
 800258c:	011b      	lsls	r3, r3, #4
 800258e:	4413      	add	r3, r2
 8002590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002594:	4610      	mov	r0, r2
 8002596:	4619      	mov	r1, r3
 8002598:	f7fe fb2e 	bl	8000bf8 <__aeabi_d2f>
 800259c:	4603      	mov	r3, r0
 800259e:	62fb      	str	r3, [r7, #44]	; 0x2c
    y[iDelta - 1].re = 0.5 * ((temp2_re * temp_im - temp2_im * b_im) +
 80025a0:	ed97 7a07 	vldr	s14, [r7, #28]
 80025a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80025a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025ac:	edd7 6a06 	vldr	s13, [r7, #24]
 80025b0:	edd7 7a05 	vldr	s15, [r7, #20]
 80025b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025b8:	ee37 7a67 	vsub.f32	s14, s14, s15
                              (temp_re_tmp * re - -temp_re * im));
 80025bc:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80025c0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80025c4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80025c8:	ed97 6a09 	vldr	s12, [r7, #36]	; 0x24
 80025cc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80025d0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80025d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
    y[iDelta - 1].re = 0.5 * ((temp2_re * temp_im - temp2_im * b_im) +
 80025d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025dc:	ee17 0a90 	vmov	r0, s15
 80025e0:	f7fd ffda 	bl	8000598 <__aeabi_f2d>
 80025e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025e6:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 80025ea:	3b01      	subs	r3, #1
 80025ec:	011b      	lsls	r3, r3, #4
 80025ee:	683a      	ldr	r2, [r7, #0]
 80025f0:	18d4      	adds	r4, r2, r3
 80025f2:	f04f 0200 	mov.w	r2, #0
 80025f6:	4b16      	ldr	r3, [pc, #88]	; (8002650 <c_FFTImplementationCallback_doH+0x900>)
 80025f8:	f7fe f826 	bl	8000648 <__aeabi_dmul>
 80025fc:	4602      	mov	r2, r0
 80025fe:	460b      	mov	r3, r1
 8002600:	e9c4 2300 	strd	r2, r3, [r4]
    y[iDelta - 1].im = 0.5 * ((temp2_re * b_im + temp2_im * temp_im) +
 8002604:	ed97 7a07 	vldr	s14, [r7, #28]
 8002608:	edd7 7a05 	vldr	s15, [r7, #20]
 800260c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002610:	edd7 6a06 	vldr	s13, [r7, #24]
 8002614:	edd7 7a04 	vldr	s15, [r7, #16]
 8002618:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800261c:	ee37 7a27 	vadd.f32	s14, s14, s15
                              (temp_re_tmp * im + -temp_re * re));
 8002620:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8002624:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002628:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800262c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002630:	eeb1 6a67 	vneg.f32	s12, s15
 8002634:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002638:	ee66 7a27 	vmul.f32	s15, s12, s15
 800263c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002640:	e008      	b.n	8002654 <c_FFTImplementationCallback_doH+0x904>
 8002642:	bf00      	nop
 8002644:	08015808 	.word	0x08015808
 8002648:	08015c08 	.word	0x08015c08
 800264c:	08017c08 	.word	0x08017c08
 8002650:	3fe00000 	.word	0x3fe00000
    y[iDelta - 1].im = 0.5 * ((temp2_re * b_im + temp2_im * temp_im) +
 8002654:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002658:	ee17 0a90 	vmov	r0, s15
 800265c:	f7fd ff9c 	bl	8000598 <__aeabi_f2d>
 8002660:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002662:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8002666:	3b01      	subs	r3, #1
 8002668:	011b      	lsls	r3, r3, #4
 800266a:	683a      	ldr	r2, [r7, #0]
 800266c:	18d4      	adds	r4, r2, r3
 800266e:	f04f 0200 	mov.w	r2, #0
 8002672:	4bd9      	ldr	r3, [pc, #868]	; (80029d8 <c_FFTImplementationCallback_doH+0xc88>)
 8002674:	f7fd ffe8 	bl	8000648 <__aeabi_dmul>
 8002678:	4602      	mov	r2, r0
 800267a:	460b      	mov	r3, r1
 800267c:	e9c4 2302 	strd	r2, r3, [r4, #8]
    y[iDelta + 511].re = 0.5 * ((temp2_re * re - temp2_im * im) +
 8002680:	ed97 7a07 	vldr	s14, [r7, #28]
 8002684:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002688:	ee27 7a27 	vmul.f32	s14, s14, s15
 800268c:	edd7 6a06 	vldr	s13, [r7, #24]
 8002690:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002694:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002698:	ee37 7a67 	vsub.f32	s14, s14, s15
                                (temp_re_tmp * temp_im - -temp_re * b_im));
 800269c:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 80026a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80026a4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80026a8:	ed97 6a09 	vldr	s12, [r7, #36]	; 0x24
 80026ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80026b0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80026b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
    y[iDelta + 511].re = 0.5 * ((temp2_re * re - temp2_im * im) +
 80026b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026bc:	ee17 0a90 	vmov	r0, s15
 80026c0:	f7fd ff6a 	bl	8000598 <__aeabi_f2d>
 80026c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80026c6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80026ca:	011b      	lsls	r3, r3, #4
 80026cc:	683a      	ldr	r2, [r7, #0]
 80026ce:	18d4      	adds	r4, r2, r3
 80026d0:	f04f 0200 	mov.w	r2, #0
 80026d4:	4bc0      	ldr	r3, [pc, #768]	; (80029d8 <c_FFTImplementationCallback_doH+0xc88>)
 80026d6:	f7fd ffb7 	bl	8000648 <__aeabi_dmul>
 80026da:	4602      	mov	r2, r0
 80026dc:	460b      	mov	r3, r1
 80026de:	e9c4 2300 	strd	r2, r3, [r4]
    y[iDelta + 511].im = 0.5 * ((temp2_re * im + temp2_im * re) +
 80026e2:	ed97 7a07 	vldr	s14, [r7, #28]
 80026e6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80026ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026ee:	edd7 6a06 	vldr	s13, [r7, #24]
 80026f2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80026f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026fa:	ee37 7a27 	vadd.f32	s14, s14, s15
                                (temp_re_tmp * b_im + -temp_re * temp_im));
 80026fe:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8002702:	edd7 7a05 	vldr	s15, [r7, #20]
 8002706:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800270a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800270e:	eeb1 6a67 	vneg.f32	s12, s15
 8002712:	edd7 7a04 	vldr	s15, [r7, #16]
 8002716:	ee66 7a27 	vmul.f32	s15, s12, s15
 800271a:	ee76 7aa7 	vadd.f32	s15, s13, s15
    y[iDelta + 511].im = 0.5 * ((temp2_re * im + temp2_im * re) +
 800271e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002722:	ee17 0a90 	vmov	r0, s15
 8002726:	f7fd ff37 	bl	8000598 <__aeabi_f2d>
 800272a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800272c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002730:	011b      	lsls	r3, r3, #4
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	18d4      	adds	r4, r2, r3
 8002736:	f04f 0200 	mov.w	r2, #0
 800273a:	4ba7      	ldr	r3, [pc, #668]	; (80029d8 <c_FFTImplementationCallback_doH+0xc88>)
 800273c:	f7fd ff84 	bl	8000648 <__aeabi_dmul>
 8002740:	4602      	mov	r2, r0
 8002742:	460b      	mov	r3, r1
 8002744:	e9c4 2302 	strd	r2, r3, [r4, #8]
  for (i = 0; i < 255; i++) {
 8002748:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800274a:	3301      	adds	r3, #1
 800274c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800274e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002750:	2bfe      	cmp	r3, #254	; 0xfe
 8002752:	f77f adb5 	ble.w	80022c0 <c_FFTImplementationCallback_doH+0x570>
  }
  temp_re_tmp = y[256].re;
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800275c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002760:	4610      	mov	r0, r2
 8002762:	4619      	mov	r1, r3
 8002764:	f7fe fa48 	bl	8000bf8 <__aeabi_d2f>
 8002768:	4603      	mov	r3, r0
 800276a:	633b      	str	r3, [r7, #48]	; 0x30
  temp_re = y[256].im;
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002772:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002776:	4610      	mov	r0, r2
 8002778:	4619      	mov	r1, r3
 800277a:	f7fe fa3d 	bl	8000bf8 <__aeabi_d2f>
 800277e:	4603      	mov	r3, r0
 8002780:	627b      	str	r3, [r7, #36]	; 0x24
  re = temp_re_tmp * 0.0;
 8002782:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002786:	ed9f 7a95 	vldr	s14, [pc, #596]	; 80029dc <c_FFTImplementationCallback_doH+0xc8c>
 800278a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800278e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
  b_re = temp_re * 0.0;
 8002792:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002796:	ed9f 7a91 	vldr	s14, [pc, #580]	; 80029dc <c_FFTImplementationCallback_doH+0xc8c>
 800279a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800279e:	edc7 7a08 	vstr	s15, [r7, #32]
  im = -temp_re * 0.0;
 80027a2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80027a6:	eef1 7a67 	vneg.f32	s15, s15
 80027aa:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 80029dc <c_FFTImplementationCallback_doH+0xc8c>
 80027ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027b2:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
  y[256].re = 0.5 * ((re - b_re) + (temp_re_tmp * 2.0 - im));
 80027b6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80027ba:	edd7 7a08 	vldr	s15, [r7, #32]
 80027be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027c2:	ee17 0a90 	vmov	r0, s15
 80027c6:	f7fd fee7 	bl	8000598 <__aeabi_f2d>
 80027ca:	4604      	mov	r4, r0
 80027cc:	460d      	mov	r5, r1
 80027ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80027d0:	f7fd fee2 	bl	8000598 <__aeabi_f2d>
 80027d4:	4602      	mov	r2, r0
 80027d6:	460b      	mov	r3, r1
 80027d8:	f7fd fd80 	bl	80002dc <__adddf3>
 80027dc:	4602      	mov	r2, r0
 80027de:	460b      	mov	r3, r1
 80027e0:	4690      	mov	r8, r2
 80027e2:	4699      	mov	r9, r3
 80027e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80027e6:	f7fd fed7 	bl	8000598 <__aeabi_f2d>
 80027ea:	4602      	mov	r2, r0
 80027ec:	460b      	mov	r3, r1
 80027ee:	4640      	mov	r0, r8
 80027f0:	4649      	mov	r1, r9
 80027f2:	f7fd fd71 	bl	80002d8 <__aeabi_dsub>
 80027f6:	4602      	mov	r2, r0
 80027f8:	460b      	mov	r3, r1
 80027fa:	4620      	mov	r0, r4
 80027fc:	4629      	mov	r1, r5
 80027fe:	f7fd fd6d 	bl	80002dc <__adddf3>
 8002802:	4602      	mov	r2, r0
 8002804:	460b      	mov	r3, r1
 8002806:	4610      	mov	r0, r2
 8002808:	4619      	mov	r1, r3
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8002810:	f04f 0200 	mov.w	r2, #0
 8002814:	4b70      	ldr	r3, [pc, #448]	; (80029d8 <c_FFTImplementationCallback_doH+0xc88>)
 8002816:	f7fd ff17 	bl	8000648 <__aeabi_dmul>
 800281a:	4602      	mov	r2, r0
 800281c:	460b      	mov	r3, r1
 800281e:	e9c4 2300 	strd	r2, r3, [r4]
  y[256].im = 0.5 * ((re + b_re) + (temp_re_tmp * 0.0 + -temp_re * 2.0));
 8002822:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002826:	edd7 7a08 	vldr	s15, [r7, #32]
 800282a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800282e:	ee17 0a90 	vmov	r0, s15
 8002832:	f7fd feb1 	bl	8000598 <__aeabi_f2d>
 8002836:	4604      	mov	r4, r0
 8002838:	460d      	mov	r5, r1
 800283a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800283c:	f7fd feac 	bl	8000598 <__aeabi_f2d>
 8002840:	f04f 0200 	mov.w	r2, #0
 8002844:	f04f 0300 	mov.w	r3, #0
 8002848:	f7fd fefe 	bl	8000648 <__aeabi_dmul>
 800284c:	4602      	mov	r2, r0
 800284e:	460b      	mov	r3, r1
 8002850:	4690      	mov	r8, r2
 8002852:	4699      	mov	r9, r3
 8002854:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002858:	eef1 7a67 	vneg.f32	s15, s15
 800285c:	ee17 3a90 	vmov	r3, s15
 8002860:	4618      	mov	r0, r3
 8002862:	f7fd fe99 	bl	8000598 <__aeabi_f2d>
 8002866:	4602      	mov	r2, r0
 8002868:	460b      	mov	r3, r1
 800286a:	f7fd fd37 	bl	80002dc <__adddf3>
 800286e:	4602      	mov	r2, r0
 8002870:	460b      	mov	r3, r1
 8002872:	4640      	mov	r0, r8
 8002874:	4649      	mov	r1, r9
 8002876:	f7fd fd31 	bl	80002dc <__adddf3>
 800287a:	4602      	mov	r2, r0
 800287c:	460b      	mov	r3, r1
 800287e:	4620      	mov	r0, r4
 8002880:	4629      	mov	r1, r5
 8002882:	f7fd fd2b 	bl	80002dc <__adddf3>
 8002886:	4602      	mov	r2, r0
 8002888:	460b      	mov	r3, r1
 800288a:	4610      	mov	r0, r2
 800288c:	4619      	mov	r1, r3
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8002894:	f04f 0200 	mov.w	r2, #0
 8002898:	4b4f      	ldr	r3, [pc, #316]	; (80029d8 <c_FFTImplementationCallback_doH+0xc88>)
 800289a:	f7fd fed5 	bl	8000648 <__aeabi_dmul>
 800289e:	4602      	mov	r2, r0
 80028a0:	460b      	mov	r3, r1
 80028a2:	e9c4 2302 	strd	r2, r3, [r4, #8]
  y[768].re =
      0.5 * ((temp_re_tmp * 2.0 - temp_re * 0.0) + (temp_re_tmp * 0.0 - im));
 80028a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028a8:	f7fd fe76 	bl	8000598 <__aeabi_f2d>
 80028ac:	4602      	mov	r2, r0
 80028ae:	460b      	mov	r3, r1
 80028b0:	f7fd fd14 	bl	80002dc <__adddf3>
 80028b4:	4602      	mov	r2, r0
 80028b6:	460b      	mov	r3, r1
 80028b8:	4614      	mov	r4, r2
 80028ba:	461d      	mov	r5, r3
 80028bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80028be:	f7fd fe6b 	bl	8000598 <__aeabi_f2d>
 80028c2:	f04f 0200 	mov.w	r2, #0
 80028c6:	f04f 0300 	mov.w	r3, #0
 80028ca:	f7fd febd 	bl	8000648 <__aeabi_dmul>
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	4620      	mov	r0, r4
 80028d4:	4629      	mov	r1, r5
 80028d6:	f7fd fcff 	bl	80002d8 <__aeabi_dsub>
 80028da:	4602      	mov	r2, r0
 80028dc:	460b      	mov	r3, r1
 80028de:	4614      	mov	r4, r2
 80028e0:	461d      	mov	r5, r3
 80028e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80028e4:	f7fd fe58 	bl	8000598 <__aeabi_f2d>
 80028e8:	f04f 0200 	mov.w	r2, #0
 80028ec:	f04f 0300 	mov.w	r3, #0
 80028f0:	f7fd feaa 	bl	8000648 <__aeabi_dmul>
 80028f4:	4602      	mov	r2, r0
 80028f6:	460b      	mov	r3, r1
 80028f8:	4690      	mov	r8, r2
 80028fa:	4699      	mov	r9, r3
 80028fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028fe:	f7fd fe4b 	bl	8000598 <__aeabi_f2d>
 8002902:	4602      	mov	r2, r0
 8002904:	460b      	mov	r3, r1
 8002906:	4640      	mov	r0, r8
 8002908:	4649      	mov	r1, r9
 800290a:	f7fd fce5 	bl	80002d8 <__aeabi_dsub>
 800290e:	4602      	mov	r2, r0
 8002910:	460b      	mov	r3, r1
 8002912:	4620      	mov	r0, r4
 8002914:	4629      	mov	r1, r5
 8002916:	f7fd fce1 	bl	80002dc <__adddf3>
 800291a:	4602      	mov	r2, r0
 800291c:	460b      	mov	r3, r1
 800291e:	4610      	mov	r0, r2
 8002920:	4619      	mov	r1, r3
  y[768].re =
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	f503 5440 	add.w	r4, r3, #12288	; 0x3000
      0.5 * ((temp_re_tmp * 2.0 - temp_re * 0.0) + (temp_re_tmp * 0.0 - im));
 8002928:	f04f 0200 	mov.w	r2, #0
 800292c:	4b2a      	ldr	r3, [pc, #168]	; (80029d8 <c_FFTImplementationCallback_doH+0xc88>)
 800292e:	f7fd fe8b 	bl	8000648 <__aeabi_dmul>
 8002932:	4602      	mov	r2, r0
 8002934:	460b      	mov	r3, r1
  y[768].re =
 8002936:	e9c4 2300 	strd	r2, r3, [r4]
  y[768].im =
      0.5 * ((temp_re_tmp * 0.0 + temp_re * 2.0) + (temp_re_tmp * 0.0 + im));
 800293a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800293c:	f7fd fe2c 	bl	8000598 <__aeabi_f2d>
 8002940:	f04f 0200 	mov.w	r2, #0
 8002944:	f04f 0300 	mov.w	r3, #0
 8002948:	f7fd fe7e 	bl	8000648 <__aeabi_dmul>
 800294c:	4602      	mov	r2, r0
 800294e:	460b      	mov	r3, r1
 8002950:	4614      	mov	r4, r2
 8002952:	461d      	mov	r5, r3
 8002954:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002956:	f7fd fe1f 	bl	8000598 <__aeabi_f2d>
 800295a:	4602      	mov	r2, r0
 800295c:	460b      	mov	r3, r1
 800295e:	f7fd fcbd 	bl	80002dc <__adddf3>
 8002962:	4602      	mov	r2, r0
 8002964:	460b      	mov	r3, r1
 8002966:	4620      	mov	r0, r4
 8002968:	4629      	mov	r1, r5
 800296a:	f7fd fcb7 	bl	80002dc <__adddf3>
 800296e:	4602      	mov	r2, r0
 8002970:	460b      	mov	r3, r1
 8002972:	4614      	mov	r4, r2
 8002974:	461d      	mov	r5, r3
 8002976:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002978:	f7fd fe0e 	bl	8000598 <__aeabi_f2d>
 800297c:	f04f 0200 	mov.w	r2, #0
 8002980:	f04f 0300 	mov.w	r3, #0
 8002984:	f7fd fe60 	bl	8000648 <__aeabi_dmul>
 8002988:	4602      	mov	r2, r0
 800298a:	460b      	mov	r3, r1
 800298c:	4690      	mov	r8, r2
 800298e:	4699      	mov	r9, r3
 8002990:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002992:	f7fd fe01 	bl	8000598 <__aeabi_f2d>
 8002996:	4602      	mov	r2, r0
 8002998:	460b      	mov	r3, r1
 800299a:	4640      	mov	r0, r8
 800299c:	4649      	mov	r1, r9
 800299e:	f7fd fc9d 	bl	80002dc <__adddf3>
 80029a2:	4602      	mov	r2, r0
 80029a4:	460b      	mov	r3, r1
 80029a6:	4620      	mov	r0, r4
 80029a8:	4629      	mov	r1, r5
 80029aa:	f7fd fc97 	bl	80002dc <__adddf3>
 80029ae:	4602      	mov	r2, r0
 80029b0:	460b      	mov	r3, r1
 80029b2:	4610      	mov	r0, r2
 80029b4:	4619      	mov	r1, r3
  y[768].im =
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	f503 5440 	add.w	r4, r3, #12288	; 0x3000
      0.5 * ((temp_re_tmp * 0.0 + temp_re * 2.0) + (temp_re_tmp * 0.0 + im));
 80029bc:	f04f 0200 	mov.w	r2, #0
 80029c0:	4b05      	ldr	r3, [pc, #20]	; (80029d8 <c_FFTImplementationCallback_doH+0xc88>)
 80029c2:	f7fd fe41 	bl	8000648 <__aeabi_dmul>
 80029c6:	4602      	mov	r2, r0
 80029c8:	460b      	mov	r3, r1
  y[768].im =
 80029ca:	e9c4 2302 	strd	r2, r3, [r4, #8]
}
 80029ce:	bf00      	nop
 80029d0:	3754      	adds	r7, #84	; 0x54
 80029d2:	46bd      	mov	sp, r7
 80029d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80029d8:	3fe00000 	.word	0x3fe00000
 80029dc:	00000000 	.word	0x00000000

080029e0 <default_ip_assign>:
/* Parse message as OFFER and ACK and NACK from DHCP server.*/
int8_t   parseDHCPCMSG(void);

/* The default handler of ip assign first */
void default_ip_assign(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
   setSIPR(DHCP_allocated_ip);
 80029e4:	2204      	movs	r2, #4
 80029e6:	4909      	ldr	r1, [pc, #36]	; (8002a0c <default_ip_assign+0x2c>)
 80029e8:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80029ec:	f006 fc82 	bl	80092f4 <WIZCHIP_WRITE_BUF>
   setSUBR(DHCP_allocated_sn);
 80029f0:	2204      	movs	r2, #4
 80029f2:	4907      	ldr	r1, [pc, #28]	; (8002a10 <default_ip_assign+0x30>)
 80029f4:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80029f8:	f006 fc7c 	bl	80092f4 <WIZCHIP_WRITE_BUF>
   setGAR (DHCP_allocated_gw);
 80029fc:	2204      	movs	r2, #4
 80029fe:	4905      	ldr	r1, [pc, #20]	; (8002a14 <default_ip_assign+0x34>)
 8002a00:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002a04:	f006 fc76 	bl	80092f4 <WIZCHIP_WRITE_BUF>
}
 8002a08:	bf00      	nop
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	200005d8 	.word	0x200005d8
 8002a10:	200005e0 	.word	0x200005e0
 8002a14:	200005dc 	.word	0x200005dc

08002a18 <default_ip_update>:

/* The default handler of ip changed */
void default_ip_update(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
	/* WIZchip Software Reset */
   setMR(MR_RST);
 8002a1c:	2180      	movs	r1, #128	; 0x80
 8002a1e:	2000      	movs	r0, #0
 8002a20:	f006 fbba 	bl	8009198 <WIZCHIP_WRITE>
   getMR(); // for delay
 8002a24:	2000      	movs	r0, #0
 8002a26:	f006 fb6b 	bl	8009100 <WIZCHIP_READ>
   default_ip_assign();
 8002a2a:	f7ff ffd9 	bl	80029e0 <default_ip_assign>
   setSHAR(DHCP_CHADDR);
 8002a2e:	2206      	movs	r2, #6
 8002a30:	4903      	ldr	r1, [pc, #12]	; (8002a40 <default_ip_update+0x28>)
 8002a32:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002a36:	f006 fc5d 	bl	80092f4 <WIZCHIP_WRITE_BUF>
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	20000700 	.word	0x20000700

08002a44 <default_ip_conflict>:

/* The default handler of ip changed */
void default_ip_conflict(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
	// WIZchip Software Reset
	setMR(MR_RST);
 8002a48:	2180      	movs	r1, #128	; 0x80
 8002a4a:	2000      	movs	r0, #0
 8002a4c:	f006 fba4 	bl	8009198 <WIZCHIP_WRITE>
	getMR(); // for delay
 8002a50:	2000      	movs	r0, #0
 8002a52:	f006 fb55 	bl	8009100 <WIZCHIP_READ>
	setSHAR(DHCP_CHADDR);
 8002a56:	2206      	movs	r2, #6
 8002a58:	4903      	ldr	r1, [pc, #12]	; (8002a68 <default_ip_conflict+0x24>)
 8002a5a:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002a5e:	f006 fc49 	bl	80092f4 <WIZCHIP_WRITE_BUF>
}
 8002a62:	bf00      	nop
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000700 	.word	0x20000700

08002a6c <reg_dhcp_cbfunc>:

/* register the call back func. */
void reg_dhcp_cbfunc(void(*ip_assign)(void), void(*ip_update)(void), void(*ip_conflict)(void))
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	607a      	str	r2, [r7, #4]
   dhcp_ip_assign   = default_ip_assign;
 8002a78:	4b10      	ldr	r3, [pc, #64]	; (8002abc <reg_dhcp_cbfunc+0x50>)
 8002a7a:	4a11      	ldr	r2, [pc, #68]	; (8002ac0 <reg_dhcp_cbfunc+0x54>)
 8002a7c:	601a      	str	r2, [r3, #0]
   dhcp_ip_update   = default_ip_update;
 8002a7e:	4b11      	ldr	r3, [pc, #68]	; (8002ac4 <reg_dhcp_cbfunc+0x58>)
 8002a80:	4a11      	ldr	r2, [pc, #68]	; (8002ac8 <reg_dhcp_cbfunc+0x5c>)
 8002a82:	601a      	str	r2, [r3, #0]
   dhcp_ip_conflict = default_ip_conflict;
 8002a84:	4b11      	ldr	r3, [pc, #68]	; (8002acc <reg_dhcp_cbfunc+0x60>)
 8002a86:	4a12      	ldr	r2, [pc, #72]	; (8002ad0 <reg_dhcp_cbfunc+0x64>)
 8002a88:	601a      	str	r2, [r3, #0]
   if(ip_assign)   dhcp_ip_assign = ip_assign;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d002      	beq.n	8002a96 <reg_dhcp_cbfunc+0x2a>
 8002a90:	4a0a      	ldr	r2, [pc, #40]	; (8002abc <reg_dhcp_cbfunc+0x50>)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6013      	str	r3, [r2, #0]
   if(ip_update)   dhcp_ip_update = ip_update;
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d002      	beq.n	8002aa2 <reg_dhcp_cbfunc+0x36>
 8002a9c:	4a09      	ldr	r2, [pc, #36]	; (8002ac4 <reg_dhcp_cbfunc+0x58>)
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	6013      	str	r3, [r2, #0]
   if(ip_conflict) dhcp_ip_conflict = ip_conflict;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d002      	beq.n	8002aae <reg_dhcp_cbfunc+0x42>
 8002aa8:	4a08      	ldr	r2, [pc, #32]	; (8002acc <reg_dhcp_cbfunc+0x60>)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6013      	str	r3, [r2, #0]
}
 8002aae:	bf00      	nop
 8002ab0:	3714      	adds	r7, #20
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	20000010 	.word	0x20000010
 8002ac0:	080029e1 	.word	0x080029e1
 8002ac4:	20000014 	.word	0x20000014
 8002ac8:	08002a19 	.word	0x08002a19
 8002acc:	20000018 	.word	0x20000018
 8002ad0:	08002a45 	.word	0x08002a45

08002ad4 <makeDHCPMSG>:

/* make the common DHCP message */
void makeDHCPMSG(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
   uint8_t  bk_mac[6];
   uint8_t* ptmp;
   uint8_t  i;
   getSHAR(bk_mac);
 8002ada:	463b      	mov	r3, r7
 8002adc:	2206      	movs	r2, #6
 8002ade:	4619      	mov	r1, r3
 8002ae0:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8002ae4:	f006 fba6 	bl	8009234 <WIZCHIP_READ_BUF>
	pDHCPMSG->op      = DHCP_BOOTREQUEST;
 8002ae8:	4b72      	ldr	r3, [pc, #456]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2201      	movs	r2, #1
 8002aee:	701a      	strb	r2, [r3, #0]
	pDHCPMSG->htype   = DHCP_HTYPE10MB;
 8002af0:	4b70      	ldr	r3, [pc, #448]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2201      	movs	r2, #1
 8002af6:	705a      	strb	r2, [r3, #1]
	pDHCPMSG->hlen    = DHCP_HLENETHERNET;
 8002af8:	4b6e      	ldr	r3, [pc, #440]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2206      	movs	r2, #6
 8002afe:	709a      	strb	r2, [r3, #2]
	pDHCPMSG->hops    = DHCP_HOPS;
 8002b00:	4b6c      	ldr	r3, [pc, #432]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	2200      	movs	r2, #0
 8002b06:	70da      	strb	r2, [r3, #3]
	ptmp              = (uint8_t*)(&pDHCPMSG->xid);
 8002b08:	4b6a      	ldr	r3, [pc, #424]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	3304      	adds	r3, #4
 8002b0e:	60bb      	str	r3, [r7, #8]
	*(ptmp+0)         = (uint8_t)((DHCP_XID & 0xFF000000) >> 24);
 8002b10:	4b69      	ldr	r3, [pc, #420]	; (8002cb8 <makeDHCPMSG+0x1e4>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	0e1b      	lsrs	r3, r3, #24
 8002b16:	b2da      	uxtb	r2, r3
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	701a      	strb	r2, [r3, #0]
	*(ptmp+1)         = (uint8_t)((DHCP_XID & 0x00FF0000) >> 16);
 8002b1c:	4b66      	ldr	r3, [pc, #408]	; (8002cb8 <makeDHCPMSG+0x1e4>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	0c1a      	lsrs	r2, r3, #16
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	3301      	adds	r3, #1
 8002b26:	b2d2      	uxtb	r2, r2
 8002b28:	701a      	strb	r2, [r3, #0]
   *(ptmp+2)         = (uint8_t)((DHCP_XID & 0x0000FF00) >>  8);
 8002b2a:	4b63      	ldr	r3, [pc, #396]	; (8002cb8 <makeDHCPMSG+0x1e4>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	0a1a      	lsrs	r2, r3, #8
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	3302      	adds	r3, #2
 8002b34:	b2d2      	uxtb	r2, r2
 8002b36:	701a      	strb	r2, [r3, #0]
	*(ptmp+3)         = (uint8_t)((DHCP_XID & 0x000000FF) >>  0);   
 8002b38:	4b5f      	ldr	r3, [pc, #380]	; (8002cb8 <makeDHCPMSG+0x1e4>)
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	3303      	adds	r3, #3
 8002b40:	b2d2      	uxtb	r2, r2
 8002b42:	701a      	strb	r2, [r3, #0]
	pDHCPMSG->secs    = DHCP_SECS;
 8002b44:	4b5b      	ldr	r3, [pc, #364]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	811a      	strh	r2, [r3, #8]
	ptmp              = (uint8_t*)(&pDHCPMSG->flags);	
 8002b4c:	4b59      	ldr	r3, [pc, #356]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	330a      	adds	r3, #10
 8002b52:	60bb      	str	r3, [r7, #8]
	*(ptmp+0)         = (uint8_t)((DHCP_FLAGSBROADCAST & 0xFF00) >> 8);
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	2280      	movs	r2, #128	; 0x80
 8002b58:	701a      	strb	r2, [r3, #0]
	*(ptmp+1)         = (uint8_t)((DHCP_FLAGSBROADCAST & 0x00FF) >> 0);
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	2200      	movs	r2, #0
 8002b60:	701a      	strb	r2, [r3, #0]

	pDHCPMSG->ciaddr[0] = 0;
 8002b62:	4b54      	ldr	r3, [pc, #336]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2200      	movs	r2, #0
 8002b68:	731a      	strb	r2, [r3, #12]
	pDHCPMSG->ciaddr[1] = 0;
 8002b6a:	4b52      	ldr	r3, [pc, #328]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	735a      	strb	r2, [r3, #13]
	pDHCPMSG->ciaddr[2] = 0;
 8002b72:	4b50      	ldr	r3, [pc, #320]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	2200      	movs	r2, #0
 8002b78:	739a      	strb	r2, [r3, #14]
	pDHCPMSG->ciaddr[3] = 0;
 8002b7a:	4b4e      	ldr	r3, [pc, #312]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	73da      	strb	r2, [r3, #15]

	pDHCPMSG->yiaddr[0] = 0;
 8002b82:	4b4c      	ldr	r3, [pc, #304]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2200      	movs	r2, #0
 8002b88:	741a      	strb	r2, [r3, #16]
	pDHCPMSG->yiaddr[1] = 0;
 8002b8a:	4b4a      	ldr	r3, [pc, #296]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	745a      	strb	r2, [r3, #17]
	pDHCPMSG->yiaddr[2] = 0;
 8002b92:	4b48      	ldr	r3, [pc, #288]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	2200      	movs	r2, #0
 8002b98:	749a      	strb	r2, [r3, #18]
	pDHCPMSG->yiaddr[3] = 0;
 8002b9a:	4b46      	ldr	r3, [pc, #280]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	74da      	strb	r2, [r3, #19]

	pDHCPMSG->siaddr[0] = 0;
 8002ba2:	4b44      	ldr	r3, [pc, #272]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	751a      	strb	r2, [r3, #20]
	pDHCPMSG->siaddr[1] = 0;
 8002baa:	4b42      	ldr	r3, [pc, #264]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	755a      	strb	r2, [r3, #21]
	pDHCPMSG->siaddr[2] = 0;
 8002bb2:	4b40      	ldr	r3, [pc, #256]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	759a      	strb	r2, [r3, #22]
	pDHCPMSG->siaddr[3] = 0;
 8002bba:	4b3e      	ldr	r3, [pc, #248]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	75da      	strb	r2, [r3, #23]

	pDHCPMSG->giaddr[0] = 0;
 8002bc2:	4b3c      	ldr	r3, [pc, #240]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	761a      	strb	r2, [r3, #24]
	pDHCPMSG->giaddr[1] = 0;
 8002bca:	4b3a      	ldr	r3, [pc, #232]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	765a      	strb	r2, [r3, #25]
	pDHCPMSG->giaddr[2] = 0;
 8002bd2:	4b38      	ldr	r3, [pc, #224]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	769a      	strb	r2, [r3, #26]
	pDHCPMSG->giaddr[3] = 0;
 8002bda:	4b36      	ldr	r3, [pc, #216]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2200      	movs	r2, #0
 8002be0:	76da      	strb	r2, [r3, #27]

	pDHCPMSG->chaddr[0] = DHCP_CHADDR[0];
 8002be2:	4b34      	ldr	r3, [pc, #208]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a35      	ldr	r2, [pc, #212]	; (8002cbc <makeDHCPMSG+0x1e8>)
 8002be8:	7812      	ldrb	r2, [r2, #0]
 8002bea:	771a      	strb	r2, [r3, #28]
	pDHCPMSG->chaddr[1] = DHCP_CHADDR[1];
 8002bec:	4b31      	ldr	r3, [pc, #196]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a32      	ldr	r2, [pc, #200]	; (8002cbc <makeDHCPMSG+0x1e8>)
 8002bf2:	7852      	ldrb	r2, [r2, #1]
 8002bf4:	775a      	strb	r2, [r3, #29]
	pDHCPMSG->chaddr[2] = DHCP_CHADDR[2];
 8002bf6:	4b2f      	ldr	r3, [pc, #188]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a30      	ldr	r2, [pc, #192]	; (8002cbc <makeDHCPMSG+0x1e8>)
 8002bfc:	7892      	ldrb	r2, [r2, #2]
 8002bfe:	779a      	strb	r2, [r3, #30]
	pDHCPMSG->chaddr[3] = DHCP_CHADDR[3];
 8002c00:	4b2c      	ldr	r3, [pc, #176]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a2d      	ldr	r2, [pc, #180]	; (8002cbc <makeDHCPMSG+0x1e8>)
 8002c06:	78d2      	ldrb	r2, [r2, #3]
 8002c08:	77da      	strb	r2, [r3, #31]
	pDHCPMSG->chaddr[4] = DHCP_CHADDR[4];
 8002c0a:	4b2a      	ldr	r3, [pc, #168]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a2b      	ldr	r2, [pc, #172]	; (8002cbc <makeDHCPMSG+0x1e8>)
 8002c10:	7912      	ldrb	r2, [r2, #4]
 8002c12:	f883 2020 	strb.w	r2, [r3, #32]
	pDHCPMSG->chaddr[5] = DHCP_CHADDR[5];
 8002c16:	4b27      	ldr	r3, [pc, #156]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a28      	ldr	r2, [pc, #160]	; (8002cbc <makeDHCPMSG+0x1e8>)
 8002c1c:	7952      	ldrb	r2, [r2, #5]
 8002c1e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	for (i = 6; i < 16; i++)  pDHCPMSG->chaddr[i] = 0;
 8002c22:	2306      	movs	r3, #6
 8002c24:	73fb      	strb	r3, [r7, #15]
 8002c26:	e008      	b.n	8002c3a <makeDHCPMSG+0x166>
 8002c28:	4b22      	ldr	r3, [pc, #136]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	7bfb      	ldrb	r3, [r7, #15]
 8002c2e:	4413      	add	r3, r2
 8002c30:	2200      	movs	r2, #0
 8002c32:	771a      	strb	r2, [r3, #28]
 8002c34:	7bfb      	ldrb	r3, [r7, #15]
 8002c36:	3301      	adds	r3, #1
 8002c38:	73fb      	strb	r3, [r7, #15]
 8002c3a:	7bfb      	ldrb	r3, [r7, #15]
 8002c3c:	2b0f      	cmp	r3, #15
 8002c3e:	d9f3      	bls.n	8002c28 <makeDHCPMSG+0x154>
	for (i = 0; i < 64; i++)  pDHCPMSG->sname[i]  = 0;
 8002c40:	2300      	movs	r3, #0
 8002c42:	73fb      	strb	r3, [r7, #15]
 8002c44:	e009      	b.n	8002c5a <makeDHCPMSG+0x186>
 8002c46:	4b1b      	ldr	r3, [pc, #108]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	7bfb      	ldrb	r3, [r7, #15]
 8002c4c:	4413      	add	r3, r2
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8002c54:	7bfb      	ldrb	r3, [r7, #15]
 8002c56:	3301      	adds	r3, #1
 8002c58:	73fb      	strb	r3, [r7, #15]
 8002c5a:	7bfb      	ldrb	r3, [r7, #15]
 8002c5c:	2b3f      	cmp	r3, #63	; 0x3f
 8002c5e:	d9f2      	bls.n	8002c46 <makeDHCPMSG+0x172>
	for (i = 0; i < 128; i++) pDHCPMSG->file[i]   = 0;
 8002c60:	2300      	movs	r3, #0
 8002c62:	73fb      	strb	r3, [r7, #15]
 8002c64:	e009      	b.n	8002c7a <makeDHCPMSG+0x1a6>
 8002c66:	4b13      	ldr	r3, [pc, #76]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	7bfb      	ldrb	r3, [r7, #15]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 8002c74:	7bfb      	ldrb	r3, [r7, #15]
 8002c76:	3301      	adds	r3, #1
 8002c78:	73fb      	strb	r3, [r7, #15]
 8002c7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	daf1      	bge.n	8002c66 <makeDHCPMSG+0x192>

	// MAGIC_COOKIE
	pDHCPMSG->OPT[0] = (uint8_t)((MAGIC_COOKIE & 0xFF000000) >> 24);
 8002c82:	4b0c      	ldr	r3, [pc, #48]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2263      	movs	r2, #99	; 0x63
 8002c88:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[1] = (uint8_t)((MAGIC_COOKIE & 0x00FF0000) >> 16);
 8002c8c:	4b09      	ldr	r3, [pc, #36]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2282      	movs	r2, #130	; 0x82
 8002c92:	f883 20ed 	strb.w	r2, [r3, #237]	; 0xed
	pDHCPMSG->OPT[2] = (uint8_t)((MAGIC_COOKIE & 0x0000FF00) >>  8);
 8002c96:	4b07      	ldr	r3, [pc, #28]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2253      	movs	r2, #83	; 0x53
 8002c9c:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
	pDHCPMSG->OPT[3] = (uint8_t) (MAGIC_COOKIE & 0x000000FF) >>  0;
 8002ca0:	4b04      	ldr	r3, [pc, #16]	; (8002cb4 <makeDHCPMSG+0x1e0>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	2263      	movs	r2, #99	; 0x63
 8002ca6:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
}
 8002caa:	bf00      	nop
 8002cac:	3710      	adds	r7, #16
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	200006fc 	.word	0x200006fc
 8002cb8:	200006f8 	.word	0x200006f8
 8002cbc:	20000700 	.word	0x20000700

08002cc0 <send_DHCP_DISCOVER>:

/* SEND DHCP DISCOVER */
void send_DHCP_DISCOVER(void)
{
 8002cc0:	b5b0      	push	{r4, r5, r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af02      	add	r7, sp, #8
	uint16_t i;
	uint8_t ip[4];
	uint16_t k = 0;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	80bb      	strh	r3, [r7, #4]
   
   makeDHCPMSG();
 8002cca:	f7ff ff03 	bl	8002ad4 <makeDHCPMSG>
   DHCP_SIP[0]=0;
 8002cce:	4b56      	ldr	r3, [pc, #344]	; (8002e28 <send_DHCP_DISCOVER+0x168>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	701a      	strb	r2, [r3, #0]
   DHCP_SIP[1]=0;
 8002cd4:	4b54      	ldr	r3, [pc, #336]	; (8002e28 <send_DHCP_DISCOVER+0x168>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	705a      	strb	r2, [r3, #1]
   DHCP_SIP[2]=0;
 8002cda:	4b53      	ldr	r3, [pc, #332]	; (8002e28 <send_DHCP_DISCOVER+0x168>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	709a      	strb	r2, [r3, #2]
   DHCP_SIP[3]=0;
 8002ce0:	4b51      	ldr	r3, [pc, #324]	; (8002e28 <send_DHCP_DISCOVER+0x168>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	70da      	strb	r2, [r3, #3]
   DHCP_REAL_SIP[0]=0;
 8002ce6:	4b51      	ldr	r3, [pc, #324]	; (8002e2c <send_DHCP_DISCOVER+0x16c>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	701a      	strb	r2, [r3, #0]
   DHCP_REAL_SIP[1]=0;
 8002cec:	4b4f      	ldr	r3, [pc, #316]	; (8002e2c <send_DHCP_DISCOVER+0x16c>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	705a      	strb	r2, [r3, #1]
   DHCP_REAL_SIP[2]=0;
 8002cf2:	4b4e      	ldr	r3, [pc, #312]	; (8002e2c <send_DHCP_DISCOVER+0x16c>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	709a      	strb	r2, [r3, #2]
   DHCP_REAL_SIP[3]=0;
 8002cf8:	4b4c      	ldr	r3, [pc, #304]	; (8002e2c <send_DHCP_DISCOVER+0x16c>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	70da      	strb	r2, [r3, #3]

   k = 4;     // because MAGIC_COOKIE already made by makeDHCPMSG()
 8002cfe:	2304      	movs	r3, #4
 8002d00:	80bb      	strh	r3, [r7, #4]
   
	// Option Request Param
	pDHCPMSG->OPT[k++] = dhcpMessageType;
 8002d02:	4b4b      	ldr	r3, [pc, #300]	; (8002e30 <send_DHCP_DISCOVER+0x170>)
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	88bb      	ldrh	r3, [r7, #4]
 8002d08:	1c59      	adds	r1, r3, #1
 8002d0a:	80b9      	strh	r1, [r7, #4]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	2235      	movs	r2, #53	; 0x35
 8002d10:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 8002d14:	4b46      	ldr	r3, [pc, #280]	; (8002e30 <send_DHCP_DISCOVER+0x170>)
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	88bb      	ldrh	r3, [r7, #4]
 8002d1a:	1c59      	adds	r1, r3, #1
 8002d1c:	80b9      	strh	r1, [r7, #4]
 8002d1e:	4413      	add	r3, r2
 8002d20:	2201      	movs	r2, #1
 8002d22:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_DISCOVER;
 8002d26:	4b42      	ldr	r3, [pc, #264]	; (8002e30 <send_DHCP_DISCOVER+0x170>)
 8002d28:	681a      	ldr	r2, [r3, #0]
 8002d2a:	88bb      	ldrh	r3, [r7, #4]
 8002d2c:	1c59      	adds	r1, r3, #1
 8002d2e:	80b9      	strh	r1, [r7, #4]
 8002d30:	4413      	add	r3, r2
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	
	// Client identifier
	pDHCPMSG->OPT[k++] = dhcpClientIdentifier;
 8002d38:	4b3d      	ldr	r3, [pc, #244]	; (8002e30 <send_DHCP_DISCOVER+0x170>)
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	88bb      	ldrh	r3, [r7, #4]
 8002d3e:	1c59      	adds	r1, r3, #1
 8002d40:	80b9      	strh	r1, [r7, #4]
 8002d42:	4413      	add	r3, r2
 8002d44:	223d      	movs	r2, #61	; 0x3d
 8002d46:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x07;
 8002d4a:	4b39      	ldr	r3, [pc, #228]	; (8002e30 <send_DHCP_DISCOVER+0x170>)
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	88bb      	ldrh	r3, [r7, #4]
 8002d50:	1c59      	adds	r1, r3, #1
 8002d52:	80b9      	strh	r1, [r7, #4]
 8002d54:	4413      	add	r3, r2
 8002d56:	2207      	movs	r2, #7
 8002d58:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 8002d5c:	4b34      	ldr	r3, [pc, #208]	; (8002e30 <send_DHCP_DISCOVER+0x170>)
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	88bb      	ldrh	r3, [r7, #4]
 8002d62:	1c59      	adds	r1, r3, #1
 8002d64:	80b9      	strh	r1, [r7, #4]
 8002d66:	4413      	add	r3, r2
 8002d68:	2201      	movs	r2, #1
 8002d6a:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 8002d6e:	4b30      	ldr	r3, [pc, #192]	; (8002e30 <send_DHCP_DISCOVER+0x170>)
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	88bb      	ldrh	r3, [r7, #4]
 8002d74:	1c59      	adds	r1, r3, #1
 8002d76:	80b9      	strh	r1, [r7, #4]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	4b2e      	ldr	r3, [pc, #184]	; (8002e34 <send_DHCP_DISCOVER+0x174>)
 8002d7c:	7819      	ldrb	r1, [r3, #0]
 8002d7e:	1813      	adds	r3, r2, r0
 8002d80:	460a      	mov	r2, r1
 8002d82:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 8002d86:	4b2a      	ldr	r3, [pc, #168]	; (8002e30 <send_DHCP_DISCOVER+0x170>)
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	88bb      	ldrh	r3, [r7, #4]
 8002d8c:	1c59      	adds	r1, r3, #1
 8002d8e:	80b9      	strh	r1, [r7, #4]
 8002d90:	4618      	mov	r0, r3
 8002d92:	4b28      	ldr	r3, [pc, #160]	; (8002e34 <send_DHCP_DISCOVER+0x174>)
 8002d94:	7859      	ldrb	r1, [r3, #1]
 8002d96:	1813      	adds	r3, r2, r0
 8002d98:	460a      	mov	r2, r1
 8002d9a:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 8002d9e:	4b24      	ldr	r3, [pc, #144]	; (8002e30 <send_DHCP_DISCOVER+0x170>)
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	88bb      	ldrh	r3, [r7, #4]
 8002da4:	1c59      	adds	r1, r3, #1
 8002da6:	80b9      	strh	r1, [r7, #4]
 8002da8:	4618      	mov	r0, r3
 8002daa:	4b22      	ldr	r3, [pc, #136]	; (8002e34 <send_DHCP_DISCOVER+0x174>)
 8002dac:	7899      	ldrb	r1, [r3, #2]
 8002dae:	1813      	adds	r3, r2, r0
 8002db0:	460a      	mov	r2, r1
 8002db2:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 8002db6:	4b1e      	ldr	r3, [pc, #120]	; (8002e30 <send_DHCP_DISCOVER+0x170>)
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	88bb      	ldrh	r3, [r7, #4]
 8002dbc:	1c59      	adds	r1, r3, #1
 8002dbe:	80b9      	strh	r1, [r7, #4]
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	4b1c      	ldr	r3, [pc, #112]	; (8002e34 <send_DHCP_DISCOVER+0x174>)
 8002dc4:	78d9      	ldrb	r1, [r3, #3]
 8002dc6:	1813      	adds	r3, r2, r0
 8002dc8:	460a      	mov	r2, r1
 8002dca:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 8002dce:	4b18      	ldr	r3, [pc, #96]	; (8002e30 <send_DHCP_DISCOVER+0x170>)
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	88bb      	ldrh	r3, [r7, #4]
 8002dd4:	1c59      	adds	r1, r3, #1
 8002dd6:	80b9      	strh	r1, [r7, #4]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	4b16      	ldr	r3, [pc, #88]	; (8002e34 <send_DHCP_DISCOVER+0x174>)
 8002ddc:	7919      	ldrb	r1, [r3, #4]
 8002dde:	1813      	adds	r3, r2, r0
 8002de0:	460a      	mov	r2, r1
 8002de2:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 8002de6:	4b12      	ldr	r3, [pc, #72]	; (8002e30 <send_DHCP_DISCOVER+0x170>)
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	88bb      	ldrh	r3, [r7, #4]
 8002dec:	1c59      	adds	r1, r3, #1
 8002dee:	80b9      	strh	r1, [r7, #4]
 8002df0:	4618      	mov	r0, r3
 8002df2:	4b10      	ldr	r3, [pc, #64]	; (8002e34 <send_DHCP_DISCOVER+0x174>)
 8002df4:	7959      	ldrb	r1, [r3, #5]
 8002df6:	1813      	adds	r3, r2, r0
 8002df8:	460a      	mov	r2, r1
 8002dfa:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	
	// host name
	pDHCPMSG->OPT[k++] = hostName;
 8002dfe:	4b0c      	ldr	r3, [pc, #48]	; (8002e30 <send_DHCP_DISCOVER+0x170>)
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	88bb      	ldrh	r3, [r7, #4]
 8002e04:	1c59      	adds	r1, r3, #1
 8002e06:	80b9      	strh	r1, [r7, #4]
 8002e08:	4413      	add	r3, r2
 8002e0a:	220c      	movs	r2, #12
 8002e0c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0;          // fill zero length of hostname 
 8002e10:	4b07      	ldr	r3, [pc, #28]	; (8002e30 <send_DHCP_DISCOVER+0x170>)
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	88bb      	ldrh	r3, [r7, #4]
 8002e16:	1c59      	adds	r1, r3, #1
 8002e18:	80b9      	strh	r1, [r7, #4]
 8002e1a:	4413      	add	r3, r2
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	for(i = 0 ; HOST_NAME[i] != 0; i++)
 8002e22:	2300      	movs	r3, #0
 8002e24:	80fb      	strh	r3, [r7, #6]
 8002e26:	e017      	b.n	8002e58 <send_DHCP_DISCOVER+0x198>
 8002e28:	200005cc 	.word	0x200005cc
 8002e2c:	200005d0 	.word	0x200005d0
 8002e30:	200006fc 	.word	0x200006fc
 8002e34:	20000700 	.word	0x20000700
   	pDHCPMSG->OPT[k++] = HOST_NAME[i];
 8002e38:	88f9      	ldrh	r1, [r7, #6]
 8002e3a:	4b89      	ldr	r3, [pc, #548]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	88bb      	ldrh	r3, [r7, #4]
 8002e40:	1c58      	adds	r0, r3, #1
 8002e42:	80b8      	strh	r0, [r7, #4]
 8002e44:	4618      	mov	r0, r3
 8002e46:	4b87      	ldr	r3, [pc, #540]	; (8003064 <send_DHCP_DISCOVER+0x3a4>)
 8002e48:	5c59      	ldrb	r1, [r3, r1]
 8002e4a:	1813      	adds	r3, r2, r0
 8002e4c:	460a      	mov	r2, r1
 8002e4e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	for(i = 0 ; HOST_NAME[i] != 0; i++)
 8002e52:	88fb      	ldrh	r3, [r7, #6]
 8002e54:	3301      	adds	r3, #1
 8002e56:	80fb      	strh	r3, [r7, #6]
 8002e58:	88fb      	ldrh	r3, [r7, #6]
 8002e5a:	4a82      	ldr	r2, [pc, #520]	; (8003064 <send_DHCP_DISCOVER+0x3a4>)
 8002e5c:	5cd3      	ldrb	r3, [r2, r3]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d1ea      	bne.n	8002e38 <send_DHCP_DISCOVER+0x178>
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3] >> 4); 
 8002e62:	4b81      	ldr	r3, [pc, #516]	; (8003068 <send_DHCP_DISCOVER+0x3a8>)
 8002e64:	78db      	ldrb	r3, [r3, #3]
 8002e66:	091b      	lsrs	r3, r3, #4
 8002e68:	b2da      	uxtb	r2, r3
 8002e6a:	4b7d      	ldr	r3, [pc, #500]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002e6c:	681c      	ldr	r4, [r3, #0]
 8002e6e:	88bb      	ldrh	r3, [r7, #4]
 8002e70:	1c59      	adds	r1, r3, #1
 8002e72:	80b9      	strh	r1, [r7, #4]
 8002e74:	461d      	mov	r5, r3
 8002e76:	4610      	mov	r0, r2
 8002e78:	f001 fa9a 	bl	80043b0 <NibbleToHex>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	461a      	mov	r2, r3
 8002e80:	1963      	adds	r3, r4, r5
 8002e82:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3]);
 8002e86:	4b78      	ldr	r3, [pc, #480]	; (8003068 <send_DHCP_DISCOVER+0x3a8>)
 8002e88:	78da      	ldrb	r2, [r3, #3]
 8002e8a:	4b75      	ldr	r3, [pc, #468]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002e8c:	681c      	ldr	r4, [r3, #0]
 8002e8e:	88bb      	ldrh	r3, [r7, #4]
 8002e90:	1c59      	adds	r1, r3, #1
 8002e92:	80b9      	strh	r1, [r7, #4]
 8002e94:	461d      	mov	r5, r3
 8002e96:	4610      	mov	r0, r2
 8002e98:	f001 fa8a 	bl	80043b0 <NibbleToHex>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	1963      	adds	r3, r4, r5
 8002ea2:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4] >> 4); 
 8002ea6:	4b70      	ldr	r3, [pc, #448]	; (8003068 <send_DHCP_DISCOVER+0x3a8>)
 8002ea8:	791b      	ldrb	r3, [r3, #4]
 8002eaa:	091b      	lsrs	r3, r3, #4
 8002eac:	b2da      	uxtb	r2, r3
 8002eae:	4b6c      	ldr	r3, [pc, #432]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002eb0:	681c      	ldr	r4, [r3, #0]
 8002eb2:	88bb      	ldrh	r3, [r7, #4]
 8002eb4:	1c59      	adds	r1, r3, #1
 8002eb6:	80b9      	strh	r1, [r7, #4]
 8002eb8:	461d      	mov	r5, r3
 8002eba:	4610      	mov	r0, r2
 8002ebc:	f001 fa78 	bl	80043b0 <NibbleToHex>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	1963      	adds	r3, r4, r5
 8002ec6:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4]);
 8002eca:	4b67      	ldr	r3, [pc, #412]	; (8003068 <send_DHCP_DISCOVER+0x3a8>)
 8002ecc:	791a      	ldrb	r2, [r3, #4]
 8002ece:	4b64      	ldr	r3, [pc, #400]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002ed0:	681c      	ldr	r4, [r3, #0]
 8002ed2:	88bb      	ldrh	r3, [r7, #4]
 8002ed4:	1c59      	adds	r1, r3, #1
 8002ed6:	80b9      	strh	r1, [r7, #4]
 8002ed8:	461d      	mov	r5, r3
 8002eda:	4610      	mov	r0, r2
 8002edc:	f001 fa68 	bl	80043b0 <NibbleToHex>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	1963      	adds	r3, r4, r5
 8002ee6:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5] >> 4); 
 8002eea:	4b5f      	ldr	r3, [pc, #380]	; (8003068 <send_DHCP_DISCOVER+0x3a8>)
 8002eec:	795b      	ldrb	r3, [r3, #5]
 8002eee:	091b      	lsrs	r3, r3, #4
 8002ef0:	b2da      	uxtb	r2, r3
 8002ef2:	4b5b      	ldr	r3, [pc, #364]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002ef4:	681c      	ldr	r4, [r3, #0]
 8002ef6:	88bb      	ldrh	r3, [r7, #4]
 8002ef8:	1c59      	adds	r1, r3, #1
 8002efa:	80b9      	strh	r1, [r7, #4]
 8002efc:	461d      	mov	r5, r3
 8002efe:	4610      	mov	r0, r2
 8002f00:	f001 fa56 	bl	80043b0 <NibbleToHex>
 8002f04:	4603      	mov	r3, r0
 8002f06:	461a      	mov	r2, r3
 8002f08:	1963      	adds	r3, r4, r5
 8002f0a:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5]);
 8002f0e:	4b56      	ldr	r3, [pc, #344]	; (8003068 <send_DHCP_DISCOVER+0x3a8>)
 8002f10:	795a      	ldrb	r2, [r3, #5]
 8002f12:	4b53      	ldr	r3, [pc, #332]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002f14:	681c      	ldr	r4, [r3, #0]
 8002f16:	88bb      	ldrh	r3, [r7, #4]
 8002f18:	1c59      	adds	r1, r3, #1
 8002f1a:	80b9      	strh	r1, [r7, #4]
 8002f1c:	461d      	mov	r5, r3
 8002f1e:	4610      	mov	r0, r2
 8002f20:	f001 fa46 	bl	80043b0 <NibbleToHex>
 8002f24:	4603      	mov	r3, r0
 8002f26:	461a      	mov	r2, r3
 8002f28:	1963      	adds	r3, r4, r5
 8002f2a:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k - (i+6+1)] = i+6; // length of hostname
 8002f2e:	88fb      	ldrh	r3, [r7, #6]
 8002f30:	b2d9      	uxtb	r1, r3
 8002f32:	4b4b      	ldr	r3, [pc, #300]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	88b8      	ldrh	r0, [r7, #4]
 8002f38:	88fb      	ldrh	r3, [r7, #6]
 8002f3a:	3307      	adds	r3, #7
 8002f3c:	1ac3      	subs	r3, r0, r3
 8002f3e:	3106      	adds	r1, #6
 8002f40:	b2c9      	uxtb	r1, r1
 8002f42:	4413      	add	r3, r2
 8002f44:	460a      	mov	r2, r1
 8002f46:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	pDHCPMSG->OPT[k++] = dhcpParamRequest;
 8002f4a:	4b45      	ldr	r3, [pc, #276]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	88bb      	ldrh	r3, [r7, #4]
 8002f50:	1c59      	adds	r1, r3, #1
 8002f52:	80b9      	strh	r1, [r7, #4]
 8002f54:	4413      	add	r3, r2
 8002f56:	2237      	movs	r2, #55	; 0x37
 8002f58:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x08;	// length of request
 8002f5c:	4b40      	ldr	r3, [pc, #256]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	88bb      	ldrh	r3, [r7, #4]
 8002f62:	1c59      	adds	r1, r3, #1
 8002f64:	80b9      	strh	r1, [r7, #4]
 8002f66:	4413      	add	r3, r2
 8002f68:	2208      	movs	r2, #8
 8002f6a:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = subnetMask;
 8002f6e:	4b3c      	ldr	r3, [pc, #240]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	88bb      	ldrh	r3, [r7, #4]
 8002f74:	1c59      	adds	r1, r3, #1
 8002f76:	80b9      	strh	r1, [r7, #4]
 8002f78:	4413      	add	r3, r2
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = routersOnSubnet;
 8002f80:	4b37      	ldr	r3, [pc, #220]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	88bb      	ldrh	r3, [r7, #4]
 8002f86:	1c59      	adds	r1, r3, #1
 8002f88:	80b9      	strh	r1, [r7, #4]
 8002f8a:	4413      	add	r3, r2
 8002f8c:	2203      	movs	r2, #3
 8002f8e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dns;
 8002f92:	4b33      	ldr	r3, [pc, #204]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	88bb      	ldrh	r3, [r7, #4]
 8002f98:	1c59      	adds	r1, r3, #1
 8002f9a:	80b9      	strh	r1, [r7, #4]
 8002f9c:	4413      	add	r3, r2
 8002f9e:	2206      	movs	r2, #6
 8002fa0:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = domainName;
 8002fa4:	4b2e      	ldr	r3, [pc, #184]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	88bb      	ldrh	r3, [r7, #4]
 8002faa:	1c59      	adds	r1, r3, #1
 8002fac:	80b9      	strh	r1, [r7, #4]
 8002fae:	4413      	add	r3, r2
 8002fb0:	220f      	movs	r2, #15
 8002fb2:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dhcpT1value;
 8002fb6:	4b2a      	ldr	r3, [pc, #168]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	88bb      	ldrh	r3, [r7, #4]
 8002fbc:	1c59      	adds	r1, r3, #1
 8002fbe:	80b9      	strh	r1, [r7, #4]
 8002fc0:	4413      	add	r3, r2
 8002fc2:	223a      	movs	r2, #58	; 0x3a
 8002fc4:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dhcpT2value;
 8002fc8:	4b25      	ldr	r3, [pc, #148]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	88bb      	ldrh	r3, [r7, #4]
 8002fce:	1c59      	adds	r1, r3, #1
 8002fd0:	80b9      	strh	r1, [r7, #4]
 8002fd2:	4413      	add	r3, r2
 8002fd4:	223b      	movs	r2, #59	; 0x3b
 8002fd6:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dhcpZabbixServerIP;
 8002fda:	4b21      	ldr	r3, [pc, #132]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	88bb      	ldrh	r3, [r7, #4]
 8002fe0:	1c59      	adds	r1, r3, #1
 8002fe2:	80b9      	strh	r1, [r7, #4]
 8002fe4:	4413      	add	r3, r2
 8002fe6:	22e0      	movs	r2, #224	; 0xe0
 8002fe8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dhcpZabbixHostName;
 8002fec:	4b1c      	ldr	r3, [pc, #112]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	88bb      	ldrh	r3, [r7, #4]
 8002ff2:	1c59      	adds	r1, r3, #1
 8002ff4:	80b9      	strh	r1, [r7, #4]
 8002ff6:	4413      	add	r3, r2
 8002ff8:	22e1      	movs	r2, #225	; 0xe1
 8002ffa:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = endOption;
 8002ffe:	4b18      	ldr	r3, [pc, #96]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	88bb      	ldrh	r3, [r7, #4]
 8003004:	1c59      	adds	r1, r3, #1
 8003006:	80b9      	strh	r1, [r7, #4]
 8003008:	4413      	add	r3, r2
 800300a:	22ff      	movs	r2, #255	; 0xff
 800300c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	for (i = k; i < OPT_SIZE; i++) pDHCPMSG->OPT[i] = 0;
 8003010:	88bb      	ldrh	r3, [r7, #4]
 8003012:	80fb      	strh	r3, [r7, #6]
 8003014:	e009      	b.n	800302a <send_DHCP_DISCOVER+0x36a>
 8003016:	4b12      	ldr	r3, [pc, #72]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	88fb      	ldrh	r3, [r7, #6]
 800301c:	4413      	add	r3, r2
 800301e:	2200      	movs	r2, #0
 8003020:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 8003024:	88fb      	ldrh	r3, [r7, #6]
 8003026:	3301      	adds	r3, #1
 8003028:	80fb      	strh	r3, [r7, #6]
 800302a:	88fb      	ldrh	r3, [r7, #6]
 800302c:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 8003030:	d3f1      	bcc.n	8003016 <send_DHCP_DISCOVER+0x356>

	// send broadcasting packet
	ip[0] = 255;
 8003032:	23ff      	movs	r3, #255	; 0xff
 8003034:	703b      	strb	r3, [r7, #0]
	ip[1] = 255;
 8003036:	23ff      	movs	r3, #255	; 0xff
 8003038:	707b      	strb	r3, [r7, #1]
	ip[2] = 255;
 800303a:	23ff      	movs	r3, #255	; 0xff
 800303c:	70bb      	strb	r3, [r7, #2]
	ip[3] = 255;
 800303e:	23ff      	movs	r3, #255	; 0xff
 8003040:	70fb      	strb	r3, [r7, #3]

#ifdef _DHCP_DEBUG_
	printf("> Send DHCP_DISCOVER\r\n");
#endif

	sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
 8003042:	4b0a      	ldr	r3, [pc, #40]	; (800306c <send_DHCP_DISCOVER+0x3ac>)
 8003044:	7818      	ldrb	r0, [r3, #0]
 8003046:	4b06      	ldr	r3, [pc, #24]	; (8003060 <send_DHCP_DISCOVER+0x3a0>)
 8003048:	6819      	ldr	r1, [r3, #0]
 800304a:	463b      	mov	r3, r7
 800304c:	2243      	movs	r2, #67	; 0x43
 800304e:	9200      	str	r2, [sp, #0]
 8003050:	f44f 7209 	mov.w	r2, #548	; 0x224
 8003054:	f003 fddc 	bl	8006c10 <sendto>
}
 8003058:	bf00      	nop
 800305a:	3708      	adds	r7, #8
 800305c:	46bd      	mov	sp, r7
 800305e:	bdb0      	pop	{r4, r5, r7, pc}
 8003060:	200006fc 	.word	0x200006fc
 8003064:	20000008 	.word	0x20000008
 8003068:	20000700 	.word	0x20000700
 800306c:	200005c8 	.word	0x200005c8

08003070 <send_DHCP_REQUEST>:

/* SEND DHCP REQUEST */
void send_DHCP_REQUEST(void)
{
 8003070:	b5b0      	push	{r4, r5, r7, lr}
 8003072:	b086      	sub	sp, #24
 8003074:	af02      	add	r7, sp, #8
	int i;
	uint8_t ip[4];
	uint16_t k = 0;
 8003076:	2300      	movs	r3, #0
 8003078:	817b      	strh	r3, [r7, #10]

   makeDHCPMSG();
 800307a:	f7ff fd2b 	bl	8002ad4 <makeDHCPMSG>

   if(dhcp_state == STATE_DHCP_LEASED || dhcp_state == STATE_DHCP_REREQUEST)
 800307e:	4b1b      	ldr	r3, [pc, #108]	; (80030ec <send_DHCP_REQUEST+0x7c>)
 8003080:	f993 3000 	ldrsb.w	r3, [r3]
 8003084:	2b03      	cmp	r3, #3
 8003086:	d004      	beq.n	8003092 <send_DHCP_REQUEST+0x22>
 8003088:	4b18      	ldr	r3, [pc, #96]	; (80030ec <send_DHCP_REQUEST+0x7c>)
 800308a:	f993 3000 	ldrsb.w	r3, [r3]
 800308e:	2b04      	cmp	r3, #4
 8003090:	d134      	bne.n	80030fc <send_DHCP_REQUEST+0x8c>
   {
   	*((uint8_t*)(&pDHCPMSG->flags))   = ((DHCP_FLAGSUNICAST & 0xFF00)>> 8);
 8003092:	4b17      	ldr	r3, [pc, #92]	; (80030f0 <send_DHCP_REQUEST+0x80>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	330a      	adds	r3, #10
 8003098:	2200      	movs	r2, #0
 800309a:	701a      	strb	r2, [r3, #0]
   	*((uint8_t*)(&pDHCPMSG->flags)+1) = (DHCP_FLAGSUNICAST & 0x00FF);
 800309c:	4b14      	ldr	r3, [pc, #80]	; (80030f0 <send_DHCP_REQUEST+0x80>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	330a      	adds	r3, #10
 80030a2:	3301      	adds	r3, #1
 80030a4:	2200      	movs	r2, #0
 80030a6:	701a      	strb	r2, [r3, #0]
   	pDHCPMSG->ciaddr[0] = DHCP_allocated_ip[0];
 80030a8:	4b11      	ldr	r3, [pc, #68]	; (80030f0 <send_DHCP_REQUEST+0x80>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a11      	ldr	r2, [pc, #68]	; (80030f4 <send_DHCP_REQUEST+0x84>)
 80030ae:	7812      	ldrb	r2, [r2, #0]
 80030b0:	731a      	strb	r2, [r3, #12]
   	pDHCPMSG->ciaddr[1] = DHCP_allocated_ip[1];
 80030b2:	4b0f      	ldr	r3, [pc, #60]	; (80030f0 <send_DHCP_REQUEST+0x80>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a0f      	ldr	r2, [pc, #60]	; (80030f4 <send_DHCP_REQUEST+0x84>)
 80030b8:	7852      	ldrb	r2, [r2, #1]
 80030ba:	735a      	strb	r2, [r3, #13]
   	pDHCPMSG->ciaddr[2] = DHCP_allocated_ip[2];
 80030bc:	4b0c      	ldr	r3, [pc, #48]	; (80030f0 <send_DHCP_REQUEST+0x80>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a0c      	ldr	r2, [pc, #48]	; (80030f4 <send_DHCP_REQUEST+0x84>)
 80030c2:	7892      	ldrb	r2, [r2, #2]
 80030c4:	739a      	strb	r2, [r3, #14]
   	pDHCPMSG->ciaddr[3] = DHCP_allocated_ip[3];
 80030c6:	4b0a      	ldr	r3, [pc, #40]	; (80030f0 <send_DHCP_REQUEST+0x80>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a0a      	ldr	r2, [pc, #40]	; (80030f4 <send_DHCP_REQUEST+0x84>)
 80030cc:	78d2      	ldrb	r2, [r2, #3]
 80030ce:	73da      	strb	r2, [r3, #15]
   	ip[0] = DHCP_SIP[0];
 80030d0:	4b09      	ldr	r3, [pc, #36]	; (80030f8 <send_DHCP_REQUEST+0x88>)
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	713b      	strb	r3, [r7, #4]
   	ip[1] = DHCP_SIP[1];
 80030d6:	4b08      	ldr	r3, [pc, #32]	; (80030f8 <send_DHCP_REQUEST+0x88>)
 80030d8:	785b      	ldrb	r3, [r3, #1]
 80030da:	717b      	strb	r3, [r7, #5]
   	ip[2] = DHCP_SIP[2];
 80030dc:	4b06      	ldr	r3, [pc, #24]	; (80030f8 <send_DHCP_REQUEST+0x88>)
 80030de:	789b      	ldrb	r3, [r3, #2]
 80030e0:	71bb      	strb	r3, [r7, #6]
   	ip[3] = DHCP_SIP[3];   	   	   	
 80030e2:	4b05      	ldr	r3, [pc, #20]	; (80030f8 <send_DHCP_REQUEST+0x88>)
 80030e4:	78db      	ldrb	r3, [r3, #3]
 80030e6:	71fb      	strb	r3, [r7, #7]
 80030e8:	e010      	b.n	800310c <send_DHCP_REQUEST+0x9c>
 80030ea:	bf00      	nop
 80030ec:	200006f0 	.word	0x200006f0
 80030f0:	200006fc 	.word	0x200006fc
 80030f4:	200005d8 	.word	0x200005d8
 80030f8:	200005cc 	.word	0x200005cc
   }
   else
   {
   	ip[0] = 255;
 80030fc:	23ff      	movs	r3, #255	; 0xff
 80030fe:	713b      	strb	r3, [r7, #4]
   	ip[1] = 255;
 8003100:	23ff      	movs	r3, #255	; 0xff
 8003102:	717b      	strb	r3, [r7, #5]
   	ip[2] = 255;
 8003104:	23ff      	movs	r3, #255	; 0xff
 8003106:	71bb      	strb	r3, [r7, #6]
   	ip[3] = 255;   	   	   	
 8003108:	23ff      	movs	r3, #255	; 0xff
 800310a:	71fb      	strb	r3, [r7, #7]
   }
   
   k = 4;      // because MAGIC_COOKIE already made by makeDHCPMSG()
 800310c:	2304      	movs	r3, #4
 800310e:	817b      	strh	r3, [r7, #10]
	
	// Option Request Param.
	pDHCPMSG->OPT[k++] = dhcpMessageType;
 8003110:	4b8d      	ldr	r3, [pc, #564]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	897b      	ldrh	r3, [r7, #10]
 8003116:	1c59      	adds	r1, r3, #1
 8003118:	8179      	strh	r1, [r7, #10]
 800311a:	4413      	add	r3, r2
 800311c:	2235      	movs	r2, #53	; 0x35
 800311e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 8003122:	4b89      	ldr	r3, [pc, #548]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	897b      	ldrh	r3, [r7, #10]
 8003128:	1c59      	adds	r1, r3, #1
 800312a:	8179      	strh	r1, [r7, #10]
 800312c:	4413      	add	r3, r2
 800312e:	2201      	movs	r2, #1
 8003130:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_REQUEST;
 8003134:	4b84      	ldr	r3, [pc, #528]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	897b      	ldrh	r3, [r7, #10]
 800313a:	1c59      	adds	r1, r3, #1
 800313c:	8179      	strh	r1, [r7, #10]
 800313e:	4413      	add	r3, r2
 8003140:	2203      	movs	r2, #3
 8003142:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	pDHCPMSG->OPT[k++] = dhcpClientIdentifier;
 8003146:	4b80      	ldr	r3, [pc, #512]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	897b      	ldrh	r3, [r7, #10]
 800314c:	1c59      	adds	r1, r3, #1
 800314e:	8179      	strh	r1, [r7, #10]
 8003150:	4413      	add	r3, r2
 8003152:	223d      	movs	r2, #61	; 0x3d
 8003154:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x07;
 8003158:	4b7b      	ldr	r3, [pc, #492]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	897b      	ldrh	r3, [r7, #10]
 800315e:	1c59      	adds	r1, r3, #1
 8003160:	8179      	strh	r1, [r7, #10]
 8003162:	4413      	add	r3, r2
 8003164:	2207      	movs	r2, #7
 8003166:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 800316a:	4b77      	ldr	r3, [pc, #476]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	897b      	ldrh	r3, [r7, #10]
 8003170:	1c59      	adds	r1, r3, #1
 8003172:	8179      	strh	r1, [r7, #10]
 8003174:	4413      	add	r3, r2
 8003176:	2201      	movs	r2, #1
 8003178:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 800317c:	4b72      	ldr	r3, [pc, #456]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	897b      	ldrh	r3, [r7, #10]
 8003182:	1c59      	adds	r1, r3, #1
 8003184:	8179      	strh	r1, [r7, #10]
 8003186:	4618      	mov	r0, r3
 8003188:	4b70      	ldr	r3, [pc, #448]	; (800334c <send_DHCP_REQUEST+0x2dc>)
 800318a:	7819      	ldrb	r1, [r3, #0]
 800318c:	1813      	adds	r3, r2, r0
 800318e:	460a      	mov	r2, r1
 8003190:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 8003194:	4b6c      	ldr	r3, [pc, #432]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	897b      	ldrh	r3, [r7, #10]
 800319a:	1c59      	adds	r1, r3, #1
 800319c:	8179      	strh	r1, [r7, #10]
 800319e:	4618      	mov	r0, r3
 80031a0:	4b6a      	ldr	r3, [pc, #424]	; (800334c <send_DHCP_REQUEST+0x2dc>)
 80031a2:	7859      	ldrb	r1, [r3, #1]
 80031a4:	1813      	adds	r3, r2, r0
 80031a6:	460a      	mov	r2, r1
 80031a8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 80031ac:	4b66      	ldr	r3, [pc, #408]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	897b      	ldrh	r3, [r7, #10]
 80031b2:	1c59      	adds	r1, r3, #1
 80031b4:	8179      	strh	r1, [r7, #10]
 80031b6:	4618      	mov	r0, r3
 80031b8:	4b64      	ldr	r3, [pc, #400]	; (800334c <send_DHCP_REQUEST+0x2dc>)
 80031ba:	7899      	ldrb	r1, [r3, #2]
 80031bc:	1813      	adds	r3, r2, r0
 80031be:	460a      	mov	r2, r1
 80031c0:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 80031c4:	4b60      	ldr	r3, [pc, #384]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	897b      	ldrh	r3, [r7, #10]
 80031ca:	1c59      	adds	r1, r3, #1
 80031cc:	8179      	strh	r1, [r7, #10]
 80031ce:	4618      	mov	r0, r3
 80031d0:	4b5e      	ldr	r3, [pc, #376]	; (800334c <send_DHCP_REQUEST+0x2dc>)
 80031d2:	78d9      	ldrb	r1, [r3, #3]
 80031d4:	1813      	adds	r3, r2, r0
 80031d6:	460a      	mov	r2, r1
 80031d8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 80031dc:	4b5a      	ldr	r3, [pc, #360]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	897b      	ldrh	r3, [r7, #10]
 80031e2:	1c59      	adds	r1, r3, #1
 80031e4:	8179      	strh	r1, [r7, #10]
 80031e6:	4618      	mov	r0, r3
 80031e8:	4b58      	ldr	r3, [pc, #352]	; (800334c <send_DHCP_REQUEST+0x2dc>)
 80031ea:	7919      	ldrb	r1, [r3, #4]
 80031ec:	1813      	adds	r3, r2, r0
 80031ee:	460a      	mov	r2, r1
 80031f0:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 80031f4:	4b54      	ldr	r3, [pc, #336]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	897b      	ldrh	r3, [r7, #10]
 80031fa:	1c59      	adds	r1, r3, #1
 80031fc:	8179      	strh	r1, [r7, #10]
 80031fe:	4618      	mov	r0, r3
 8003200:	4b52      	ldr	r3, [pc, #328]	; (800334c <send_DHCP_REQUEST+0x2dc>)
 8003202:	7959      	ldrb	r1, [r3, #5]
 8003204:	1813      	adds	r3, r2, r0
 8003206:	460a      	mov	r2, r1
 8003208:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

   if(ip[3] == 255)  // if(dchp_state == STATE_DHCP_LEASED || dchp_state == DHCP_REREQUEST_STATE)
 800320c:	79fb      	ldrb	r3, [r7, #7]
 800320e:	2bff      	cmp	r3, #255	; 0xff
 8003210:	f040 8084 	bne.w	800331c <send_DHCP_REQUEST+0x2ac>
   {
		pDHCPMSG->OPT[k++] = dhcpRequestedIPaddr;
 8003214:	4b4c      	ldr	r3, [pc, #304]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	897b      	ldrh	r3, [r7, #10]
 800321a:	1c59      	adds	r1, r3, #1
 800321c:	8179      	strh	r1, [r7, #10]
 800321e:	4413      	add	r3, r2
 8003220:	2232      	movs	r2, #50	; 0x32
 8003222:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = 0x04;
 8003226:	4b48      	ldr	r3, [pc, #288]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	897b      	ldrh	r3, [r7, #10]
 800322c:	1c59      	adds	r1, r3, #1
 800322e:	8179      	strh	r1, [r7, #10]
 8003230:	4413      	add	r3, r2
 8003232:	2204      	movs	r2, #4
 8003234:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_allocated_ip[0];
 8003238:	4b43      	ldr	r3, [pc, #268]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	897b      	ldrh	r3, [r7, #10]
 800323e:	1c59      	adds	r1, r3, #1
 8003240:	8179      	strh	r1, [r7, #10]
 8003242:	4618      	mov	r0, r3
 8003244:	4b42      	ldr	r3, [pc, #264]	; (8003350 <send_DHCP_REQUEST+0x2e0>)
 8003246:	7819      	ldrb	r1, [r3, #0]
 8003248:	1813      	adds	r3, r2, r0
 800324a:	460a      	mov	r2, r1
 800324c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_allocated_ip[1];
 8003250:	4b3d      	ldr	r3, [pc, #244]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	897b      	ldrh	r3, [r7, #10]
 8003256:	1c59      	adds	r1, r3, #1
 8003258:	8179      	strh	r1, [r7, #10]
 800325a:	4618      	mov	r0, r3
 800325c:	4b3c      	ldr	r3, [pc, #240]	; (8003350 <send_DHCP_REQUEST+0x2e0>)
 800325e:	7859      	ldrb	r1, [r3, #1]
 8003260:	1813      	adds	r3, r2, r0
 8003262:	460a      	mov	r2, r1
 8003264:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_allocated_ip[2];
 8003268:	4b37      	ldr	r3, [pc, #220]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	897b      	ldrh	r3, [r7, #10]
 800326e:	1c59      	adds	r1, r3, #1
 8003270:	8179      	strh	r1, [r7, #10]
 8003272:	4618      	mov	r0, r3
 8003274:	4b36      	ldr	r3, [pc, #216]	; (8003350 <send_DHCP_REQUEST+0x2e0>)
 8003276:	7899      	ldrb	r1, [r3, #2]
 8003278:	1813      	adds	r3, r2, r0
 800327a:	460a      	mov	r2, r1
 800327c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_allocated_ip[3];
 8003280:	4b31      	ldr	r3, [pc, #196]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	897b      	ldrh	r3, [r7, #10]
 8003286:	1c59      	adds	r1, r3, #1
 8003288:	8179      	strh	r1, [r7, #10]
 800328a:	4618      	mov	r0, r3
 800328c:	4b30      	ldr	r3, [pc, #192]	; (8003350 <send_DHCP_REQUEST+0x2e0>)
 800328e:	78d9      	ldrb	r1, [r3, #3]
 8003290:	1813      	adds	r3, r2, r0
 8003292:	460a      	mov	r2, r1
 8003294:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	
		pDHCPMSG->OPT[k++] = dhcpServerIdentifier;
 8003298:	4b2b      	ldr	r3, [pc, #172]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	897b      	ldrh	r3, [r7, #10]
 800329e:	1c59      	adds	r1, r3, #1
 80032a0:	8179      	strh	r1, [r7, #10]
 80032a2:	4413      	add	r3, r2
 80032a4:	2236      	movs	r2, #54	; 0x36
 80032a6:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = 0x04;
 80032aa:	4b27      	ldr	r3, [pc, #156]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	897b      	ldrh	r3, [r7, #10]
 80032b0:	1c59      	adds	r1, r3, #1
 80032b2:	8179      	strh	r1, [r7, #10]
 80032b4:	4413      	add	r3, r2
 80032b6:	2204      	movs	r2, #4
 80032b8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_SIP[0];
 80032bc:	4b22      	ldr	r3, [pc, #136]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	897b      	ldrh	r3, [r7, #10]
 80032c2:	1c59      	adds	r1, r3, #1
 80032c4:	8179      	strh	r1, [r7, #10]
 80032c6:	4618      	mov	r0, r3
 80032c8:	4b22      	ldr	r3, [pc, #136]	; (8003354 <send_DHCP_REQUEST+0x2e4>)
 80032ca:	7819      	ldrb	r1, [r3, #0]
 80032cc:	1813      	adds	r3, r2, r0
 80032ce:	460a      	mov	r2, r1
 80032d0:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_SIP[1];
 80032d4:	4b1c      	ldr	r3, [pc, #112]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	897b      	ldrh	r3, [r7, #10]
 80032da:	1c59      	adds	r1, r3, #1
 80032dc:	8179      	strh	r1, [r7, #10]
 80032de:	4618      	mov	r0, r3
 80032e0:	4b1c      	ldr	r3, [pc, #112]	; (8003354 <send_DHCP_REQUEST+0x2e4>)
 80032e2:	7859      	ldrb	r1, [r3, #1]
 80032e4:	1813      	adds	r3, r2, r0
 80032e6:	460a      	mov	r2, r1
 80032e8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_SIP[2];
 80032ec:	4b16      	ldr	r3, [pc, #88]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	897b      	ldrh	r3, [r7, #10]
 80032f2:	1c59      	adds	r1, r3, #1
 80032f4:	8179      	strh	r1, [r7, #10]
 80032f6:	4618      	mov	r0, r3
 80032f8:	4b16      	ldr	r3, [pc, #88]	; (8003354 <send_DHCP_REQUEST+0x2e4>)
 80032fa:	7899      	ldrb	r1, [r3, #2]
 80032fc:	1813      	adds	r3, r2, r0
 80032fe:	460a      	mov	r2, r1
 8003300:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
		pDHCPMSG->OPT[k++] = DHCP_SIP[3];
 8003304:	4b10      	ldr	r3, [pc, #64]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	897b      	ldrh	r3, [r7, #10]
 800330a:	1c59      	adds	r1, r3, #1
 800330c:	8179      	strh	r1, [r7, #10]
 800330e:	4618      	mov	r0, r3
 8003310:	4b10      	ldr	r3, [pc, #64]	; (8003354 <send_DHCP_REQUEST+0x2e4>)
 8003312:	78d9      	ldrb	r1, [r3, #3]
 8003314:	1813      	adds	r3, r2, r0
 8003316:	460a      	mov	r2, r1
 8003318:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	}

	// host name
	pDHCPMSG->OPT[k++] = hostName;
 800331c:	4b0a      	ldr	r3, [pc, #40]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	897b      	ldrh	r3, [r7, #10]
 8003322:	1c59      	adds	r1, r3, #1
 8003324:	8179      	strh	r1, [r7, #10]
 8003326:	4413      	add	r3, r2
 8003328:	220c      	movs	r2, #12
 800332a:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0; // length of hostname
 800332e:	4b06      	ldr	r3, [pc, #24]	; (8003348 <send_DHCP_REQUEST+0x2d8>)
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	897b      	ldrh	r3, [r7, #10]
 8003334:	1c59      	adds	r1, r3, #1
 8003336:	8179      	strh	r1, [r7, #10]
 8003338:	4413      	add	r3, r2
 800333a:	2200      	movs	r2, #0
 800333c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	for(i = 0 ; HOST_NAME[i] != 0; i++)
 8003340:	2300      	movs	r3, #0
 8003342:	60fb      	str	r3, [r7, #12]
 8003344:	e019      	b.n	800337a <send_DHCP_REQUEST+0x30a>
 8003346:	bf00      	nop
 8003348:	200006fc 	.word	0x200006fc
 800334c:	20000700 	.word	0x20000700
 8003350:	200005d8 	.word	0x200005d8
 8003354:	200005cc 	.word	0x200005cc
   	pDHCPMSG->OPT[k++] = HOST_NAME[i];
 8003358:	4b8f      	ldr	r3, [pc, #572]	; (8003598 <send_DHCP_REQUEST+0x528>)
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	897b      	ldrh	r3, [r7, #10]
 800335e:	1c59      	adds	r1, r3, #1
 8003360:	8179      	strh	r1, [r7, #10]
 8003362:	4618      	mov	r0, r3
 8003364:	498d      	ldr	r1, [pc, #564]	; (800359c <send_DHCP_REQUEST+0x52c>)
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	440b      	add	r3, r1
 800336a:	7819      	ldrb	r1, [r3, #0]
 800336c:	1813      	adds	r3, r2, r0
 800336e:	460a      	mov	r2, r1
 8003370:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	for(i = 0 ; HOST_NAME[i] != 0; i++)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	3301      	adds	r3, #1
 8003378:	60fb      	str	r3, [r7, #12]
 800337a:	4a88      	ldr	r2, [pc, #544]	; (800359c <send_DHCP_REQUEST+0x52c>)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	4413      	add	r3, r2
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d1e8      	bne.n	8003358 <send_DHCP_REQUEST+0x2e8>
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3] >> 4); 
 8003386:	4b86      	ldr	r3, [pc, #536]	; (80035a0 <send_DHCP_REQUEST+0x530>)
 8003388:	78db      	ldrb	r3, [r3, #3]
 800338a:	091b      	lsrs	r3, r3, #4
 800338c:	b2da      	uxtb	r2, r3
 800338e:	4b82      	ldr	r3, [pc, #520]	; (8003598 <send_DHCP_REQUEST+0x528>)
 8003390:	681c      	ldr	r4, [r3, #0]
 8003392:	897b      	ldrh	r3, [r7, #10]
 8003394:	1c59      	adds	r1, r3, #1
 8003396:	8179      	strh	r1, [r7, #10]
 8003398:	461d      	mov	r5, r3
 800339a:	4610      	mov	r0, r2
 800339c:	f001 f808 	bl	80043b0 <NibbleToHex>
 80033a0:	4603      	mov	r3, r0
 80033a2:	461a      	mov	r2, r3
 80033a4:	1963      	adds	r3, r4, r5
 80033a6:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[3]);
 80033aa:	4b7d      	ldr	r3, [pc, #500]	; (80035a0 <send_DHCP_REQUEST+0x530>)
 80033ac:	78da      	ldrb	r2, [r3, #3]
 80033ae:	4b7a      	ldr	r3, [pc, #488]	; (8003598 <send_DHCP_REQUEST+0x528>)
 80033b0:	681c      	ldr	r4, [r3, #0]
 80033b2:	897b      	ldrh	r3, [r7, #10]
 80033b4:	1c59      	adds	r1, r3, #1
 80033b6:	8179      	strh	r1, [r7, #10]
 80033b8:	461d      	mov	r5, r3
 80033ba:	4610      	mov	r0, r2
 80033bc:	f000 fff8 	bl	80043b0 <NibbleToHex>
 80033c0:	4603      	mov	r3, r0
 80033c2:	461a      	mov	r2, r3
 80033c4:	1963      	adds	r3, r4, r5
 80033c6:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4] >> 4); 
 80033ca:	4b75      	ldr	r3, [pc, #468]	; (80035a0 <send_DHCP_REQUEST+0x530>)
 80033cc:	791b      	ldrb	r3, [r3, #4]
 80033ce:	091b      	lsrs	r3, r3, #4
 80033d0:	b2da      	uxtb	r2, r3
 80033d2:	4b71      	ldr	r3, [pc, #452]	; (8003598 <send_DHCP_REQUEST+0x528>)
 80033d4:	681c      	ldr	r4, [r3, #0]
 80033d6:	897b      	ldrh	r3, [r7, #10]
 80033d8:	1c59      	adds	r1, r3, #1
 80033da:	8179      	strh	r1, [r7, #10]
 80033dc:	461d      	mov	r5, r3
 80033de:	4610      	mov	r0, r2
 80033e0:	f000 ffe6 	bl	80043b0 <NibbleToHex>
 80033e4:	4603      	mov	r3, r0
 80033e6:	461a      	mov	r2, r3
 80033e8:	1963      	adds	r3, r4, r5
 80033ea:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[4]);
 80033ee:	4b6c      	ldr	r3, [pc, #432]	; (80035a0 <send_DHCP_REQUEST+0x530>)
 80033f0:	791a      	ldrb	r2, [r3, #4]
 80033f2:	4b69      	ldr	r3, [pc, #420]	; (8003598 <send_DHCP_REQUEST+0x528>)
 80033f4:	681c      	ldr	r4, [r3, #0]
 80033f6:	897b      	ldrh	r3, [r7, #10]
 80033f8:	1c59      	adds	r1, r3, #1
 80033fa:	8179      	strh	r1, [r7, #10]
 80033fc:	461d      	mov	r5, r3
 80033fe:	4610      	mov	r0, r2
 8003400:	f000 ffd6 	bl	80043b0 <NibbleToHex>
 8003404:	4603      	mov	r3, r0
 8003406:	461a      	mov	r2, r3
 8003408:	1963      	adds	r3, r4, r5
 800340a:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5] >> 4); 
 800340e:	4b64      	ldr	r3, [pc, #400]	; (80035a0 <send_DHCP_REQUEST+0x530>)
 8003410:	795b      	ldrb	r3, [r3, #5]
 8003412:	091b      	lsrs	r3, r3, #4
 8003414:	b2da      	uxtb	r2, r3
 8003416:	4b60      	ldr	r3, [pc, #384]	; (8003598 <send_DHCP_REQUEST+0x528>)
 8003418:	681c      	ldr	r4, [r3, #0]
 800341a:	897b      	ldrh	r3, [r7, #10]
 800341c:	1c59      	adds	r1, r3, #1
 800341e:	8179      	strh	r1, [r7, #10]
 8003420:	461d      	mov	r5, r3
 8003422:	4610      	mov	r0, r2
 8003424:	f000 ffc4 	bl	80043b0 <NibbleToHex>
 8003428:	4603      	mov	r3, r0
 800342a:	461a      	mov	r2, r3
 800342c:	1963      	adds	r3, r4, r5
 800342e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = NibbleToHex(DHCP_CHADDR[5]);
 8003432:	4b5b      	ldr	r3, [pc, #364]	; (80035a0 <send_DHCP_REQUEST+0x530>)
 8003434:	795a      	ldrb	r2, [r3, #5]
 8003436:	4b58      	ldr	r3, [pc, #352]	; (8003598 <send_DHCP_REQUEST+0x528>)
 8003438:	681c      	ldr	r4, [r3, #0]
 800343a:	897b      	ldrh	r3, [r7, #10]
 800343c:	1c59      	adds	r1, r3, #1
 800343e:	8179      	strh	r1, [r7, #10]
 8003440:	461d      	mov	r5, r3
 8003442:	4610      	mov	r0, r2
 8003444:	f000 ffb4 	bl	80043b0 <NibbleToHex>
 8003448:	4603      	mov	r3, r0
 800344a:	461a      	mov	r2, r3
 800344c:	1963      	adds	r3, r4, r5
 800344e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k - (i+6+1)] = i+6; // length of hostname
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	b2d9      	uxtb	r1, r3
 8003456:	4b50      	ldr	r3, [pc, #320]	; (8003598 <send_DHCP_REQUEST+0x528>)
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	8978      	ldrh	r0, [r7, #10]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	3307      	adds	r3, #7
 8003460:	1ac3      	subs	r3, r0, r3
 8003462:	3106      	adds	r1, #6
 8003464:	b2c9      	uxtb	r1, r1
 8003466:	4413      	add	r3, r2
 8003468:	460a      	mov	r2, r1
 800346a:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	
	pDHCPMSG->OPT[k++] = dhcpParamRequest;
 800346e:	4b4a      	ldr	r3, [pc, #296]	; (8003598 <send_DHCP_REQUEST+0x528>)
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	897b      	ldrh	r3, [r7, #10]
 8003474:	1c59      	adds	r1, r3, #1
 8003476:	8179      	strh	r1, [r7, #10]
 8003478:	4413      	add	r3, r2
 800347a:	2237      	movs	r2, #55	; 0x37
 800347c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x0a;
 8003480:	4b45      	ldr	r3, [pc, #276]	; (8003598 <send_DHCP_REQUEST+0x528>)
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	897b      	ldrh	r3, [r7, #10]
 8003486:	1c59      	adds	r1, r3, #1
 8003488:	8179      	strh	r1, [r7, #10]
 800348a:	4413      	add	r3, r2
 800348c:	220a      	movs	r2, #10
 800348e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = subnetMask;
 8003492:	4b41      	ldr	r3, [pc, #260]	; (8003598 <send_DHCP_REQUEST+0x528>)
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	897b      	ldrh	r3, [r7, #10]
 8003498:	1c59      	adds	r1, r3, #1
 800349a:	8179      	strh	r1, [r7, #10]
 800349c:	4413      	add	r3, r2
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = routersOnSubnet;
 80034a4:	4b3c      	ldr	r3, [pc, #240]	; (8003598 <send_DHCP_REQUEST+0x528>)
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	897b      	ldrh	r3, [r7, #10]
 80034aa:	1c59      	adds	r1, r3, #1
 80034ac:	8179      	strh	r1, [r7, #10]
 80034ae:	4413      	add	r3, r2
 80034b0:	2203      	movs	r2, #3
 80034b2:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dns;
 80034b6:	4b38      	ldr	r3, [pc, #224]	; (8003598 <send_DHCP_REQUEST+0x528>)
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	897b      	ldrh	r3, [r7, #10]
 80034bc:	1c59      	adds	r1, r3, #1
 80034be:	8179      	strh	r1, [r7, #10]
 80034c0:	4413      	add	r3, r2
 80034c2:	2206      	movs	r2, #6
 80034c4:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = domainName;
 80034c8:	4b33      	ldr	r3, [pc, #204]	; (8003598 <send_DHCP_REQUEST+0x528>)
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	897b      	ldrh	r3, [r7, #10]
 80034ce:	1c59      	adds	r1, r3, #1
 80034d0:	8179      	strh	r1, [r7, #10]
 80034d2:	4413      	add	r3, r2
 80034d4:	220f      	movs	r2, #15
 80034d6:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dhcpT1value;
 80034da:	4b2f      	ldr	r3, [pc, #188]	; (8003598 <send_DHCP_REQUEST+0x528>)
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	897b      	ldrh	r3, [r7, #10]
 80034e0:	1c59      	adds	r1, r3, #1
 80034e2:	8179      	strh	r1, [r7, #10]
 80034e4:	4413      	add	r3, r2
 80034e6:	223a      	movs	r2, #58	; 0x3a
 80034e8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dhcpT2value;
 80034ec:	4b2a      	ldr	r3, [pc, #168]	; (8003598 <send_DHCP_REQUEST+0x528>)
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	897b      	ldrh	r3, [r7, #10]
 80034f2:	1c59      	adds	r1, r3, #1
 80034f4:	8179      	strh	r1, [r7, #10]
 80034f6:	4413      	add	r3, r2
 80034f8:	223b      	movs	r2, #59	; 0x3b
 80034fa:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = performRouterDiscovery;
 80034fe:	4b26      	ldr	r3, [pc, #152]	; (8003598 <send_DHCP_REQUEST+0x528>)
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	897b      	ldrh	r3, [r7, #10]
 8003504:	1c59      	adds	r1, r3, #1
 8003506:	8179      	strh	r1, [r7, #10]
 8003508:	4413      	add	r3, r2
 800350a:	221f      	movs	r2, #31
 800350c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = staticRoute;
 8003510:	4b21      	ldr	r3, [pc, #132]	; (8003598 <send_DHCP_REQUEST+0x528>)
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	897b      	ldrh	r3, [r7, #10]
 8003516:	1c59      	adds	r1, r3, #1
 8003518:	8179      	strh	r1, [r7, #10]
 800351a:	4413      	add	r3, r2
 800351c:	2221      	movs	r2, #33	; 0x21
 800351e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dhcpZabbixServerIP;
 8003522:	4b1d      	ldr	r3, [pc, #116]	; (8003598 <send_DHCP_REQUEST+0x528>)
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	897b      	ldrh	r3, [r7, #10]
 8003528:	1c59      	adds	r1, r3, #1
 800352a:	8179      	strh	r1, [r7, #10]
 800352c:	4413      	add	r3, r2
 800352e:	22e0      	movs	r2, #224	; 0xe0
 8003530:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = dhcpZabbixHostName;
 8003534:	4b18      	ldr	r3, [pc, #96]	; (8003598 <send_DHCP_REQUEST+0x528>)
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	897b      	ldrh	r3, [r7, #10]
 800353a:	1c59      	adds	r1, r3, #1
 800353c:	8179      	strh	r1, [r7, #10]
 800353e:	4413      	add	r3, r2
 8003540:	22e1      	movs	r2, #225	; 0xe1
 8003542:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = endOption;
 8003546:	4b14      	ldr	r3, [pc, #80]	; (8003598 <send_DHCP_REQUEST+0x528>)
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	897b      	ldrh	r3, [r7, #10]
 800354c:	1c59      	adds	r1, r3, #1
 800354e:	8179      	strh	r1, [r7, #10]
 8003550:	4413      	add	r3, r2
 8003552:	22ff      	movs	r2, #255	; 0xff
 8003554:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	for (i = k; i < OPT_SIZE; i++) pDHCPMSG->OPT[i] = 0;
 8003558:	897b      	ldrh	r3, [r7, #10]
 800355a:	60fb      	str	r3, [r7, #12]
 800355c:	e009      	b.n	8003572 <send_DHCP_REQUEST+0x502>
 800355e:	4b0e      	ldr	r3, [pc, #56]	; (8003598 <send_DHCP_REQUEST+0x528>)
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	4413      	add	r3, r2
 8003566:	33ec      	adds	r3, #236	; 0xec
 8003568:	2200      	movs	r2, #0
 800356a:	701a      	strb	r2, [r3, #0]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	3301      	adds	r3, #1
 8003570:	60fb      	str	r3, [r7, #12]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 8003578:	dbf1      	blt.n	800355e <send_DHCP_REQUEST+0x4ee>

#ifdef _DHCP_DEBUG_
	printf("> Send DHCP_REQUEST\r\n");
#endif
	
	sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
 800357a:	4b0a      	ldr	r3, [pc, #40]	; (80035a4 <send_DHCP_REQUEST+0x534>)
 800357c:	7818      	ldrb	r0, [r3, #0]
 800357e:	4b06      	ldr	r3, [pc, #24]	; (8003598 <send_DHCP_REQUEST+0x528>)
 8003580:	6819      	ldr	r1, [r3, #0]
 8003582:	1d3b      	adds	r3, r7, #4
 8003584:	2243      	movs	r2, #67	; 0x43
 8003586:	9200      	str	r2, [sp, #0]
 8003588:	f44f 7209 	mov.w	r2, #548	; 0x224
 800358c:	f003 fb40 	bl	8006c10 <sendto>

}
 8003590:	bf00      	nop
 8003592:	3710      	adds	r7, #16
 8003594:	46bd      	mov	sp, r7
 8003596:	bdb0      	pop	{r4, r5, r7, pc}
 8003598:	200006fc 	.word	0x200006fc
 800359c:	20000008 	.word	0x20000008
 80035a0:	20000700 	.word	0x20000700
 80035a4:	200005c8 	.word	0x200005c8

080035a8 <send_DHCP_DECLINE>:

/* SEND DHCP DHCPDECLINE */
void send_DHCP_DECLINE(void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af02      	add	r7, sp, #8
	int i;
	uint8_t ip[4];
	uint16_t k = 0;
 80035ae:	2300      	movs	r3, #0
 80035b0:	817b      	strh	r3, [r7, #10]
	
	makeDHCPMSG();
 80035b2:	f7ff fa8f 	bl	8002ad4 <makeDHCPMSG>

   k = 4;      // because MAGIC_COOKIE already made by makeDHCPMSG()
 80035b6:	2304      	movs	r3, #4
 80035b8:	817b      	strh	r3, [r7, #10]
   
	*((uint8_t*)(&pDHCPMSG->flags))   = ((DHCP_FLAGSUNICAST & 0xFF00)>> 8);
 80035ba:	4b9f      	ldr	r3, [pc, #636]	; (8003838 <send_DHCP_DECLINE+0x290>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	330a      	adds	r3, #10
 80035c0:	2200      	movs	r2, #0
 80035c2:	701a      	strb	r2, [r3, #0]
	*((uint8_t*)(&pDHCPMSG->flags)+1) = (DHCP_FLAGSUNICAST & 0x00FF);
 80035c4:	4b9c      	ldr	r3, [pc, #624]	; (8003838 <send_DHCP_DECLINE+0x290>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	330a      	adds	r3, #10
 80035ca:	3301      	adds	r3, #1
 80035cc:	2200      	movs	r2, #0
 80035ce:	701a      	strb	r2, [r3, #0]

	// Option Request Param.
	pDHCPMSG->OPT[k++] = dhcpMessageType;
 80035d0:	4b99      	ldr	r3, [pc, #612]	; (8003838 <send_DHCP_DECLINE+0x290>)
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	897b      	ldrh	r3, [r7, #10]
 80035d6:	1c59      	adds	r1, r3, #1
 80035d8:	8179      	strh	r1, [r7, #10]
 80035da:	4413      	add	r3, r2
 80035dc:	2235      	movs	r2, #53	; 0x35
 80035de:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 80035e2:	4b95      	ldr	r3, [pc, #596]	; (8003838 <send_DHCP_DECLINE+0x290>)
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	897b      	ldrh	r3, [r7, #10]
 80035e8:	1c59      	adds	r1, r3, #1
 80035ea:	8179      	strh	r1, [r7, #10]
 80035ec:	4413      	add	r3, r2
 80035ee:	2201      	movs	r2, #1
 80035f0:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_DECLINE;
 80035f4:	4b90      	ldr	r3, [pc, #576]	; (8003838 <send_DHCP_DECLINE+0x290>)
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	897b      	ldrh	r3, [r7, #10]
 80035fa:	1c59      	adds	r1, r3, #1
 80035fc:	8179      	strh	r1, [r7, #10]
 80035fe:	4413      	add	r3, r2
 8003600:	2204      	movs	r2, #4
 8003602:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	pDHCPMSG->OPT[k++] = dhcpClientIdentifier;
 8003606:	4b8c      	ldr	r3, [pc, #560]	; (8003838 <send_DHCP_DECLINE+0x290>)
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	897b      	ldrh	r3, [r7, #10]
 800360c:	1c59      	adds	r1, r3, #1
 800360e:	8179      	strh	r1, [r7, #10]
 8003610:	4413      	add	r3, r2
 8003612:	223d      	movs	r2, #61	; 0x3d
 8003614:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x07;
 8003618:	4b87      	ldr	r3, [pc, #540]	; (8003838 <send_DHCP_DECLINE+0x290>)
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	897b      	ldrh	r3, [r7, #10]
 800361e:	1c59      	adds	r1, r3, #1
 8003620:	8179      	strh	r1, [r7, #10]
 8003622:	4413      	add	r3, r2
 8003624:	2207      	movs	r2, #7
 8003626:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x01;
 800362a:	4b83      	ldr	r3, [pc, #524]	; (8003838 <send_DHCP_DECLINE+0x290>)
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	897b      	ldrh	r3, [r7, #10]
 8003630:	1c59      	adds	r1, r3, #1
 8003632:	8179      	strh	r1, [r7, #10]
 8003634:	4413      	add	r3, r2
 8003636:	2201      	movs	r2, #1
 8003638:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[0];
 800363c:	4b7e      	ldr	r3, [pc, #504]	; (8003838 <send_DHCP_DECLINE+0x290>)
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	897b      	ldrh	r3, [r7, #10]
 8003642:	1c59      	adds	r1, r3, #1
 8003644:	8179      	strh	r1, [r7, #10]
 8003646:	4618      	mov	r0, r3
 8003648:	4b7c      	ldr	r3, [pc, #496]	; (800383c <send_DHCP_DECLINE+0x294>)
 800364a:	7819      	ldrb	r1, [r3, #0]
 800364c:	1813      	adds	r3, r2, r0
 800364e:	460a      	mov	r2, r1
 8003650:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[1];
 8003654:	4b78      	ldr	r3, [pc, #480]	; (8003838 <send_DHCP_DECLINE+0x290>)
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	897b      	ldrh	r3, [r7, #10]
 800365a:	1c59      	adds	r1, r3, #1
 800365c:	8179      	strh	r1, [r7, #10]
 800365e:	4618      	mov	r0, r3
 8003660:	4b76      	ldr	r3, [pc, #472]	; (800383c <send_DHCP_DECLINE+0x294>)
 8003662:	7859      	ldrb	r1, [r3, #1]
 8003664:	1813      	adds	r3, r2, r0
 8003666:	460a      	mov	r2, r1
 8003668:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[2];
 800366c:	4b72      	ldr	r3, [pc, #456]	; (8003838 <send_DHCP_DECLINE+0x290>)
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	897b      	ldrh	r3, [r7, #10]
 8003672:	1c59      	adds	r1, r3, #1
 8003674:	8179      	strh	r1, [r7, #10]
 8003676:	4618      	mov	r0, r3
 8003678:	4b70      	ldr	r3, [pc, #448]	; (800383c <send_DHCP_DECLINE+0x294>)
 800367a:	7899      	ldrb	r1, [r3, #2]
 800367c:	1813      	adds	r3, r2, r0
 800367e:	460a      	mov	r2, r1
 8003680:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[3];
 8003684:	4b6c      	ldr	r3, [pc, #432]	; (8003838 <send_DHCP_DECLINE+0x290>)
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	897b      	ldrh	r3, [r7, #10]
 800368a:	1c59      	adds	r1, r3, #1
 800368c:	8179      	strh	r1, [r7, #10]
 800368e:	4618      	mov	r0, r3
 8003690:	4b6a      	ldr	r3, [pc, #424]	; (800383c <send_DHCP_DECLINE+0x294>)
 8003692:	78d9      	ldrb	r1, [r3, #3]
 8003694:	1813      	adds	r3, r2, r0
 8003696:	460a      	mov	r2, r1
 8003698:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[4];
 800369c:	4b66      	ldr	r3, [pc, #408]	; (8003838 <send_DHCP_DECLINE+0x290>)
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	897b      	ldrh	r3, [r7, #10]
 80036a2:	1c59      	adds	r1, r3, #1
 80036a4:	8179      	strh	r1, [r7, #10]
 80036a6:	4618      	mov	r0, r3
 80036a8:	4b64      	ldr	r3, [pc, #400]	; (800383c <send_DHCP_DECLINE+0x294>)
 80036aa:	7919      	ldrb	r1, [r3, #4]
 80036ac:	1813      	adds	r3, r2, r0
 80036ae:	460a      	mov	r2, r1
 80036b0:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_CHADDR[5];
 80036b4:	4b60      	ldr	r3, [pc, #384]	; (8003838 <send_DHCP_DECLINE+0x290>)
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	897b      	ldrh	r3, [r7, #10]
 80036ba:	1c59      	adds	r1, r3, #1
 80036bc:	8179      	strh	r1, [r7, #10]
 80036be:	4618      	mov	r0, r3
 80036c0:	4b5e      	ldr	r3, [pc, #376]	; (800383c <send_DHCP_DECLINE+0x294>)
 80036c2:	7959      	ldrb	r1, [r3, #5]
 80036c4:	1813      	adds	r3, r2, r0
 80036c6:	460a      	mov	r2, r1
 80036c8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	pDHCPMSG->OPT[k++] = dhcpRequestedIPaddr;
 80036cc:	4b5a      	ldr	r3, [pc, #360]	; (8003838 <send_DHCP_DECLINE+0x290>)
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	897b      	ldrh	r3, [r7, #10]
 80036d2:	1c59      	adds	r1, r3, #1
 80036d4:	8179      	strh	r1, [r7, #10]
 80036d6:	4413      	add	r3, r2
 80036d8:	2232      	movs	r2, #50	; 0x32
 80036da:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x04;
 80036de:	4b56      	ldr	r3, [pc, #344]	; (8003838 <send_DHCP_DECLINE+0x290>)
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	897b      	ldrh	r3, [r7, #10]
 80036e4:	1c59      	adds	r1, r3, #1
 80036e6:	8179      	strh	r1, [r7, #10]
 80036e8:	4413      	add	r3, r2
 80036ea:	2204      	movs	r2, #4
 80036ec:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_allocated_ip[0];
 80036f0:	4b51      	ldr	r3, [pc, #324]	; (8003838 <send_DHCP_DECLINE+0x290>)
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	897b      	ldrh	r3, [r7, #10]
 80036f6:	1c59      	adds	r1, r3, #1
 80036f8:	8179      	strh	r1, [r7, #10]
 80036fa:	4618      	mov	r0, r3
 80036fc:	4b50      	ldr	r3, [pc, #320]	; (8003840 <send_DHCP_DECLINE+0x298>)
 80036fe:	7819      	ldrb	r1, [r3, #0]
 8003700:	1813      	adds	r3, r2, r0
 8003702:	460a      	mov	r2, r1
 8003704:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_allocated_ip[1];
 8003708:	4b4b      	ldr	r3, [pc, #300]	; (8003838 <send_DHCP_DECLINE+0x290>)
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	897b      	ldrh	r3, [r7, #10]
 800370e:	1c59      	adds	r1, r3, #1
 8003710:	8179      	strh	r1, [r7, #10]
 8003712:	4618      	mov	r0, r3
 8003714:	4b4a      	ldr	r3, [pc, #296]	; (8003840 <send_DHCP_DECLINE+0x298>)
 8003716:	7859      	ldrb	r1, [r3, #1]
 8003718:	1813      	adds	r3, r2, r0
 800371a:	460a      	mov	r2, r1
 800371c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_allocated_ip[2];
 8003720:	4b45      	ldr	r3, [pc, #276]	; (8003838 <send_DHCP_DECLINE+0x290>)
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	897b      	ldrh	r3, [r7, #10]
 8003726:	1c59      	adds	r1, r3, #1
 8003728:	8179      	strh	r1, [r7, #10]
 800372a:	4618      	mov	r0, r3
 800372c:	4b44      	ldr	r3, [pc, #272]	; (8003840 <send_DHCP_DECLINE+0x298>)
 800372e:	7899      	ldrb	r1, [r3, #2]
 8003730:	1813      	adds	r3, r2, r0
 8003732:	460a      	mov	r2, r1
 8003734:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_allocated_ip[3];
 8003738:	4b3f      	ldr	r3, [pc, #252]	; (8003838 <send_DHCP_DECLINE+0x290>)
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	897b      	ldrh	r3, [r7, #10]
 800373e:	1c59      	adds	r1, r3, #1
 8003740:	8179      	strh	r1, [r7, #10]
 8003742:	4618      	mov	r0, r3
 8003744:	4b3e      	ldr	r3, [pc, #248]	; (8003840 <send_DHCP_DECLINE+0x298>)
 8003746:	78d9      	ldrb	r1, [r3, #3]
 8003748:	1813      	adds	r3, r2, r0
 800374a:	460a      	mov	r2, r1
 800374c:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	pDHCPMSG->OPT[k++] = dhcpServerIdentifier;
 8003750:	4b39      	ldr	r3, [pc, #228]	; (8003838 <send_DHCP_DECLINE+0x290>)
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	897b      	ldrh	r3, [r7, #10]
 8003756:	1c59      	adds	r1, r3, #1
 8003758:	8179      	strh	r1, [r7, #10]
 800375a:	4413      	add	r3, r2
 800375c:	2236      	movs	r2, #54	; 0x36
 800375e:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = 0x04;
 8003762:	4b35      	ldr	r3, [pc, #212]	; (8003838 <send_DHCP_DECLINE+0x290>)
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	897b      	ldrh	r3, [r7, #10]
 8003768:	1c59      	adds	r1, r3, #1
 800376a:	8179      	strh	r1, [r7, #10]
 800376c:	4413      	add	r3, r2
 800376e:	2204      	movs	r2, #4
 8003770:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_SIP[0];
 8003774:	4b30      	ldr	r3, [pc, #192]	; (8003838 <send_DHCP_DECLINE+0x290>)
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	897b      	ldrh	r3, [r7, #10]
 800377a:	1c59      	adds	r1, r3, #1
 800377c:	8179      	strh	r1, [r7, #10]
 800377e:	4618      	mov	r0, r3
 8003780:	4b30      	ldr	r3, [pc, #192]	; (8003844 <send_DHCP_DECLINE+0x29c>)
 8003782:	7819      	ldrb	r1, [r3, #0]
 8003784:	1813      	adds	r3, r2, r0
 8003786:	460a      	mov	r2, r1
 8003788:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_SIP[1];
 800378c:	4b2a      	ldr	r3, [pc, #168]	; (8003838 <send_DHCP_DECLINE+0x290>)
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	897b      	ldrh	r3, [r7, #10]
 8003792:	1c59      	adds	r1, r3, #1
 8003794:	8179      	strh	r1, [r7, #10]
 8003796:	4618      	mov	r0, r3
 8003798:	4b2a      	ldr	r3, [pc, #168]	; (8003844 <send_DHCP_DECLINE+0x29c>)
 800379a:	7859      	ldrb	r1, [r3, #1]
 800379c:	1813      	adds	r3, r2, r0
 800379e:	460a      	mov	r2, r1
 80037a0:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_SIP[2];
 80037a4:	4b24      	ldr	r3, [pc, #144]	; (8003838 <send_DHCP_DECLINE+0x290>)
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	897b      	ldrh	r3, [r7, #10]
 80037aa:	1c59      	adds	r1, r3, #1
 80037ac:	8179      	strh	r1, [r7, #10]
 80037ae:	4618      	mov	r0, r3
 80037b0:	4b24      	ldr	r3, [pc, #144]	; (8003844 <send_DHCP_DECLINE+0x29c>)
 80037b2:	7899      	ldrb	r1, [r3, #2]
 80037b4:	1813      	adds	r3, r2, r0
 80037b6:	460a      	mov	r2, r1
 80037b8:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
	pDHCPMSG->OPT[k++] = DHCP_SIP[3];
 80037bc:	4b1e      	ldr	r3, [pc, #120]	; (8003838 <send_DHCP_DECLINE+0x290>)
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	897b      	ldrh	r3, [r7, #10]
 80037c2:	1c59      	adds	r1, r3, #1
 80037c4:	8179      	strh	r1, [r7, #10]
 80037c6:	4618      	mov	r0, r3
 80037c8:	4b1e      	ldr	r3, [pc, #120]	; (8003844 <send_DHCP_DECLINE+0x29c>)
 80037ca:	78d9      	ldrb	r1, [r3, #3]
 80037cc:	1813      	adds	r3, r2, r0
 80037ce:	460a      	mov	r2, r1
 80037d0:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	pDHCPMSG->OPT[k++] = endOption;
 80037d4:	4b18      	ldr	r3, [pc, #96]	; (8003838 <send_DHCP_DECLINE+0x290>)
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	897b      	ldrh	r3, [r7, #10]
 80037da:	1c59      	adds	r1, r3, #1
 80037dc:	8179      	strh	r1, [r7, #10]
 80037de:	4413      	add	r3, r2
 80037e0:	22ff      	movs	r2, #255	; 0xff
 80037e2:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec

	for (i = k; i < OPT_SIZE; i++) pDHCPMSG->OPT[i] = 0;
 80037e6:	897b      	ldrh	r3, [r7, #10]
 80037e8:	60fb      	str	r3, [r7, #12]
 80037ea:	e009      	b.n	8003800 <send_DHCP_DECLINE+0x258>
 80037ec:	4b12      	ldr	r3, [pc, #72]	; (8003838 <send_DHCP_DECLINE+0x290>)
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	4413      	add	r3, r2
 80037f4:	33ec      	adds	r3, #236	; 0xec
 80037f6:	2200      	movs	r2, #0
 80037f8:	701a      	strb	r2, [r3, #0]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	3301      	adds	r3, #1
 80037fe:	60fb      	str	r3, [r7, #12]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 8003806:	dbf1      	blt.n	80037ec <send_DHCP_DECLINE+0x244>

	//send broadcasting packet
	ip[0] = 0xFF;
 8003808:	23ff      	movs	r3, #255	; 0xff
 800380a:	713b      	strb	r3, [r7, #4]
	ip[1] = 0xFF;
 800380c:	23ff      	movs	r3, #255	; 0xff
 800380e:	717b      	strb	r3, [r7, #5]
	ip[2] = 0xFF;
 8003810:	23ff      	movs	r3, #255	; 0xff
 8003812:	71bb      	strb	r3, [r7, #6]
	ip[3] = 0xFF;
 8003814:	23ff      	movs	r3, #255	; 0xff
 8003816:	71fb      	strb	r3, [r7, #7]

#ifdef _DHCP_DEBUG_
	printf("\r\n> Send DHCP_DECLINE\r\n");
#endif

	sendto(DHCP_SOCKET, (uint8_t *)pDHCPMSG, RIP_MSG_SIZE, ip, DHCP_SERVER_PORT);
 8003818:	4b0b      	ldr	r3, [pc, #44]	; (8003848 <send_DHCP_DECLINE+0x2a0>)
 800381a:	7818      	ldrb	r0, [r3, #0]
 800381c:	4b06      	ldr	r3, [pc, #24]	; (8003838 <send_DHCP_DECLINE+0x290>)
 800381e:	6819      	ldr	r1, [r3, #0]
 8003820:	1d3b      	adds	r3, r7, #4
 8003822:	2243      	movs	r2, #67	; 0x43
 8003824:	9200      	str	r2, [sp, #0]
 8003826:	f44f 7209 	mov.w	r2, #548	; 0x224
 800382a:	f003 f9f1 	bl	8006c10 <sendto>
}
 800382e:	bf00      	nop
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	200006fc 	.word	0x200006fc
 800383c:	20000700 	.word	0x20000700
 8003840:	200005d8 	.word	0x200005d8
 8003844:	200005cc 	.word	0x200005cc
 8003848:	200005c8 	.word	0x200005c8

0800384c <parseDHCPMSG>:

/* PARSE REPLY pDHCPMSG */
int8_t parseDHCPMSG(void)
{
 800384c:	b590      	push	{r4, r7, lr}
 800384e:	b08b      	sub	sp, #44	; 0x2c
 8003850:	af02      	add	r7, sp, #8
	uint16_t  svr_port;
	uint16_t len;

	uint8_t * p;
	uint8_t * e;
	uint8_t type = 0;
 8003852:	2300      	movs	r3, #0
 8003854:	76fb      	strb	r3, [r7, #27]
	uint8_t opt_len;
   
   if((len = getSn_RX_RSR(DHCP_SOCKET)) > 0)
 8003856:	4ba7      	ldr	r3, [pc, #668]	; (8003af4 <parseDHCPMSG+0x2a8>)
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	4618      	mov	r0, r3
 800385c:	f005 fdf5 	bl	800944a <getSn_RX_RSR>
 8003860:	4603      	mov	r3, r0
 8003862:	827b      	strh	r3, [r7, #18]
 8003864:	8a7b      	ldrh	r3, [r7, #18]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d011      	beq.n	800388e <parseDHCPMSG+0x42>
   {
   	len = recvfrom(DHCP_SOCKET, (uint8_t *)pDHCPMSG, len, svr_addr, &svr_port);
 800386a:	4ba2      	ldr	r3, [pc, #648]	; (8003af4 <parseDHCPMSG+0x2a8>)
 800386c:	7818      	ldrb	r0, [r3, #0]
 800386e:	4ba2      	ldr	r3, [pc, #648]	; (8003af8 <parseDHCPMSG+0x2ac>)
 8003870:	6819      	ldr	r1, [r3, #0]
 8003872:	1d3c      	adds	r4, r7, #4
 8003874:	8a7a      	ldrh	r2, [r7, #18]
 8003876:	1cbb      	adds	r3, r7, #2
 8003878:	9300      	str	r3, [sp, #0]
 800387a:	4623      	mov	r3, r4
 800387c:	f003 fafe 	bl	8006e7c <recvfrom>
 8003880:	4603      	mov	r3, r0
 8003882:	827b      	strh	r3, [r7, #18]
      printf("DHCP message : %d.%d.%d.%d(%d) %d received. \r\n",svr_addr[0],svr_addr[1],svr_addr[2], svr_addr[3],svr_port, len);
   #endif   
   } else {
	   return 0;
   }
	if (svr_port == DHCP_SERVER_PORT) {
 8003884:	887b      	ldrh	r3, [r7, #2]
 8003886:	2b43      	cmp	r3, #67	; 0x43
 8003888:	f040 8266 	bne.w	8003d58 <parseDHCPMSG+0x50c>
 800388c:	e001      	b.n	8003892 <parseDHCPMSG+0x46>
	   return 0;
 800388e:	2300      	movs	r3, #0
 8003890:	e264      	b.n	8003d5c <parseDHCPMSG+0x510>
      // compare mac address
		if ( (pDHCPMSG->chaddr[0] != DHCP_CHADDR[0]) || (pDHCPMSG->chaddr[1] != DHCP_CHADDR[1]) ||
 8003892:	4b99      	ldr	r3, [pc, #612]	; (8003af8 <parseDHCPMSG+0x2ac>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	7f1a      	ldrb	r2, [r3, #28]
 8003898:	4b98      	ldr	r3, [pc, #608]	; (8003afc <parseDHCPMSG+0x2b0>)
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	429a      	cmp	r2, r3
 800389e:	d124      	bne.n	80038ea <parseDHCPMSG+0x9e>
 80038a0:	4b95      	ldr	r3, [pc, #596]	; (8003af8 <parseDHCPMSG+0x2ac>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	7f5a      	ldrb	r2, [r3, #29]
 80038a6:	4b95      	ldr	r3, [pc, #596]	; (8003afc <parseDHCPMSG+0x2b0>)
 80038a8:	785b      	ldrb	r3, [r3, #1]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d11d      	bne.n	80038ea <parseDHCPMSG+0x9e>
		     (pDHCPMSG->chaddr[2] != DHCP_CHADDR[2]) || (pDHCPMSG->chaddr[3] != DHCP_CHADDR[3]) ||
 80038ae:	4b92      	ldr	r3, [pc, #584]	; (8003af8 <parseDHCPMSG+0x2ac>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	7f9a      	ldrb	r2, [r3, #30]
 80038b4:	4b91      	ldr	r3, [pc, #580]	; (8003afc <parseDHCPMSG+0x2b0>)
 80038b6:	789b      	ldrb	r3, [r3, #2]
		if ( (pDHCPMSG->chaddr[0] != DHCP_CHADDR[0]) || (pDHCPMSG->chaddr[1] != DHCP_CHADDR[1]) ||
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d116      	bne.n	80038ea <parseDHCPMSG+0x9e>
		     (pDHCPMSG->chaddr[2] != DHCP_CHADDR[2]) || (pDHCPMSG->chaddr[3] != DHCP_CHADDR[3]) ||
 80038bc:	4b8e      	ldr	r3, [pc, #568]	; (8003af8 <parseDHCPMSG+0x2ac>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	7fda      	ldrb	r2, [r3, #31]
 80038c2:	4b8e      	ldr	r3, [pc, #568]	; (8003afc <parseDHCPMSG+0x2b0>)
 80038c4:	78db      	ldrb	r3, [r3, #3]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d10f      	bne.n	80038ea <parseDHCPMSG+0x9e>
		     (pDHCPMSG->chaddr[4] != DHCP_CHADDR[4]) || (pDHCPMSG->chaddr[5] != DHCP_CHADDR[5])   )
 80038ca:	4b8b      	ldr	r3, [pc, #556]	; (8003af8 <parseDHCPMSG+0x2ac>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f893 2020 	ldrb.w	r2, [r3, #32]
 80038d2:	4b8a      	ldr	r3, [pc, #552]	; (8003afc <parseDHCPMSG+0x2b0>)
 80038d4:	791b      	ldrb	r3, [r3, #4]
		     (pDHCPMSG->chaddr[2] != DHCP_CHADDR[2]) || (pDHCPMSG->chaddr[3] != DHCP_CHADDR[3]) ||
 80038d6:	429a      	cmp	r2, r3
 80038d8:	d107      	bne.n	80038ea <parseDHCPMSG+0x9e>
		     (pDHCPMSG->chaddr[4] != DHCP_CHADDR[4]) || (pDHCPMSG->chaddr[5] != DHCP_CHADDR[5])   )
 80038da:	4b87      	ldr	r3, [pc, #540]	; (8003af8 <parseDHCPMSG+0x2ac>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80038e2:	4b86      	ldr	r3, [pc, #536]	; (8003afc <parseDHCPMSG+0x2b0>)
 80038e4:	795b      	ldrb	r3, [r3, #5]
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d001      	beq.n	80038ee <parseDHCPMSG+0xa2>
		{
#ifdef _DHCP_DEBUG_
            printf("No My DHCP Message. This message is ignored.\r\n");
#endif
         return 0;
 80038ea:	2300      	movs	r3, #0
 80038ec:	e236      	b.n	8003d5c <parseDHCPMSG+0x510>
		}
        //compare DHCP server ip address
        if((DHCP_SIP[0]!=0) || (DHCP_SIP[1]!=0) || (DHCP_SIP[2]!=0) || (DHCP_SIP[3]!=0)){
 80038ee:	4b84      	ldr	r3, [pc, #528]	; (8003b00 <parseDHCPMSG+0x2b4>)
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d10b      	bne.n	800390e <parseDHCPMSG+0xc2>
 80038f6:	4b82      	ldr	r3, [pc, #520]	; (8003b00 <parseDHCPMSG+0x2b4>)
 80038f8:	785b      	ldrb	r3, [r3, #1]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d107      	bne.n	800390e <parseDHCPMSG+0xc2>
 80038fe:	4b80      	ldr	r3, [pc, #512]	; (8003b00 <parseDHCPMSG+0x2b4>)
 8003900:	789b      	ldrb	r3, [r3, #2]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d103      	bne.n	800390e <parseDHCPMSG+0xc2>
 8003906:	4b7e      	ldr	r3, [pc, #504]	; (8003b00 <parseDHCPMSG+0x2b4>)
 8003908:	78db      	ldrb	r3, [r3, #3]
 800390a:	2b00      	cmp	r3, #0
 800390c:	d029      	beq.n	8003962 <parseDHCPMSG+0x116>
            if( ((svr_addr[0]!=DHCP_SIP[0])|| (svr_addr[1]!=DHCP_SIP[1])|| (svr_addr[2]!=DHCP_SIP[2])|| (svr_addr[3]!=DHCP_SIP[3])) &&
 800390e:	793a      	ldrb	r2, [r7, #4]
 8003910:	4b7b      	ldr	r3, [pc, #492]	; (8003b00 <parseDHCPMSG+0x2b4>)
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	429a      	cmp	r2, r3
 8003916:	d10e      	bne.n	8003936 <parseDHCPMSG+0xea>
 8003918:	797a      	ldrb	r2, [r7, #5]
 800391a:	4b79      	ldr	r3, [pc, #484]	; (8003b00 <parseDHCPMSG+0x2b4>)
 800391c:	785b      	ldrb	r3, [r3, #1]
 800391e:	429a      	cmp	r2, r3
 8003920:	d109      	bne.n	8003936 <parseDHCPMSG+0xea>
 8003922:	79ba      	ldrb	r2, [r7, #6]
 8003924:	4b76      	ldr	r3, [pc, #472]	; (8003b00 <parseDHCPMSG+0x2b4>)
 8003926:	789b      	ldrb	r3, [r3, #2]
 8003928:	429a      	cmp	r2, r3
 800392a:	d104      	bne.n	8003936 <parseDHCPMSG+0xea>
 800392c:	79fa      	ldrb	r2, [r7, #7]
 800392e:	4b74      	ldr	r3, [pc, #464]	; (8003b00 <parseDHCPMSG+0x2b4>)
 8003930:	78db      	ldrb	r3, [r3, #3]
 8003932:	429a      	cmp	r2, r3
 8003934:	d015      	beq.n	8003962 <parseDHCPMSG+0x116>
                ((svr_addr[0]!=DHCP_REAL_SIP[0])|| (svr_addr[1]!=DHCP_REAL_SIP[1])|| (svr_addr[2]!=DHCP_REAL_SIP[2])|| (svr_addr[3]!=DHCP_REAL_SIP[3]))  )
 8003936:	793a      	ldrb	r2, [r7, #4]
 8003938:	4b72      	ldr	r3, [pc, #456]	; (8003b04 <parseDHCPMSG+0x2b8>)
 800393a:	781b      	ldrb	r3, [r3, #0]
            if( ((svr_addr[0]!=DHCP_SIP[0])|| (svr_addr[1]!=DHCP_SIP[1])|| (svr_addr[2]!=DHCP_SIP[2])|| (svr_addr[3]!=DHCP_SIP[3])) &&
 800393c:	429a      	cmp	r2, r3
 800393e:	d10e      	bne.n	800395e <parseDHCPMSG+0x112>
                ((svr_addr[0]!=DHCP_REAL_SIP[0])|| (svr_addr[1]!=DHCP_REAL_SIP[1])|| (svr_addr[2]!=DHCP_REAL_SIP[2])|| (svr_addr[3]!=DHCP_REAL_SIP[3]))  )
 8003940:	797a      	ldrb	r2, [r7, #5]
 8003942:	4b70      	ldr	r3, [pc, #448]	; (8003b04 <parseDHCPMSG+0x2b8>)
 8003944:	785b      	ldrb	r3, [r3, #1]
 8003946:	429a      	cmp	r2, r3
 8003948:	d109      	bne.n	800395e <parseDHCPMSG+0x112>
 800394a:	79ba      	ldrb	r2, [r7, #6]
 800394c:	4b6d      	ldr	r3, [pc, #436]	; (8003b04 <parseDHCPMSG+0x2b8>)
 800394e:	789b      	ldrb	r3, [r3, #2]
 8003950:	429a      	cmp	r2, r3
 8003952:	d104      	bne.n	800395e <parseDHCPMSG+0x112>
 8003954:	79fa      	ldrb	r2, [r7, #7]
 8003956:	4b6b      	ldr	r3, [pc, #428]	; (8003b04 <parseDHCPMSG+0x2b8>)
 8003958:	78db      	ldrb	r3, [r3, #3]
 800395a:	429a      	cmp	r2, r3
 800395c:	d001      	beq.n	8003962 <parseDHCPMSG+0x116>
            {
#ifdef _DHCP_DEBUG_
                printf("Another DHCP sever send a response message. This is ignored.\r\n");
#endif
                return 0;
 800395e:	2300      	movs	r3, #0
 8003960:	e1fc      	b.n	8003d5c <parseDHCPMSG+0x510>
            }
        }
		p = (uint8_t *)(&pDHCPMSG->op);
 8003962:	4b65      	ldr	r3, [pc, #404]	; (8003af8 <parseDHCPMSG+0x2ac>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	61fb      	str	r3, [r7, #28]
		p = p + 240;      // 240 = sizeof(RIP_MSG) + MAGIC_COOKIE size in RIP_MSG.opt - sizeof(RIP_MSG.opt)
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	33f0      	adds	r3, #240	; 0xf0
 800396c:	61fb      	str	r3, [r7, #28]
		e = p + (len - 240);
 800396e:	8a7b      	ldrh	r3, [r7, #18]
 8003970:	3bf0      	subs	r3, #240	; 0xf0
 8003972:	69fa      	ldr	r2, [r7, #28]
 8003974:	4413      	add	r3, r2
 8003976:	60fb      	str	r3, [r7, #12]

		while ( p < e ) {
 8003978:	e1e9      	b.n	8003d4e <parseDHCPMSG+0x502>

			switch ( *p ) {
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	2bff      	cmp	r3, #255	; 0xff
 8003980:	f000 8085 	beq.w	8003a8e <parseDHCPMSG+0x242>
 8003984:	2bff      	cmp	r3, #255	; 0xff
 8003986:	f300 81d5 	bgt.w	8003d34 <parseDHCPMSG+0x4e8>
 800398a:	2be1      	cmp	r3, #225	; 0xe1
 800398c:	f000 81b1 	beq.w	8003cf2 <parseDHCPMSG+0x4a6>
 8003990:	2be1      	cmp	r3, #225	; 0xe1
 8003992:	f300 81cf 	bgt.w	8003d34 <parseDHCPMSG+0x4e8>
 8003996:	2b36      	cmp	r3, #54	; 0x36
 8003998:	dc76      	bgt.n	8003a88 <parseDHCPMSG+0x23c>
 800399a:	2b00      	cmp	r3, #0
 800399c:	f2c0 81ca 	blt.w	8003d34 <parseDHCPMSG+0x4e8>
 80039a0:	2b36      	cmp	r3, #54	; 0x36
 80039a2:	f200 81c7 	bhi.w	8003d34 <parseDHCPMSG+0x4e8>
 80039a6:	a201      	add	r2, pc, #4	; (adr r2, 80039ac <parseDHCPMSG+0x160>)
 80039a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ac:	08003a95 	.word	0x08003a95
 80039b0:	08003ab5 	.word	0x08003ab5
 80039b4:	08003d35 	.word	0x08003d35
 80039b8:	08003b0d 	.word	0x08003b0d
 80039bc:	08003bf1 	.word	0x08003bf1
 80039c0:	08003d35 	.word	0x08003d35
 80039c4:	08003ba5 	.word	0x08003ba5
 80039c8:	08003d35 	.word	0x08003d35
 80039cc:	08003d35 	.word	0x08003d35
 80039d0:	08003d35 	.word	0x08003d35
 80039d4:	08003d35 	.word	0x08003d35
 80039d8:	08003d35 	.word	0x08003d35
 80039dc:	08003d35 	.word	0x08003d35
 80039e0:	08003d35 	.word	0x08003d35
 80039e4:	08003d35 	.word	0x08003d35
 80039e8:	08003d35 	.word	0x08003d35
 80039ec:	08003d35 	.word	0x08003d35
 80039f0:	08003d35 	.word	0x08003d35
 80039f4:	08003d35 	.word	0x08003d35
 80039f8:	08003d35 	.word	0x08003d35
 80039fc:	08003d35 	.word	0x08003d35
 8003a00:	08003d35 	.word	0x08003d35
 8003a04:	08003d35 	.word	0x08003d35
 8003a08:	08003d35 	.word	0x08003d35
 8003a0c:	08003d35 	.word	0x08003d35
 8003a10:	08003d35 	.word	0x08003d35
 8003a14:	08003d35 	.word	0x08003d35
 8003a18:	08003d35 	.word	0x08003d35
 8003a1c:	08003d35 	.word	0x08003d35
 8003a20:	08003d35 	.word	0x08003d35
 8003a24:	08003d35 	.word	0x08003d35
 8003a28:	08003d35 	.word	0x08003d35
 8003a2c:	08003d35 	.word	0x08003d35
 8003a30:	08003d35 	.word	0x08003d35
 8003a34:	08003d35 	.word	0x08003d35
 8003a38:	08003d35 	.word	0x08003d35
 8003a3c:	08003d35 	.word	0x08003d35
 8003a40:	08003d35 	.word	0x08003d35
 8003a44:	08003d35 	.word	0x08003d35
 8003a48:	08003d35 	.word	0x08003d35
 8003a4c:	08003d35 	.word	0x08003d35
 8003a50:	08003d35 	.word	0x08003d35
 8003a54:	08003d35 	.word	0x08003d35
 8003a58:	08003d35 	.word	0x08003d35
 8003a5c:	08003d35 	.word	0x08003d35
 8003a60:	08003d35 	.word	0x08003d35
 8003a64:	08003d35 	.word	0x08003d35
 8003a68:	08003d35 	.word	0x08003d35
 8003a6c:	08003d35 	.word	0x08003d35
 8003a70:	08003d35 	.word	0x08003d35
 8003a74:	08003d35 	.word	0x08003d35
 8003a78:	08003c3d 	.word	0x08003c3d
 8003a7c:	08003d35 	.word	0x08003d35
 8003a80:	08003a9d 	.word	0x08003a9d
 8003a84:	08003c99 	.word	0x08003c99
 8003a88:	2be0      	cmp	r3, #224	; 0xe0
 8003a8a:	d065      	beq.n	8003b58 <parseDHCPMSG+0x30c>
 8003a8c:	e152      	b.n	8003d34 <parseDHCPMSG+0x4e8>

   			case endOption :
   			   p = e;   // for break while(p < e)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	61fb      	str	r3, [r7, #28]
   				break;
 8003a92:	e15c      	b.n	8003d4e <parseDHCPMSG+0x502>
            case padOption :
   				p++;
 8003a94:	69fb      	ldr	r3, [r7, #28]
 8003a96:	3301      	adds	r3, #1
 8003a98:	61fb      	str	r3, [r7, #28]
   				break;
 8003a9a:	e158      	b.n	8003d4e <parseDHCPMSG+0x502>
   			case dhcpMessageType :
   				p++;
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	61fb      	str	r3, [r7, #28]
   				p++;
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	3301      	adds	r3, #1
 8003aa6:	61fb      	str	r3, [r7, #28]
   				type = *p++;
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	1c5a      	adds	r2, r3, #1
 8003aac:	61fa      	str	r2, [r7, #28]
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	76fb      	strb	r3, [r7, #27]
   				break;
 8003ab2:	e14c      	b.n	8003d4e <parseDHCPMSG+0x502>
   			case subnetMask :
   				p++;
 8003ab4:	69fb      	ldr	r3, [r7, #28]
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	61fb      	str	r3, [r7, #28]
   				p++;
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	3301      	adds	r3, #1
 8003abe:	61fb      	str	r3, [r7, #28]
   				DHCP_allocated_sn[0] = *p++;
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	1c5a      	adds	r2, r3, #1
 8003ac4:	61fa      	str	r2, [r7, #28]
 8003ac6:	781a      	ldrb	r2, [r3, #0]
 8003ac8:	4b0f      	ldr	r3, [pc, #60]	; (8003b08 <parseDHCPMSG+0x2bc>)
 8003aca:	701a      	strb	r2, [r3, #0]
   				DHCP_allocated_sn[1] = *p++;
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	1c5a      	adds	r2, r3, #1
 8003ad0:	61fa      	str	r2, [r7, #28]
 8003ad2:	781a      	ldrb	r2, [r3, #0]
 8003ad4:	4b0c      	ldr	r3, [pc, #48]	; (8003b08 <parseDHCPMSG+0x2bc>)
 8003ad6:	705a      	strb	r2, [r3, #1]
   				DHCP_allocated_sn[2] = *p++;
 8003ad8:	69fb      	ldr	r3, [r7, #28]
 8003ada:	1c5a      	adds	r2, r3, #1
 8003adc:	61fa      	str	r2, [r7, #28]
 8003ade:	781a      	ldrb	r2, [r3, #0]
 8003ae0:	4b09      	ldr	r3, [pc, #36]	; (8003b08 <parseDHCPMSG+0x2bc>)
 8003ae2:	709a      	strb	r2, [r3, #2]
   				DHCP_allocated_sn[3] = *p++;
 8003ae4:	69fb      	ldr	r3, [r7, #28]
 8003ae6:	1c5a      	adds	r2, r3, #1
 8003ae8:	61fa      	str	r2, [r7, #28]
 8003aea:	781a      	ldrb	r2, [r3, #0]
 8003aec:	4b06      	ldr	r3, [pc, #24]	; (8003b08 <parseDHCPMSG+0x2bc>)
 8003aee:	70da      	strb	r2, [r3, #3]
   				break;
 8003af0:	e12d      	b.n	8003d4e <parseDHCPMSG+0x502>
 8003af2:	bf00      	nop
 8003af4:	200005c8 	.word	0x200005c8
 8003af8:	200006fc 	.word	0x200006fc
 8003afc:	20000700 	.word	0x20000700
 8003b00:	200005cc 	.word	0x200005cc
 8003b04:	200005d0 	.word	0x200005d0
 8003b08:	200005e0 	.word	0x200005e0
   			case routersOnSubnet :
   				p++;
 8003b0c:	69fb      	ldr	r3, [r7, #28]
 8003b0e:	3301      	adds	r3, #1
 8003b10:	61fb      	str	r3, [r7, #28]
   				opt_len = *p++;       
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	1c5a      	adds	r2, r3, #1
 8003b16:	61fa      	str	r2, [r7, #28]
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	72fb      	strb	r3, [r7, #11]
   				DHCP_allocated_gw[0] = *p++;
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	1c5a      	adds	r2, r3, #1
 8003b20:	61fa      	str	r2, [r7, #28]
 8003b22:	781a      	ldrb	r2, [r3, #0]
 8003b24:	4b8f      	ldr	r3, [pc, #572]	; (8003d64 <parseDHCPMSG+0x518>)
 8003b26:	701a      	strb	r2, [r3, #0]
   				DHCP_allocated_gw[1] = *p++;
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	1c5a      	adds	r2, r3, #1
 8003b2c:	61fa      	str	r2, [r7, #28]
 8003b2e:	781a      	ldrb	r2, [r3, #0]
 8003b30:	4b8c      	ldr	r3, [pc, #560]	; (8003d64 <parseDHCPMSG+0x518>)
 8003b32:	705a      	strb	r2, [r3, #1]
   				DHCP_allocated_gw[2] = *p++;
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	1c5a      	adds	r2, r3, #1
 8003b38:	61fa      	str	r2, [r7, #28]
 8003b3a:	781a      	ldrb	r2, [r3, #0]
 8003b3c:	4b89      	ldr	r3, [pc, #548]	; (8003d64 <parseDHCPMSG+0x518>)
 8003b3e:	709a      	strb	r2, [r3, #2]
   				DHCP_allocated_gw[3] = *p++;
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	1c5a      	adds	r2, r3, #1
 8003b44:	61fa      	str	r2, [r7, #28]
 8003b46:	781a      	ldrb	r2, [r3, #0]
 8003b48:	4b86      	ldr	r3, [pc, #536]	; (8003d64 <parseDHCPMSG+0x518>)
 8003b4a:	70da      	strb	r2, [r3, #3]
   				p = p + (opt_len - 4);
 8003b4c:	7afb      	ldrb	r3, [r7, #11]
 8003b4e:	3b04      	subs	r3, #4
 8003b50:	69fa      	ldr	r2, [r7, #28]
 8003b52:	4413      	add	r3, r2
 8003b54:	61fb      	str	r3, [r7, #28]
   				break;
 8003b56:	e0fa      	b.n	8003d4e <parseDHCPMSG+0x502>
   			case dhcpZabbixServerIP :
   				p++;
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	61fb      	str	r3, [r7, #28]
   				opt_len = *p++;
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	1c5a      	adds	r2, r3, #1
 8003b62:	61fa      	str	r2, [r7, #28]
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	72fb      	strb	r3, [r7, #11]
   				DHCP_allocated_zabbix[0] = *p++;
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	1c5a      	adds	r2, r3, #1
 8003b6c:	61fa      	str	r2, [r7, #28]
 8003b6e:	781a      	ldrb	r2, [r3, #0]
 8003b70:	4b7d      	ldr	r3, [pc, #500]	; (8003d68 <parseDHCPMSG+0x51c>)
 8003b72:	701a      	strb	r2, [r3, #0]
   				DHCP_allocated_zabbix[1] = *p++;
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	1c5a      	adds	r2, r3, #1
 8003b78:	61fa      	str	r2, [r7, #28]
 8003b7a:	781a      	ldrb	r2, [r3, #0]
 8003b7c:	4b7a      	ldr	r3, [pc, #488]	; (8003d68 <parseDHCPMSG+0x51c>)
 8003b7e:	705a      	strb	r2, [r3, #1]
   				DHCP_allocated_zabbix[2] = *p++;
 8003b80:	69fb      	ldr	r3, [r7, #28]
 8003b82:	1c5a      	adds	r2, r3, #1
 8003b84:	61fa      	str	r2, [r7, #28]
 8003b86:	781a      	ldrb	r2, [r3, #0]
 8003b88:	4b77      	ldr	r3, [pc, #476]	; (8003d68 <parseDHCPMSG+0x51c>)
 8003b8a:	709a      	strb	r2, [r3, #2]
   				DHCP_allocated_zabbix[3] = *p++;
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	1c5a      	adds	r2, r3, #1
 8003b90:	61fa      	str	r2, [r7, #28]
 8003b92:	781a      	ldrb	r2, [r3, #0]
 8003b94:	4b74      	ldr	r3, [pc, #464]	; (8003d68 <parseDHCPMSG+0x51c>)
 8003b96:	70da      	strb	r2, [r3, #3]
   				p = p + (opt_len - 4);
 8003b98:	7afb      	ldrb	r3, [r7, #11]
 8003b9a:	3b04      	subs	r3, #4
 8003b9c:	69fa      	ldr	r2, [r7, #28]
 8003b9e:	4413      	add	r3, r2
 8003ba0:	61fb      	str	r3, [r7, #28]
   				break;
 8003ba2:	e0d4      	b.n	8003d4e <parseDHCPMSG+0x502>
   			case dns :
   				p++;                  
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	61fb      	str	r3, [r7, #28]
   				opt_len = *p++;       
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	1c5a      	adds	r2, r3, #1
 8003bae:	61fa      	str	r2, [r7, #28]
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	72fb      	strb	r3, [r7, #11]
   				DHCP_allocated_dns[0] = *p++;
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	1c5a      	adds	r2, r3, #1
 8003bb8:	61fa      	str	r2, [r7, #28]
 8003bba:	781a      	ldrb	r2, [r3, #0]
 8003bbc:	4b6b      	ldr	r3, [pc, #428]	; (8003d6c <parseDHCPMSG+0x520>)
 8003bbe:	701a      	strb	r2, [r3, #0]
   				DHCP_allocated_dns[1] = *p++;
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	1c5a      	adds	r2, r3, #1
 8003bc4:	61fa      	str	r2, [r7, #28]
 8003bc6:	781a      	ldrb	r2, [r3, #0]
 8003bc8:	4b68      	ldr	r3, [pc, #416]	; (8003d6c <parseDHCPMSG+0x520>)
 8003bca:	705a      	strb	r2, [r3, #1]
   				DHCP_allocated_dns[2] = *p++;
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	1c5a      	adds	r2, r3, #1
 8003bd0:	61fa      	str	r2, [r7, #28]
 8003bd2:	781a      	ldrb	r2, [r3, #0]
 8003bd4:	4b65      	ldr	r3, [pc, #404]	; (8003d6c <parseDHCPMSG+0x520>)
 8003bd6:	709a      	strb	r2, [r3, #2]
   				DHCP_allocated_dns[3] = *p++;
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	1c5a      	adds	r2, r3, #1
 8003bdc:	61fa      	str	r2, [r7, #28]
 8003bde:	781a      	ldrb	r2, [r3, #0]
 8003be0:	4b62      	ldr	r3, [pc, #392]	; (8003d6c <parseDHCPMSG+0x520>)
 8003be2:	70da      	strb	r2, [r3, #3]
   				p = p + (opt_len - 4);
 8003be4:	7afb      	ldrb	r3, [r7, #11]
 8003be6:	3b04      	subs	r3, #4
 8003be8:	69fa      	ldr	r2, [r7, #28]
 8003bea:	4413      	add	r3, r2
 8003bec:	61fb      	str	r3, [r7, #28]
   				break;
 8003bee:	e0ae      	b.n	8003d4e <parseDHCPMSG+0x502>
   			case timeServer :
   				p++;
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	61fb      	str	r3, [r7, #28]
   				opt_len = *p++;
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	1c5a      	adds	r2, r3, #1
 8003bfa:	61fa      	str	r2, [r7, #28]
 8003bfc:	781b      	ldrb	r3, [r3, #0]
 8003bfe:	72fb      	strb	r3, [r7, #11]
   				DHCP_allocated_time[0] = *p++;
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	1c5a      	adds	r2, r3, #1
 8003c04:	61fa      	str	r2, [r7, #28]
 8003c06:	781a      	ldrb	r2, [r3, #0]
 8003c08:	4b59      	ldr	r3, [pc, #356]	; (8003d70 <parseDHCPMSG+0x524>)
 8003c0a:	701a      	strb	r2, [r3, #0]
   				DHCP_allocated_time[1] = *p++;
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	1c5a      	adds	r2, r3, #1
 8003c10:	61fa      	str	r2, [r7, #28]
 8003c12:	781a      	ldrb	r2, [r3, #0]
 8003c14:	4b56      	ldr	r3, [pc, #344]	; (8003d70 <parseDHCPMSG+0x524>)
 8003c16:	705a      	strb	r2, [r3, #1]
   				DHCP_allocated_time[2] = *p++;
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	1c5a      	adds	r2, r3, #1
 8003c1c:	61fa      	str	r2, [r7, #28]
 8003c1e:	781a      	ldrb	r2, [r3, #0]
 8003c20:	4b53      	ldr	r3, [pc, #332]	; (8003d70 <parseDHCPMSG+0x524>)
 8003c22:	709a      	strb	r2, [r3, #2]
   				DHCP_allocated_time[3] = *p++;
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	1c5a      	adds	r2, r3, #1
 8003c28:	61fa      	str	r2, [r7, #28]
 8003c2a:	781a      	ldrb	r2, [r3, #0]
 8003c2c:	4b50      	ldr	r3, [pc, #320]	; (8003d70 <parseDHCPMSG+0x524>)
 8003c2e:	70da      	strb	r2, [r3, #3]
   				p = p + (opt_len - 4);
 8003c30:	7afb      	ldrb	r3, [r7, #11]
 8003c32:	3b04      	subs	r3, #4
 8003c34:	69fa      	ldr	r2, [r7, #28]
 8003c36:	4413      	add	r3, r2
 8003c38:	61fb      	str	r3, [r7, #28]
   				break;
 8003c3a:	e088      	b.n	8003d4e <parseDHCPMSG+0x502>
   			case dhcpIPaddrLeaseTime :
   				p++;
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	3301      	adds	r3, #1
 8003c40:	61fb      	str	r3, [r7, #28]
   				opt_len = *p++;
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	1c5a      	adds	r2, r3, #1
 8003c46:	61fa      	str	r2, [r7, #28]
 8003c48:	781b      	ldrb	r3, [r3, #0]
 8003c4a:	72fb      	strb	r3, [r7, #11]
   				dhcp_lease_time  = *p++;
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	1c5a      	adds	r2, r3, #1
 8003c50:	61fa      	str	r2, [r7, #28]
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	461a      	mov	r2, r3
 8003c56:	4b47      	ldr	r3, [pc, #284]	; (8003d74 <parseDHCPMSG+0x528>)
 8003c58:	601a      	str	r2, [r3, #0]
   				dhcp_lease_time  = (dhcp_lease_time << 8) + *p++;
 8003c5a:	4b46      	ldr	r3, [pc, #280]	; (8003d74 <parseDHCPMSG+0x528>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	021a      	lsls	r2, r3, #8
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	1c59      	adds	r1, r3, #1
 8003c64:	61f9      	str	r1, [r7, #28]
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	4413      	add	r3, r2
 8003c6a:	4a42      	ldr	r2, [pc, #264]	; (8003d74 <parseDHCPMSG+0x528>)
 8003c6c:	6013      	str	r3, [r2, #0]
   				dhcp_lease_time  = (dhcp_lease_time << 8) + *p++;
 8003c6e:	4b41      	ldr	r3, [pc, #260]	; (8003d74 <parseDHCPMSG+0x528>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	021a      	lsls	r2, r3, #8
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	1c59      	adds	r1, r3, #1
 8003c78:	61f9      	str	r1, [r7, #28]
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	4413      	add	r3, r2
 8003c7e:	4a3d      	ldr	r2, [pc, #244]	; (8003d74 <parseDHCPMSG+0x528>)
 8003c80:	6013      	str	r3, [r2, #0]
   				dhcp_lease_time  = (dhcp_lease_time << 8) + *p++;
 8003c82:	4b3c      	ldr	r3, [pc, #240]	; (8003d74 <parseDHCPMSG+0x528>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	021a      	lsls	r2, r3, #8
 8003c88:	69fb      	ldr	r3, [r7, #28]
 8003c8a:	1c59      	adds	r1, r3, #1
 8003c8c:	61f9      	str	r1, [r7, #28]
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	4413      	add	r3, r2
 8003c92:	4a38      	ldr	r2, [pc, #224]	; (8003d74 <parseDHCPMSG+0x528>)
 8003c94:	6013      	str	r3, [r2, #0]
            #ifdef _DHCP_DEBUG_  
               dhcp_lease_time = 10;
 				#endif
   				break;
 8003c96:	e05a      	b.n	8003d4e <parseDHCPMSG+0x502>
   			case dhcpServerIdentifier :
   				p++;
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	61fb      	str	r3, [r7, #28]
   				opt_len = *p++;
 8003c9e:	69fb      	ldr	r3, [r7, #28]
 8003ca0:	1c5a      	adds	r2, r3, #1
 8003ca2:	61fa      	str	r2, [r7, #28]
 8003ca4:	781b      	ldrb	r3, [r3, #0]
 8003ca6:	72fb      	strb	r3, [r7, #11]
   				DHCP_SIP[0] = *p++;
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	1c5a      	adds	r2, r3, #1
 8003cac:	61fa      	str	r2, [r7, #28]
 8003cae:	781a      	ldrb	r2, [r3, #0]
 8003cb0:	4b31      	ldr	r3, [pc, #196]	; (8003d78 <parseDHCPMSG+0x52c>)
 8003cb2:	701a      	strb	r2, [r3, #0]
   				DHCP_SIP[1] = *p++;
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	1c5a      	adds	r2, r3, #1
 8003cb8:	61fa      	str	r2, [r7, #28]
 8003cba:	781a      	ldrb	r2, [r3, #0]
 8003cbc:	4b2e      	ldr	r3, [pc, #184]	; (8003d78 <parseDHCPMSG+0x52c>)
 8003cbe:	705a      	strb	r2, [r3, #1]
   				DHCP_SIP[2] = *p++;
 8003cc0:	69fb      	ldr	r3, [r7, #28]
 8003cc2:	1c5a      	adds	r2, r3, #1
 8003cc4:	61fa      	str	r2, [r7, #28]
 8003cc6:	781a      	ldrb	r2, [r3, #0]
 8003cc8:	4b2b      	ldr	r3, [pc, #172]	; (8003d78 <parseDHCPMSG+0x52c>)
 8003cca:	709a      	strb	r2, [r3, #2]
   				DHCP_SIP[3] = *p++;
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	1c5a      	adds	r2, r3, #1
 8003cd0:	61fa      	str	r2, [r7, #28]
 8003cd2:	781a      	ldrb	r2, [r3, #0]
 8003cd4:	4b28      	ldr	r3, [pc, #160]	; (8003d78 <parseDHCPMSG+0x52c>)
 8003cd6:	70da      	strb	r2, [r3, #3]
                DHCP_REAL_SIP[0]=svr_addr[0];
 8003cd8:	793a      	ldrb	r2, [r7, #4]
 8003cda:	4b28      	ldr	r3, [pc, #160]	; (8003d7c <parseDHCPMSG+0x530>)
 8003cdc:	701a      	strb	r2, [r3, #0]
                DHCP_REAL_SIP[1]=svr_addr[1];
 8003cde:	797a      	ldrb	r2, [r7, #5]
 8003ce0:	4b26      	ldr	r3, [pc, #152]	; (8003d7c <parseDHCPMSG+0x530>)
 8003ce2:	705a      	strb	r2, [r3, #1]
                DHCP_REAL_SIP[2]=svr_addr[2];
 8003ce4:	79ba      	ldrb	r2, [r7, #6]
 8003ce6:	4b25      	ldr	r3, [pc, #148]	; (8003d7c <parseDHCPMSG+0x530>)
 8003ce8:	709a      	strb	r2, [r3, #2]
                DHCP_REAL_SIP[3]=svr_addr[3];
 8003cea:	79fa      	ldrb	r2, [r7, #7]
 8003cec:	4b23      	ldr	r3, [pc, #140]	; (8003d7c <parseDHCPMSG+0x530>)
 8003cee:	70da      	strb	r2, [r3, #3]
   				break;
 8003cf0:	e02d      	b.n	8003d4e <parseDHCPMSG+0x502>
   			case dhcpZabbixHostName :
   				p++;
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	61fb      	str	r3, [r7, #28]
   				opt_len = *p++;
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	1c5a      	adds	r2, r3, #1
 8003cfc:	61fa      	str	r2, [r7, #28]
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	72fb      	strb	r3, [r7, #11]
   				int iii;
   				for (iii = 0; iii < opt_len; iii++) {
 8003d02:	2300      	movs	r3, #0
 8003d04:	617b      	str	r3, [r7, #20]
 8003d06:	e00b      	b.n	8003d20 <parseDHCPMSG+0x4d4>
   					DHCP_allocated_hostname[iii] = *p++;
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	1c5a      	adds	r2, r3, #1
 8003d0c:	61fa      	str	r2, [r7, #28]
 8003d0e:	7819      	ldrb	r1, [r3, #0]
 8003d10:	4a1b      	ldr	r2, [pc, #108]	; (8003d80 <parseDHCPMSG+0x534>)
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	4413      	add	r3, r2
 8003d16:	460a      	mov	r2, r1
 8003d18:	701a      	strb	r2, [r3, #0]
   				for (iii = 0; iii < opt_len; iii++) {
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	617b      	str	r3, [r7, #20]
 8003d20:	7afb      	ldrb	r3, [r7, #11]
 8003d22:	697a      	ldr	r2, [r7, #20]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	dbef      	blt.n	8003d08 <parseDHCPMSG+0x4bc>
   				}
   				DHCP_allocated_hostname[iii] = '\0';
 8003d28:	4a15      	ldr	r2, [pc, #84]	; (8003d80 <parseDHCPMSG+0x534>)
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	4413      	add	r3, r2
 8003d2e:	2200      	movs	r2, #0
 8003d30:	701a      	strb	r2, [r3, #0]
   				break;
 8003d32:	e00c      	b.n	8003d4e <parseDHCPMSG+0x502>
   			default :
   				p++;
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	3301      	adds	r3, #1
 8003d38:	61fb      	str	r3, [r7, #28]
   				opt_len = *p++;
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	1c5a      	adds	r2, r3, #1
 8003d3e:	61fa      	str	r2, [r7, #28]
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	72fb      	strb	r3, [r7, #11]
   				p += opt_len;
 8003d44:	7afb      	ldrb	r3, [r7, #11]
 8003d46:	69fa      	ldr	r2, [r7, #28]
 8003d48:	4413      	add	r3, r2
 8003d4a:	61fb      	str	r3, [r7, #28]
   				break;
 8003d4c:	bf00      	nop
		while ( p < e ) {
 8003d4e:	69fa      	ldr	r2, [r7, #28]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	429a      	cmp	r2, r3
 8003d54:	f4ff ae11 	bcc.w	800397a <parseDHCPMSG+0x12e>
			} // switch
		} // while
	} // if
	return	type;
 8003d58:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3724      	adds	r7, #36	; 0x24
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd90      	pop	{r4, r7, pc}
 8003d64:	200005dc 	.word	0x200005dc
 8003d68:	200005ec 	.word	0x200005ec
 8003d6c:	200005e4 	.word	0x200005e4
 8003d70:	200005e8 	.word	0x200005e8
 8003d74:	20000000 	.word	0x20000000
 8003d78:	200005cc 	.word	0x200005cc
 8003d7c:	200005d0 	.word	0x200005d0
 8003d80:	200005f0 	.word	0x200005f0

08003d84 <DHCP_run>:

uint8_t DHCP_run(void)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0
	uint8_t  type;
	uint8_t  ret;

	if(dhcp_state == STATE_DHCP_STOP) return DHCP_STOPPED;
 8003d8a:	4b7f      	ldr	r3, [pc, #508]	; (8003f88 <DHCP_run+0x204>)
 8003d8c:	f993 3000 	ldrsb.w	r3, [r3]
 8003d90:	2b06      	cmp	r3, #6
 8003d92:	d101      	bne.n	8003d98 <DHCP_run+0x14>
 8003d94:	2305      	movs	r3, #5
 8003d96:	e0f3      	b.n	8003f80 <DHCP_run+0x1fc>

	if(getSn_SR(DHCP_SOCKET) != SOCK_UDP)
 8003d98:	4b7c      	ldr	r3, [pc, #496]	; (8003f8c <DHCP_run+0x208>)
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	3301      	adds	r3, #1
 8003da0:	00db      	lsls	r3, r3, #3
 8003da2:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003da6:	4618      	mov	r0, r3
 8003da8:	f005 f9aa 	bl	8009100 <WIZCHIP_READ>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b22      	cmp	r3, #34	; 0x22
 8003db0:	d006      	beq.n	8003dc0 <DHCP_run+0x3c>
	   socket(DHCP_SOCKET, Sn_MR_UDP, DHCP_CLIENT_PORT, 0x00);
 8003db2:	4b76      	ldr	r3, [pc, #472]	; (8003f8c <DHCP_run+0x208>)
 8003db4:	7818      	ldrb	r0, [r3, #0]
 8003db6:	2300      	movs	r3, #0
 8003db8:	2244      	movs	r2, #68	; 0x44
 8003dba:	2102      	movs	r1, #2
 8003dbc:	f002 fda4 	bl	8006908 <socket>

	ret = DHCP_RUNNING;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	71fb      	strb	r3, [r7, #7]
	type = parseDHCPMSG();
 8003dc4:	f7ff fd42 	bl	800384c <parseDHCPMSG>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	71bb      	strb	r3, [r7, #6]

	switch ( dhcp_state ) {
 8003dcc:	4b6e      	ldr	r3, [pc, #440]	; (8003f88 <DHCP_run+0x204>)
 8003dce:	f993 3000 	ldrsb.w	r3, [r3]
 8003dd2:	2b04      	cmp	r3, #4
 8003dd4:	f200 80d0 	bhi.w	8003f78 <DHCP_run+0x1f4>
 8003dd8:	a201      	add	r2, pc, #4	; (adr r2, 8003de0 <DHCP_run+0x5c>)
 8003dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dde:	bf00      	nop
 8003de0:	08003df5 	.word	0x08003df5
 8003de4:	08003e19 	.word	0x08003e19
 8003de8:	08003e5d 	.word	0x08003e5d
 8003dec:	08003ead 	.word	0x08003ead
 8003df0:	08003f07 	.word	0x08003f07
	   case STATE_DHCP_INIT     :
         DHCP_allocated_ip[0] = 0;
 8003df4:	4b66      	ldr	r3, [pc, #408]	; (8003f90 <DHCP_run+0x20c>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	701a      	strb	r2, [r3, #0]
         DHCP_allocated_ip[1] = 0;
 8003dfa:	4b65      	ldr	r3, [pc, #404]	; (8003f90 <DHCP_run+0x20c>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	705a      	strb	r2, [r3, #1]
         DHCP_allocated_ip[2] = 0;
 8003e00:	4b63      	ldr	r3, [pc, #396]	; (8003f90 <DHCP_run+0x20c>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	709a      	strb	r2, [r3, #2]
         DHCP_allocated_ip[3] = 0;
 8003e06:	4b62      	ldr	r3, [pc, #392]	; (8003f90 <DHCP_run+0x20c>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	70da      	strb	r2, [r3, #3]
   		send_DHCP_DISCOVER();
 8003e0c:	f7fe ff58 	bl	8002cc0 <send_DHCP_DISCOVER>
   		dhcp_state = STATE_DHCP_DISCOVER;
 8003e10:	4b5d      	ldr	r3, [pc, #372]	; (8003f88 <DHCP_run+0x204>)
 8003e12:	2201      	movs	r2, #1
 8003e14:	701a      	strb	r2, [r3, #0]
   		break;
 8003e16:	e0b2      	b.n	8003f7e <DHCP_run+0x1fa>
		case STATE_DHCP_DISCOVER :
			if (type == DHCP_OFFER){
 8003e18:	79bb      	ldrb	r3, [r7, #6]
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d119      	bne.n	8003e52 <DHCP_run+0xce>
#ifdef _DHCP_DEBUG_
				printf("> Receive DHCP_OFFER\r\n");
#endif
            DHCP_allocated_ip[0] = pDHCPMSG->yiaddr[0];
 8003e1e:	4b5d      	ldr	r3, [pc, #372]	; (8003f94 <DHCP_run+0x210>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	7c1a      	ldrb	r2, [r3, #16]
 8003e24:	4b5a      	ldr	r3, [pc, #360]	; (8003f90 <DHCP_run+0x20c>)
 8003e26:	701a      	strb	r2, [r3, #0]
            DHCP_allocated_ip[1] = pDHCPMSG->yiaddr[1];
 8003e28:	4b5a      	ldr	r3, [pc, #360]	; (8003f94 <DHCP_run+0x210>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	7c5a      	ldrb	r2, [r3, #17]
 8003e2e:	4b58      	ldr	r3, [pc, #352]	; (8003f90 <DHCP_run+0x20c>)
 8003e30:	705a      	strb	r2, [r3, #1]
            DHCP_allocated_ip[2] = pDHCPMSG->yiaddr[2];
 8003e32:	4b58      	ldr	r3, [pc, #352]	; (8003f94 <DHCP_run+0x210>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	7c9a      	ldrb	r2, [r3, #18]
 8003e38:	4b55      	ldr	r3, [pc, #340]	; (8003f90 <DHCP_run+0x20c>)
 8003e3a:	709a      	strb	r2, [r3, #2]
            DHCP_allocated_ip[3] = pDHCPMSG->yiaddr[3];
 8003e3c:	4b55      	ldr	r3, [pc, #340]	; (8003f94 <DHCP_run+0x210>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	7cda      	ldrb	r2, [r3, #19]
 8003e42:	4b53      	ldr	r3, [pc, #332]	; (8003f90 <DHCP_run+0x20c>)
 8003e44:	70da      	strb	r2, [r3, #3]

				send_DHCP_REQUEST();
 8003e46:	f7ff f913 	bl	8003070 <send_DHCP_REQUEST>
				dhcp_state = STATE_DHCP_REQUEST;
 8003e4a:	4b4f      	ldr	r3, [pc, #316]	; (8003f88 <DHCP_run+0x204>)
 8003e4c:	2202      	movs	r2, #2
 8003e4e:	701a      	strb	r2, [r3, #0]
			} else ret = check_DHCP_timeout();
         break;
 8003e50:	e095      	b.n	8003f7e <DHCP_run+0x1fa>
			} else ret = check_DHCP_timeout();
 8003e52:	f000 f8b1 	bl	8003fb8 <check_DHCP_timeout>
 8003e56:	4603      	mov	r3, r0
 8003e58:	71fb      	strb	r3, [r7, #7]
         break;
 8003e5a:	e090      	b.n	8003f7e <DHCP_run+0x1fa>

		case STATE_DHCP_REQUEST :
			if (type == DHCP_ACK) {
 8003e5c:	79bb      	ldrb	r3, [r7, #6]
 8003e5e:	2b05      	cmp	r3, #5
 8003e60:	d116      	bne.n	8003e90 <DHCP_run+0x10c>

#ifdef _DHCP_DEBUG_
				printf("> Receive DHCP_ACK\r\n");
#endif
				if (check_DHCP_leasedIP()) {
 8003e62:	f000 f909 	bl	8004078 <check_DHCP_leasedIP>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d008      	beq.n	8003e7e <DHCP_run+0xfa>
					// Network info assignment from DHCP
					dhcp_ip_assign();
 8003e6c:	4b4a      	ldr	r3, [pc, #296]	; (8003f98 <DHCP_run+0x214>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4798      	blx	r3
					reset_DHCP_timeout();
 8003e72:	f000 f9d3 	bl	800421c <reset_DHCP_timeout>

					dhcp_state = STATE_DHCP_LEASED;
 8003e76:	4b44      	ldr	r3, [pc, #272]	; (8003f88 <DHCP_run+0x204>)
 8003e78:	2203      	movs	r2, #3
 8003e7a:	701a      	strb	r2, [r3, #0]

				reset_DHCP_timeout();

				dhcp_state = STATE_DHCP_DISCOVER;
			} else ret = check_DHCP_timeout();
		break;
 8003e7c:	e07f      	b.n	8003f7e <DHCP_run+0x1fa>
					reset_DHCP_timeout();
 8003e7e:	f000 f9cd 	bl	800421c <reset_DHCP_timeout>
					dhcp_ip_conflict();
 8003e82:	4b46      	ldr	r3, [pc, #280]	; (8003f9c <DHCP_run+0x218>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4798      	blx	r3
				    dhcp_state = STATE_DHCP_INIT;
 8003e88:	4b3f      	ldr	r3, [pc, #252]	; (8003f88 <DHCP_run+0x204>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	701a      	strb	r2, [r3, #0]
		break;
 8003e8e:	e076      	b.n	8003f7e <DHCP_run+0x1fa>
			} else if (type == DHCP_NAK) {
 8003e90:	79bb      	ldrb	r3, [r7, #6]
 8003e92:	2b06      	cmp	r3, #6
 8003e94:	d105      	bne.n	8003ea2 <DHCP_run+0x11e>
				reset_DHCP_timeout();
 8003e96:	f000 f9c1 	bl	800421c <reset_DHCP_timeout>
				dhcp_state = STATE_DHCP_DISCOVER;
 8003e9a:	4b3b      	ldr	r3, [pc, #236]	; (8003f88 <DHCP_run+0x204>)
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	701a      	strb	r2, [r3, #0]
		break;
 8003ea0:	e06d      	b.n	8003f7e <DHCP_run+0x1fa>
			} else ret = check_DHCP_timeout();
 8003ea2:	f000 f889 	bl	8003fb8 <check_DHCP_timeout>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	71fb      	strb	r3, [r7, #7]
		break;
 8003eaa:	e068      	b.n	8003f7e <DHCP_run+0x1fa>

		case STATE_DHCP_LEASED :
		   ret = DHCP_IP_LEASED;
 8003eac:	2304      	movs	r3, #4
 8003eae:	71fb      	strb	r3, [r7, #7]
			if ((dhcp_lease_time != INFINITE_LEASETIME) && ((dhcp_lease_time/2) < dhcp_tick_1s)) {
 8003eb0:	4b3b      	ldr	r3, [pc, #236]	; (8003fa0 <DHCP_run+0x21c>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003eb8:	d060      	beq.n	8003f7c <DHCP_run+0x1f8>
 8003eba:	4b39      	ldr	r3, [pc, #228]	; (8003fa0 <DHCP_run+0x21c>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	085a      	lsrs	r2, r3, #1
 8003ec0:	4b38      	ldr	r3, [pc, #224]	; (8003fa4 <DHCP_run+0x220>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d259      	bcs.n	8003f7c <DHCP_run+0x1f8>
				
#ifdef _DHCP_DEBUG_
 				printf("> Maintains the IP address \r\n");
#endif

				type = 0;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	71bb      	strb	r3, [r7, #6]
				OLD_allocated_ip[0] = DHCP_allocated_ip[0];
 8003ecc:	4b30      	ldr	r3, [pc, #192]	; (8003f90 <DHCP_run+0x20c>)
 8003ece:	781a      	ldrb	r2, [r3, #0]
 8003ed0:	4b35      	ldr	r3, [pc, #212]	; (8003fa8 <DHCP_run+0x224>)
 8003ed2:	701a      	strb	r2, [r3, #0]
				OLD_allocated_ip[1] = DHCP_allocated_ip[1];
 8003ed4:	4b2e      	ldr	r3, [pc, #184]	; (8003f90 <DHCP_run+0x20c>)
 8003ed6:	785a      	ldrb	r2, [r3, #1]
 8003ed8:	4b33      	ldr	r3, [pc, #204]	; (8003fa8 <DHCP_run+0x224>)
 8003eda:	705a      	strb	r2, [r3, #1]
				OLD_allocated_ip[2] = DHCP_allocated_ip[2];
 8003edc:	4b2c      	ldr	r3, [pc, #176]	; (8003f90 <DHCP_run+0x20c>)
 8003ede:	789a      	ldrb	r2, [r3, #2]
 8003ee0:	4b31      	ldr	r3, [pc, #196]	; (8003fa8 <DHCP_run+0x224>)
 8003ee2:	709a      	strb	r2, [r3, #2]
				OLD_allocated_ip[3] = DHCP_allocated_ip[3];
 8003ee4:	4b2a      	ldr	r3, [pc, #168]	; (8003f90 <DHCP_run+0x20c>)
 8003ee6:	78da      	ldrb	r2, [r3, #3]
 8003ee8:	4b2f      	ldr	r3, [pc, #188]	; (8003fa8 <DHCP_run+0x224>)
 8003eea:	70da      	strb	r2, [r3, #3]
				
				DHCP_XID++;
 8003eec:	4b2f      	ldr	r3, [pc, #188]	; (8003fac <DHCP_run+0x228>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	4a2e      	ldr	r2, [pc, #184]	; (8003fac <DHCP_run+0x228>)
 8003ef4:	6013      	str	r3, [r2, #0]

				send_DHCP_REQUEST();
 8003ef6:	f7ff f8bb 	bl	8003070 <send_DHCP_REQUEST>

				reset_DHCP_timeout();
 8003efa:	f000 f98f 	bl	800421c <reset_DHCP_timeout>

				dhcp_state = STATE_DHCP_REREQUEST;
 8003efe:	4b22      	ldr	r3, [pc, #136]	; (8003f88 <DHCP_run+0x204>)
 8003f00:	2204      	movs	r2, #4
 8003f02:	701a      	strb	r2, [r3, #0]
			}
		break;
 8003f04:	e03a      	b.n	8003f7c <DHCP_run+0x1f8>

		case STATE_DHCP_REREQUEST :
		   ret = DHCP_IP_LEASED;
 8003f06:	2304      	movs	r3, #4
 8003f08:	71fb      	strb	r3, [r7, #7]
			if (type == DHCP_ACK) {
 8003f0a:	79bb      	ldrb	r3, [r7, #6]
 8003f0c:	2b05      	cmp	r3, #5
 8003f0e:	d125      	bne.n	8003f5c <DHCP_run+0x1d8>
				dhcp_retry_count = 0;
 8003f10:	4b27      	ldr	r3, [pc, #156]	; (8003fb0 <DHCP_run+0x22c>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	701a      	strb	r2, [r3, #0]
				if (OLD_allocated_ip[0] != DHCP_allocated_ip[0] || 
 8003f16:	4b24      	ldr	r3, [pc, #144]	; (8003fa8 <DHCP_run+0x224>)
 8003f18:	781a      	ldrb	r2, [r3, #0]
 8003f1a:	4b1d      	ldr	r3, [pc, #116]	; (8003f90 <DHCP_run+0x20c>)
 8003f1c:	781b      	ldrb	r3, [r3, #0]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d111      	bne.n	8003f46 <DHCP_run+0x1c2>
				    OLD_allocated_ip[1] != DHCP_allocated_ip[1] ||
 8003f22:	4b21      	ldr	r3, [pc, #132]	; (8003fa8 <DHCP_run+0x224>)
 8003f24:	785a      	ldrb	r2, [r3, #1]
 8003f26:	4b1a      	ldr	r3, [pc, #104]	; (8003f90 <DHCP_run+0x20c>)
 8003f28:	785b      	ldrb	r3, [r3, #1]
				if (OLD_allocated_ip[0] != DHCP_allocated_ip[0] || 
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d10b      	bne.n	8003f46 <DHCP_run+0x1c2>
				    OLD_allocated_ip[2] != DHCP_allocated_ip[2] ||
 8003f2e:	4b1e      	ldr	r3, [pc, #120]	; (8003fa8 <DHCP_run+0x224>)
 8003f30:	789a      	ldrb	r2, [r3, #2]
 8003f32:	4b17      	ldr	r3, [pc, #92]	; (8003f90 <DHCP_run+0x20c>)
 8003f34:	789b      	ldrb	r3, [r3, #2]
				    OLD_allocated_ip[1] != DHCP_allocated_ip[1] ||
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d105      	bne.n	8003f46 <DHCP_run+0x1c2>
				    OLD_allocated_ip[3] != DHCP_allocated_ip[3]) 
 8003f3a:	4b1b      	ldr	r3, [pc, #108]	; (8003fa8 <DHCP_run+0x224>)
 8003f3c:	78da      	ldrb	r2, [r3, #3]
 8003f3e:	4b14      	ldr	r3, [pc, #80]	; (8003f90 <DHCP_run+0x20c>)
 8003f40:	78db      	ldrb	r3, [r3, #3]
				    OLD_allocated_ip[2] != DHCP_allocated_ip[2] ||
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d004      	beq.n	8003f50 <DHCP_run+0x1cc>
				{
					ret = DHCP_IP_CHANGED;
 8003f46:	2303      	movs	r3, #3
 8003f48:	71fb      	strb	r3, [r7, #7]
					dhcp_ip_update();
 8003f4a:	4b1a      	ldr	r3, [pc, #104]	; (8003fb4 <DHCP_run+0x230>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4798      	blx	r3
					
				}
         #ifdef _DHCP_DEBUG_
            else printf(">IP is continued.\r\n");
         #endif            				
				reset_DHCP_timeout();
 8003f50:	f000 f964 	bl	800421c <reset_DHCP_timeout>
				dhcp_state = STATE_DHCP_LEASED;
 8003f54:	4b0c      	ldr	r3, [pc, #48]	; (8003f88 <DHCP_run+0x204>)
 8003f56:	2203      	movs	r2, #3
 8003f58:	701a      	strb	r2, [r3, #0]

				reset_DHCP_timeout();

				dhcp_state = STATE_DHCP_DISCOVER;
			} else ret = check_DHCP_timeout();
	   	break;
 8003f5a:	e010      	b.n	8003f7e <DHCP_run+0x1fa>
			} else if (type == DHCP_NAK) {
 8003f5c:	79bb      	ldrb	r3, [r7, #6]
 8003f5e:	2b06      	cmp	r3, #6
 8003f60:	d105      	bne.n	8003f6e <DHCP_run+0x1ea>
				reset_DHCP_timeout();
 8003f62:	f000 f95b 	bl	800421c <reset_DHCP_timeout>
				dhcp_state = STATE_DHCP_DISCOVER;
 8003f66:	4b08      	ldr	r3, [pc, #32]	; (8003f88 <DHCP_run+0x204>)
 8003f68:	2201      	movs	r2, #1
 8003f6a:	701a      	strb	r2, [r3, #0]
	   	break;
 8003f6c:	e007      	b.n	8003f7e <DHCP_run+0x1fa>
			} else ret = check_DHCP_timeout();
 8003f6e:	f000 f823 	bl	8003fb8 <check_DHCP_timeout>
 8003f72:	4603      	mov	r3, r0
 8003f74:	71fb      	strb	r3, [r7, #7]
	   	break;
 8003f76:	e002      	b.n	8003f7e <DHCP_run+0x1fa>
		default :
   		break;
 8003f78:	bf00      	nop
 8003f7a:	e000      	b.n	8003f7e <DHCP_run+0x1fa>
		break;
 8003f7c:	bf00      	nop
	}

	return ret;
 8003f7e:	79fb      	ldrb	r3, [r7, #7]
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3708      	adds	r7, #8
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	200006f0 	.word	0x200006f0
 8003f8c:	200005c8 	.word	0x200005c8
 8003f90:	200005d8 	.word	0x200005d8
 8003f94:	200006fc 	.word	0x200006fc
 8003f98:	20000010 	.word	0x20000010
 8003f9c:	20000018 	.word	0x20000018
 8003fa0:	20000000 	.word	0x20000000
 8003fa4:	200006f4 	.word	0x200006f4
 8003fa8:	200005d4 	.word	0x200005d4
 8003fac:	200006f8 	.word	0x200006f8
 8003fb0:	200006f1 	.word	0x200006f1
 8003fb4:	20000014 	.word	0x20000014

08003fb8 <check_DHCP_timeout>:
   close(DHCP_SOCKET);
   dhcp_state = STATE_DHCP_STOP;
}

uint8_t check_DHCP_timeout(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
	uint8_t ret = DHCP_RUNNING;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	71fb      	strb	r3, [r7, #7]
	
	if (dhcp_retry_count < MAX_DHCP_RETRY) {
 8003fc2:	4b29      	ldr	r3, [pc, #164]	; (8004068 <check_DHCP_timeout+0xb0>)
 8003fc4:	f993 3000 	ldrsb.w	r3, [r3]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	dc2d      	bgt.n	8004028 <check_DHCP_timeout+0x70>
		if (dhcp_tick_next < dhcp_tick_1s) {
 8003fcc:	4b27      	ldr	r3, [pc, #156]	; (800406c <check_DHCP_timeout+0xb4>)
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	4b27      	ldr	r3, [pc, #156]	; (8004070 <check_DHCP_timeout+0xb8>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d242      	bcs.n	800405e <check_DHCP_timeout+0xa6>

			switch ( dhcp_state ) {
 8003fd8:	4b26      	ldr	r3, [pc, #152]	; (8004074 <check_DHCP_timeout+0xbc>)
 8003fda:	f993 3000 	ldrsb.w	r3, [r3]
 8003fde:	2b04      	cmp	r3, #4
 8003fe0:	d00c      	beq.n	8003ffc <check_DHCP_timeout+0x44>
 8003fe2:	2b04      	cmp	r3, #4
 8003fe4:	dc0d      	bgt.n	8004002 <check_DHCP_timeout+0x4a>
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d002      	beq.n	8003ff0 <check_DHCP_timeout+0x38>
 8003fea:	2b02      	cmp	r3, #2
 8003fec:	d003      	beq.n	8003ff6 <check_DHCP_timeout+0x3e>
					
					send_DHCP_REQUEST();
				break;
		
				default :
				break;
 8003fee:	e008      	b.n	8004002 <check_DHCP_timeout+0x4a>
					send_DHCP_DISCOVER();
 8003ff0:	f7fe fe66 	bl	8002cc0 <send_DHCP_DISCOVER>
				break;
 8003ff4:	e006      	b.n	8004004 <check_DHCP_timeout+0x4c>
					send_DHCP_REQUEST();
 8003ff6:	f7ff f83b 	bl	8003070 <send_DHCP_REQUEST>
				break;
 8003ffa:	e003      	b.n	8004004 <check_DHCP_timeout+0x4c>
					send_DHCP_REQUEST();
 8003ffc:	f7ff f838 	bl	8003070 <send_DHCP_REQUEST>
				break;
 8004000:	e000      	b.n	8004004 <check_DHCP_timeout+0x4c>
				break;
 8004002:	bf00      	nop
			}

			dhcp_tick_1s = 0;
 8004004:	4b1a      	ldr	r3, [pc, #104]	; (8004070 <check_DHCP_timeout+0xb8>)
 8004006:	2200      	movs	r2, #0
 8004008:	601a      	str	r2, [r3, #0]
			dhcp_tick_next = dhcp_tick_1s + DHCP_WAIT_TIME;
 800400a:	4b19      	ldr	r3, [pc, #100]	; (8004070 <check_DHCP_timeout+0xb8>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	330a      	adds	r3, #10
 8004010:	4a16      	ldr	r2, [pc, #88]	; (800406c <check_DHCP_timeout+0xb4>)
 8004012:	6013      	str	r3, [r2, #0]
			dhcp_retry_count++;
 8004014:	4b14      	ldr	r3, [pc, #80]	; (8004068 <check_DHCP_timeout+0xb0>)
 8004016:	f993 3000 	ldrsb.w	r3, [r3]
 800401a:	b2db      	uxtb	r3, r3
 800401c:	3301      	adds	r3, #1
 800401e:	b2db      	uxtb	r3, r3
 8004020:	b25a      	sxtb	r2, r3
 8004022:	4b11      	ldr	r3, [pc, #68]	; (8004068 <check_DHCP_timeout+0xb0>)
 8004024:	701a      	strb	r2, [r3, #0]
 8004026:	e01a      	b.n	800405e <check_DHCP_timeout+0xa6>
		}
	} else { // timeout occurred

		switch(dhcp_state) {
 8004028:	4b12      	ldr	r3, [pc, #72]	; (8004074 <check_DHCP_timeout+0xbc>)
 800402a:	f993 3000 	ldrsb.w	r3, [r3]
 800402e:	2b04      	cmp	r3, #4
 8004030:	d00c      	beq.n	800404c <check_DHCP_timeout+0x94>
 8004032:	2b04      	cmp	r3, #4
 8004034:	dc10      	bgt.n	8004058 <check_DHCP_timeout+0xa0>
 8004036:	2b01      	cmp	r3, #1
 8004038:	d002      	beq.n	8004040 <check_DHCP_timeout+0x88>
 800403a:	2b02      	cmp	r3, #2
 800403c:	d006      	beq.n	800404c <check_DHCP_timeout+0x94>
			case STATE_DHCP_REREQUEST:
				send_DHCP_DISCOVER();
				dhcp_state = STATE_DHCP_DISCOVER;
				break;
			default :
				break;
 800403e:	e00b      	b.n	8004058 <check_DHCP_timeout+0xa0>
				dhcp_state = STATE_DHCP_INIT;
 8004040:	4b0c      	ldr	r3, [pc, #48]	; (8004074 <check_DHCP_timeout+0xbc>)
 8004042:	2200      	movs	r2, #0
 8004044:	701a      	strb	r2, [r3, #0]
				ret = DHCP_FAILED;
 8004046:	2300      	movs	r3, #0
 8004048:	71fb      	strb	r3, [r7, #7]
				break;
 800404a:	e006      	b.n	800405a <check_DHCP_timeout+0xa2>
				send_DHCP_DISCOVER();
 800404c:	f7fe fe38 	bl	8002cc0 <send_DHCP_DISCOVER>
				dhcp_state = STATE_DHCP_DISCOVER;
 8004050:	4b08      	ldr	r3, [pc, #32]	; (8004074 <check_DHCP_timeout+0xbc>)
 8004052:	2201      	movs	r2, #1
 8004054:	701a      	strb	r2, [r3, #0]
				break;
 8004056:	e000      	b.n	800405a <check_DHCP_timeout+0xa2>
				break;
 8004058:	bf00      	nop
		}
		reset_DHCP_timeout();
 800405a:	f000 f8df 	bl	800421c <reset_DHCP_timeout>
	}
	return ret;
 800405e:	79fb      	ldrb	r3, [r7, #7]
}
 8004060:	4618      	mov	r0, r3
 8004062:	3708      	adds	r7, #8
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	200006f1 	.word	0x200006f1
 800406c:	20000004 	.word	0x20000004
 8004070:	200006f4 	.word	0x200006f4
 8004074:	200006f0 	.word	0x200006f0

08004078 <check_DHCP_leasedIP>:

int8_t check_DHCP_leasedIP(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af02      	add	r7, sp, #8
	uint8_t tmp;
	int32_t ret;

	//WIZchip RCR value changed for ARP Timeout count control
	tmp = getRCR();
 800407e:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 8004082:	f005 f83d 	bl	8009100 <WIZCHIP_READ>
 8004086:	4603      	mov	r3, r0
 8004088:	71fb      	strb	r3, [r7, #7]
	setRCR(0x03);
 800408a:	2103      	movs	r1, #3
 800408c:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 8004090:	f005 f882 	bl	8009198 <WIZCHIP_WRITE>

	// IP conflict detection : ARP request - ARP reply
	// Broadcasting ARP Request for check the IP conflict using UDP sendto() function
	ret = sendto(DHCP_SOCKET, (uint8_t *)"CHECK_IP_CONFLICT", 17, DHCP_allocated_ip, 5000);
 8004094:	4b13      	ldr	r3, [pc, #76]	; (80040e4 <check_DHCP_leasedIP+0x6c>)
 8004096:	7818      	ldrb	r0, [r3, #0]
 8004098:	f241 3388 	movw	r3, #5000	; 0x1388
 800409c:	9300      	str	r3, [sp, #0]
 800409e:	4b12      	ldr	r3, [pc, #72]	; (80040e8 <check_DHCP_leasedIP+0x70>)
 80040a0:	2211      	movs	r2, #17
 80040a2:	4912      	ldr	r1, [pc, #72]	; (80040ec <check_DHCP_leasedIP+0x74>)
 80040a4:	f002 fdb4 	bl	8006c10 <sendto>
 80040a8:	6038      	str	r0, [r7, #0]

	// RCR value restore
	setRCR(tmp);
 80040aa:	79fb      	ldrb	r3, [r7, #7]
 80040ac:	4619      	mov	r1, r3
 80040ae:	f44f 50d8 	mov.w	r0, #6912	; 0x1b00
 80040b2:	f005 f871 	bl	8009198 <WIZCHIP_WRITE>

	if(ret == SOCKERR_TIMEOUT) {
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	f113 0f0d 	cmn.w	r3, #13
 80040bc:	d101      	bne.n	80040c2 <check_DHCP_leasedIP+0x4a>

#ifdef _DHCP_DEBUG_
		printf("\r\n> Check leased IP - OK\r\n");
#endif

		return 1;
 80040be:	2301      	movs	r3, #1
 80040c0:	e00c      	b.n	80040dc <check_DHCP_leasedIP+0x64>
	} else {
		// Received ARP reply or etc : IP address conflict occur, DHCP Failed
		send_DHCP_DECLINE();
 80040c2:	f7ff fa71 	bl	80035a8 <send_DHCP_DECLINE>

		ret = dhcp_tick_1s;
 80040c6:	4b0a      	ldr	r3, [pc, #40]	; (80040f0 <check_DHCP_leasedIP+0x78>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	603b      	str	r3, [r7, #0]
		while((dhcp_tick_1s - ret) < 2) ;   // wait for 1s over; wait to complete to send DECLINE message;
 80040cc:	bf00      	nop
 80040ce:	4b08      	ldr	r3, [pc, #32]	; (80040f0 <check_DHCP_leasedIP+0x78>)
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d9f9      	bls.n	80040ce <check_DHCP_leasedIP+0x56>

		return 0;
 80040da:	2300      	movs	r3, #0
	}
}	
 80040dc:	4618      	mov	r0, r3
 80040de:	3708      	adds	r7, #8
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	200005c8 	.word	0x200005c8
 80040e8:	200005d8 	.word	0x200005d8
 80040ec:	08014ab0 	.word	0x08014ab0
 80040f0:	200006f4 	.word	0x200006f4

080040f4 <DHCP_init>:

void DHCP_init(uint8_t s, uint8_t * buf)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	4603      	mov	r3, r0
 80040fc:	6039      	str	r1, [r7, #0]
 80040fe:	71fb      	strb	r3, [r7, #7]
   uint8_t zeroip[4] = {0,0,0,0};
 8004100:	2300      	movs	r3, #0
 8004102:	60fb      	str	r3, [r7, #12]
   getSHAR(DHCP_CHADDR);
 8004104:	2206      	movs	r2, #6
 8004106:	493f      	ldr	r1, [pc, #252]	; (8004204 <DHCP_init+0x110>)
 8004108:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800410c:	f005 f892 	bl	8009234 <WIZCHIP_READ_BUF>
   if((DHCP_CHADDR[0] | DHCP_CHADDR[1]  | DHCP_CHADDR[2] | DHCP_CHADDR[3] | DHCP_CHADDR[4] | DHCP_CHADDR[5]) == 0x00)
 8004110:	4b3c      	ldr	r3, [pc, #240]	; (8004204 <DHCP_init+0x110>)
 8004112:	781a      	ldrb	r2, [r3, #0]
 8004114:	4b3b      	ldr	r3, [pc, #236]	; (8004204 <DHCP_init+0x110>)
 8004116:	785b      	ldrb	r3, [r3, #1]
 8004118:	4313      	orrs	r3, r2
 800411a:	b2da      	uxtb	r2, r3
 800411c:	4b39      	ldr	r3, [pc, #228]	; (8004204 <DHCP_init+0x110>)
 800411e:	789b      	ldrb	r3, [r3, #2]
 8004120:	4313      	orrs	r3, r2
 8004122:	b2da      	uxtb	r2, r3
 8004124:	4b37      	ldr	r3, [pc, #220]	; (8004204 <DHCP_init+0x110>)
 8004126:	78db      	ldrb	r3, [r3, #3]
 8004128:	4313      	orrs	r3, r2
 800412a:	b2da      	uxtb	r2, r3
 800412c:	4b35      	ldr	r3, [pc, #212]	; (8004204 <DHCP_init+0x110>)
 800412e:	791b      	ldrb	r3, [r3, #4]
 8004130:	4313      	orrs	r3, r2
 8004132:	b2da      	uxtb	r2, r3
 8004134:	4b33      	ldr	r3, [pc, #204]	; (8004204 <DHCP_init+0x110>)
 8004136:	795b      	ldrb	r3, [r3, #5]
 8004138:	4313      	orrs	r3, r2
 800413a:	b2db      	uxtb	r3, r3
 800413c:	2b00      	cmp	r3, #0
 800413e:	d117      	bne.n	8004170 <DHCP_init+0x7c>
   {
      // assigning temporary mac address, you should be set SHAR before call this function. 
      DHCP_CHADDR[0] = 0x00;
 8004140:	4b30      	ldr	r3, [pc, #192]	; (8004204 <DHCP_init+0x110>)
 8004142:	2200      	movs	r2, #0
 8004144:	701a      	strb	r2, [r3, #0]
      DHCP_CHADDR[1] = 0x08;
 8004146:	4b2f      	ldr	r3, [pc, #188]	; (8004204 <DHCP_init+0x110>)
 8004148:	2208      	movs	r2, #8
 800414a:	705a      	strb	r2, [r3, #1]
      DHCP_CHADDR[2] = 0xdc;      
 800414c:	4b2d      	ldr	r3, [pc, #180]	; (8004204 <DHCP_init+0x110>)
 800414e:	22dc      	movs	r2, #220	; 0xdc
 8004150:	709a      	strb	r2, [r3, #2]
      DHCP_CHADDR[3] = 0x00;
 8004152:	4b2c      	ldr	r3, [pc, #176]	; (8004204 <DHCP_init+0x110>)
 8004154:	2200      	movs	r2, #0
 8004156:	70da      	strb	r2, [r3, #3]
      DHCP_CHADDR[4] = 0x00;
 8004158:	4b2a      	ldr	r3, [pc, #168]	; (8004204 <DHCP_init+0x110>)
 800415a:	2200      	movs	r2, #0
 800415c:	711a      	strb	r2, [r3, #4]
      DHCP_CHADDR[5] = 0x00; 
 800415e:	4b29      	ldr	r3, [pc, #164]	; (8004204 <DHCP_init+0x110>)
 8004160:	2200      	movs	r2, #0
 8004162:	715a      	strb	r2, [r3, #5]
      setSHAR(DHCP_CHADDR);     
 8004164:	2206      	movs	r2, #6
 8004166:	4927      	ldr	r1, [pc, #156]	; (8004204 <DHCP_init+0x110>)
 8004168:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800416c:	f005 f8c2 	bl	80092f4 <WIZCHIP_WRITE_BUF>
   }

	DHCP_SOCKET = s; // SOCK_DHCP
 8004170:	4a25      	ldr	r2, [pc, #148]	; (8004208 <DHCP_init+0x114>)
 8004172:	79fb      	ldrb	r3, [r7, #7]
 8004174:	7013      	strb	r3, [r2, #0]
	pDHCPMSG = (RIP_MSG*)buf;
 8004176:	4a25      	ldr	r2, [pc, #148]	; (800420c <DHCP_init+0x118>)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	6013      	str	r3, [r2, #0]
	DHCP_XID = 0x12345678;
 800417c:	4b24      	ldr	r3, [pc, #144]	; (8004210 <DHCP_init+0x11c>)
 800417e:	4a25      	ldr	r2, [pc, #148]	; (8004214 <DHCP_init+0x120>)
 8004180:	601a      	str	r2, [r3, #0]
	{
		DHCP_XID += DHCP_CHADDR[3];
 8004182:	4b20      	ldr	r3, [pc, #128]	; (8004204 <DHCP_init+0x110>)
 8004184:	78db      	ldrb	r3, [r3, #3]
 8004186:	461a      	mov	r2, r3
 8004188:	4b21      	ldr	r3, [pc, #132]	; (8004210 <DHCP_init+0x11c>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4413      	add	r3, r2
 800418e:	4a20      	ldr	r2, [pc, #128]	; (8004210 <DHCP_init+0x11c>)
 8004190:	6013      	str	r3, [r2, #0]
		DHCP_XID += DHCP_CHADDR[4];
 8004192:	4b1c      	ldr	r3, [pc, #112]	; (8004204 <DHCP_init+0x110>)
 8004194:	791b      	ldrb	r3, [r3, #4]
 8004196:	461a      	mov	r2, r3
 8004198:	4b1d      	ldr	r3, [pc, #116]	; (8004210 <DHCP_init+0x11c>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4413      	add	r3, r2
 800419e:	4a1c      	ldr	r2, [pc, #112]	; (8004210 <DHCP_init+0x11c>)
 80041a0:	6013      	str	r3, [r2, #0]
		DHCP_XID += DHCP_CHADDR[5];
 80041a2:	4b18      	ldr	r3, [pc, #96]	; (8004204 <DHCP_init+0x110>)
 80041a4:	795b      	ldrb	r3, [r3, #5]
 80041a6:	461a      	mov	r2, r3
 80041a8:	4b19      	ldr	r3, [pc, #100]	; (8004210 <DHCP_init+0x11c>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4413      	add	r3, r2
 80041ae:	4a18      	ldr	r2, [pc, #96]	; (8004210 <DHCP_init+0x11c>)
 80041b0:	6013      	str	r3, [r2, #0]
		DHCP_XID += (DHCP_CHADDR[3] ^ DHCP_CHADDR[4] ^ DHCP_CHADDR[5]);
 80041b2:	4b14      	ldr	r3, [pc, #80]	; (8004204 <DHCP_init+0x110>)
 80041b4:	78da      	ldrb	r2, [r3, #3]
 80041b6:	4b13      	ldr	r3, [pc, #76]	; (8004204 <DHCP_init+0x110>)
 80041b8:	791b      	ldrb	r3, [r3, #4]
 80041ba:	4053      	eors	r3, r2
 80041bc:	b2da      	uxtb	r2, r3
 80041be:	4b11      	ldr	r3, [pc, #68]	; (8004204 <DHCP_init+0x110>)
 80041c0:	795b      	ldrb	r3, [r3, #5]
 80041c2:	4053      	eors	r3, r2
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	461a      	mov	r2, r3
 80041c8:	4b11      	ldr	r3, [pc, #68]	; (8004210 <DHCP_init+0x11c>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4413      	add	r3, r2
 80041ce:	4a10      	ldr	r2, [pc, #64]	; (8004210 <DHCP_init+0x11c>)
 80041d0:	6013      	str	r3, [r2, #0]
	}
	// WIZchip Netinfo Clear
	setSIPR(zeroip);
 80041d2:	f107 030c 	add.w	r3, r7, #12
 80041d6:	2204      	movs	r2, #4
 80041d8:	4619      	mov	r1, r3
 80041da:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80041de:	f005 f889 	bl	80092f4 <WIZCHIP_WRITE_BUF>
	setGAR(zeroip);
 80041e2:	f107 030c 	add.w	r3, r7, #12
 80041e6:	2204      	movs	r2, #4
 80041e8:	4619      	mov	r1, r3
 80041ea:	f44f 7080 	mov.w	r0, #256	; 0x100
 80041ee:	f005 f881 	bl	80092f4 <WIZCHIP_WRITE_BUF>

	reset_DHCP_timeout();
 80041f2:	f000 f813 	bl	800421c <reset_DHCP_timeout>
	dhcp_state = STATE_DHCP_INIT;
 80041f6:	4b08      	ldr	r3, [pc, #32]	; (8004218 <DHCP_init+0x124>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	701a      	strb	r2, [r3, #0]
}
 80041fc:	bf00      	nop
 80041fe:	3710      	adds	r7, #16
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	20000700 	.word	0x20000700
 8004208:	200005c8 	.word	0x200005c8
 800420c:	200006fc 	.word	0x200006fc
 8004210:	200006f8 	.word	0x200006f8
 8004214:	12345678 	.word	0x12345678
 8004218:	200006f0 	.word	0x200006f0

0800421c <reset_DHCP_timeout>:


/* Reset the DHCP timeout count and retry count. */
void reset_DHCP_timeout(void)
{
 800421c:	b480      	push	{r7}
 800421e:	af00      	add	r7, sp, #0
	dhcp_tick_1s = 0;
 8004220:	4b06      	ldr	r3, [pc, #24]	; (800423c <reset_DHCP_timeout+0x20>)
 8004222:	2200      	movs	r2, #0
 8004224:	601a      	str	r2, [r3, #0]
	dhcp_tick_next = DHCP_WAIT_TIME;
 8004226:	4b06      	ldr	r3, [pc, #24]	; (8004240 <reset_DHCP_timeout+0x24>)
 8004228:	220a      	movs	r2, #10
 800422a:	601a      	str	r2, [r3, #0]
	dhcp_retry_count = 0;
 800422c:	4b05      	ldr	r3, [pc, #20]	; (8004244 <reset_DHCP_timeout+0x28>)
 800422e:	2200      	movs	r2, #0
 8004230:	701a      	strb	r2, [r3, #0]
}
 8004232:	bf00      	nop
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr
 800423c:	200006f4 	.word	0x200006f4
 8004240:	20000004 	.word	0x20000004
 8004244:	200006f1 	.word	0x200006f1

08004248 <DHCP_time_handler>:

void DHCP_time_handler(void)
{
 8004248:	b480      	push	{r7}
 800424a:	af00      	add	r7, sp, #0
	dhcp_tick_1s++;
 800424c:	4b04      	ldr	r3, [pc, #16]	; (8004260 <DHCP_time_handler+0x18>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	3301      	adds	r3, #1
 8004252:	4a03      	ldr	r2, [pc, #12]	; (8004260 <DHCP_time_handler+0x18>)
 8004254:	6013      	str	r3, [r2, #0]
}
 8004256:	bf00      	nop
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr
 8004260:	200006f4 	.word	0x200006f4

08004264 <getIPfromDHCP>:

void getIPfromDHCP(uint8_t* ip)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
	ip[0] = DHCP_allocated_ip[0];
 800426c:	4b0c      	ldr	r3, [pc, #48]	; (80042a0 <getIPfromDHCP+0x3c>)
 800426e:	781a      	ldrb	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	701a      	strb	r2, [r3, #0]
	ip[1] = DHCP_allocated_ip[1];
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	3301      	adds	r3, #1
 8004278:	4a09      	ldr	r2, [pc, #36]	; (80042a0 <getIPfromDHCP+0x3c>)
 800427a:	7852      	ldrb	r2, [r2, #1]
 800427c:	701a      	strb	r2, [r3, #0]
	ip[2] = DHCP_allocated_ip[2];	
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	3302      	adds	r3, #2
 8004282:	4a07      	ldr	r2, [pc, #28]	; (80042a0 <getIPfromDHCP+0x3c>)
 8004284:	7892      	ldrb	r2, [r2, #2]
 8004286:	701a      	strb	r2, [r3, #0]
	ip[3] = DHCP_allocated_ip[3];
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	3303      	adds	r3, #3
 800428c:	4a04      	ldr	r2, [pc, #16]	; (80042a0 <getIPfromDHCP+0x3c>)
 800428e:	78d2      	ldrb	r2, [r2, #3]
 8004290:	701a      	strb	r2, [r3, #0]
}
 8004292:	bf00      	nop
 8004294:	370c      	adds	r7, #12
 8004296:	46bd      	mov	sp, r7
 8004298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop
 80042a0:	200005d8 	.word	0x200005d8

080042a4 <getGWfromDHCP>:

void getGWfromDHCP(uint8_t* ip)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
	ip[0] =DHCP_allocated_gw[0];
 80042ac:	4b0c      	ldr	r3, [pc, #48]	; (80042e0 <getGWfromDHCP+0x3c>)
 80042ae:	781a      	ldrb	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	701a      	strb	r2, [r3, #0]
	ip[1] =DHCP_allocated_gw[1];
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	3301      	adds	r3, #1
 80042b8:	4a09      	ldr	r2, [pc, #36]	; (80042e0 <getGWfromDHCP+0x3c>)
 80042ba:	7852      	ldrb	r2, [r2, #1]
 80042bc:	701a      	strb	r2, [r3, #0]
	ip[2] =DHCP_allocated_gw[2];
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	3302      	adds	r3, #2
 80042c2:	4a07      	ldr	r2, [pc, #28]	; (80042e0 <getGWfromDHCP+0x3c>)
 80042c4:	7892      	ldrb	r2, [r2, #2]
 80042c6:	701a      	strb	r2, [r3, #0]
	ip[3] =DHCP_allocated_gw[3];			
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	3303      	adds	r3, #3
 80042cc:	4a04      	ldr	r2, [pc, #16]	; (80042e0 <getGWfromDHCP+0x3c>)
 80042ce:	78d2      	ldrb	r2, [r2, #3]
 80042d0:	701a      	strb	r2, [r3, #0]
}
 80042d2:	bf00      	nop
 80042d4:	370c      	adds	r7, #12
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	200005dc 	.word	0x200005dc

080042e4 <getZABBIXfromDHCP>:

void getZABBIXfromDHCP(uint8_t* ip)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
	ip[0] =DHCP_allocated_zabbix[0];
 80042ec:	4b0c      	ldr	r3, [pc, #48]	; (8004320 <getZABBIXfromDHCP+0x3c>)
 80042ee:	781a      	ldrb	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	701a      	strb	r2, [r3, #0]
	ip[1] =DHCP_allocated_zabbix[1];
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	3301      	adds	r3, #1
 80042f8:	4a09      	ldr	r2, [pc, #36]	; (8004320 <getZABBIXfromDHCP+0x3c>)
 80042fa:	7852      	ldrb	r2, [r2, #1]
 80042fc:	701a      	strb	r2, [r3, #0]
	ip[2] =DHCP_allocated_zabbix[2];
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	3302      	adds	r3, #2
 8004302:	4a07      	ldr	r2, [pc, #28]	; (8004320 <getZABBIXfromDHCP+0x3c>)
 8004304:	7892      	ldrb	r2, [r2, #2]
 8004306:	701a      	strb	r2, [r3, #0]
	ip[3] =DHCP_allocated_zabbix[3];
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	3303      	adds	r3, #3
 800430c:	4a04      	ldr	r2, [pc, #16]	; (8004320 <getZABBIXfromDHCP+0x3c>)
 800430e:	78d2      	ldrb	r2, [r2, #3]
 8004310:	701a      	strb	r2, [r3, #0]
}
 8004312:	bf00      	nop
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	200005ec 	.word	0x200005ec

08004324 <getHostNamefromDHCP>:

void getHostNamefromDHCP(uint8_t * host)
{
 8004324:	b480      	push	{r7}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
	int iii;
	for (iii = 0; iii < 255; iii++) {
 800432c:	2300      	movs	r3, #0
 800432e:	60fb      	str	r3, [r7, #12]
 8004330:	e010      	b.n	8004354 <getHostNamefromDHCP+0x30>
		host[iii] = DHCP_allocated_hostname[iii];
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	4413      	add	r3, r2
 8004338:	490c      	ldr	r1, [pc, #48]	; (800436c <getHostNamefromDHCP+0x48>)
 800433a:	68fa      	ldr	r2, [r7, #12]
 800433c:	440a      	add	r2, r1
 800433e:	7812      	ldrb	r2, [r2, #0]
 8004340:	701a      	strb	r2, [r3, #0]
		if (DHCP_allocated_hostname[iii] == '\0') {
 8004342:	4a0a      	ldr	r2, [pc, #40]	; (800436c <getHostNamefromDHCP+0x48>)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	4413      	add	r3, r2
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d006      	beq.n	800435c <getHostNamefromDHCP+0x38>
	for (iii = 0; iii < 255; iii++) {
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	3301      	adds	r3, #1
 8004352:	60fb      	str	r3, [r7, #12]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2bfe      	cmp	r3, #254	; 0xfe
 8004358:	ddeb      	ble.n	8004332 <getHostNamefromDHCP+0xe>
			break;
		}
	}
	//host[0] = 'A';
	//host[1] = '\0';
}
 800435a:	e000      	b.n	800435e <getHostNamefromDHCP+0x3a>
			break;
 800435c:	bf00      	nop
}
 800435e:	bf00      	nop
 8004360:	3714      	adds	r7, #20
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	200005f0 	.word	0x200005f0

08004370 <getSNfromDHCP>:

void getSNfromDHCP(uint8_t* ip)
{
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
   ip[0] = DHCP_allocated_sn[0];
 8004378:	4b0c      	ldr	r3, [pc, #48]	; (80043ac <getSNfromDHCP+0x3c>)
 800437a:	781a      	ldrb	r2, [r3, #0]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	701a      	strb	r2, [r3, #0]
   ip[1] = DHCP_allocated_sn[1];
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	3301      	adds	r3, #1
 8004384:	4a09      	ldr	r2, [pc, #36]	; (80043ac <getSNfromDHCP+0x3c>)
 8004386:	7852      	ldrb	r2, [r2, #1]
 8004388:	701a      	strb	r2, [r3, #0]
   ip[2] = DHCP_allocated_sn[2];
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	3302      	adds	r3, #2
 800438e:	4a07      	ldr	r2, [pc, #28]	; (80043ac <getSNfromDHCP+0x3c>)
 8004390:	7892      	ldrb	r2, [r2, #2]
 8004392:	701a      	strb	r2, [r3, #0]
   ip[3] = DHCP_allocated_sn[3];         
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	3303      	adds	r3, #3
 8004398:	4a04      	ldr	r2, [pc, #16]	; (80043ac <getSNfromDHCP+0x3c>)
 800439a:	78d2      	ldrb	r2, [r2, #3]
 800439c:	701a      	strb	r2, [r3, #0]
}
 800439e:	bf00      	nop
 80043a0:	370c      	adds	r7, #12
 80043a2:	46bd      	mov	sp, r7
 80043a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a8:	4770      	bx	lr
 80043aa:	bf00      	nop
 80043ac:	200005e0 	.word	0x200005e0

080043b0 <NibbleToHex>:
{
	return dhcp_lease_time;
}

char NibbleToHex(uint8_t nibble)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	4603      	mov	r3, r0
 80043b8:	71fb      	strb	r3, [r7, #7]
  nibble &= 0x0F;
 80043ba:	79fb      	ldrb	r3, [r7, #7]
 80043bc:	f003 030f 	and.w	r3, r3, #15
 80043c0:	71fb      	strb	r3, [r7, #7]
  if (nibble <= 9)
 80043c2:	79fb      	ldrb	r3, [r7, #7]
 80043c4:	2b09      	cmp	r3, #9
 80043c6:	d803      	bhi.n	80043d0 <NibbleToHex+0x20>
    return nibble + '0';
 80043c8:	79fb      	ldrb	r3, [r7, #7]
 80043ca:	3330      	adds	r3, #48	; 0x30
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	e002      	b.n	80043d6 <NibbleToHex+0x26>
  else 
    return nibble + ('A'-0x0A);
 80043d0:	79fb      	ldrb	r3, [r7, #7]
 80043d2:	3337      	adds	r3, #55	; 0x37
 80043d4:	b2db      	uxtb	r3, r3
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	370c      	adds	r7, #12
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
	...

080043e4 <AD5245level>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
#ifdef  AD5245
/* Управление усилением от 0 до 254 */
void AD5245level(uint8_t lev) {
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b088      	sub	sp, #32
 80043e8:	af04      	add	r7, sp, #16
 80043ea:	4603      	mov	r3, r0
 80043ec:	71fb      	strb	r3, [r7, #7]
	uint8_t cmdBuff[2];
	uint16_t cmd = AD5245_WRITE;
 80043ee:	2300      	movs	r3, #0
 80043f0:	81fb      	strh	r3, [r7, #14]
	cmdBuff[0] = lev;
 80043f2:	79fb      	ldrb	r3, [r7, #7]
 80043f4:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Mem_Write(&AD5245_I2C_PORT, AD5245_I2C_ADDR, cmd, 2, cmdBuff, 1, 100);
 80043f6:	89fa      	ldrh	r2, [r7, #14]
 80043f8:	2364      	movs	r3, #100	; 0x64
 80043fa:	9302      	str	r3, [sp, #8]
 80043fc:	2301      	movs	r3, #1
 80043fe:	9301      	str	r3, [sp, #4]
 8004400:	f107 030c 	add.w	r3, r7, #12
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	2302      	movs	r3, #2
 8004408:	2158      	movs	r1, #88	; 0x58
 800440a:	4803      	ldr	r0, [pc, #12]	; (8004418 <AD5245level+0x34>)
 800440c:	f007 ffd2 	bl	800c3b4 <HAL_I2C_Mem_Write>
}
 8004410:	bf00      	nop
 8004412:	3710      	adds	r7, #16
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}
 8004418:	200007d4 	.word	0x200007d4

0800441c <W5500_Select>:
	va_end(args);
}
#endif


void W5500_Select(void) {
 800441c:	b580      	push	{r7, lr}
 800441e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_RESET);
 8004420:	2200      	movs	r2, #0
 8004422:	2110      	movs	r1, #16
 8004424:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004428:	f007 ff1c 	bl	800c264 <HAL_GPIO_WritePin>
}
 800442c:	bf00      	nop
 800442e:	bd80      	pop	{r7, pc}

08004430 <W5500_Unselect>:

void W5500_Unselect(void) {
 8004430:	b580      	push	{r7, lr}
 8004432:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET);
 8004434:	2201      	movs	r2, #1
 8004436:	2110      	movs	r1, #16
 8004438:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800443c:	f007 ff12 	bl	800c264 <HAL_GPIO_WritePin>
}
 8004440:	bf00      	nop
 8004442:	bd80      	pop	{r7, pc}

08004444 <W5500_ReadBuff>:

void W5500_ReadBuff(uint8_t* buff, uint16_t len) {
 8004444:	b580      	push	{r7, lr}
 8004446:	b082      	sub	sp, #8
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	460b      	mov	r3, r1
 800444e:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Receive(&hspi1, buff, len, HAL_MAX_DELAY);
 8004450:	887a      	ldrh	r2, [r7, #2]
 8004452:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004456:	6879      	ldr	r1, [r7, #4]
 8004458:	4803      	ldr	r0, [pc, #12]	; (8004468 <W5500_ReadBuff+0x24>)
 800445a:	f009 ffb0 	bl	800e3be <HAL_SPI_Receive>
}
 800445e:	bf00      	nop
 8004460:	3708      	adds	r7, #8
 8004462:	46bd      	mov	sp, r7
 8004464:	bd80      	pop	{r7, pc}
 8004466:	bf00      	nop
 8004468:	20000830 	.word	0x20000830

0800446c <W5500_WriteBuff>:

void W5500_WriteBuff(uint8_t* buff, uint16_t len) {
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	460b      	mov	r3, r1
 8004476:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(&hspi1, buff, len, HAL_MAX_DELAY);
 8004478:	887a      	ldrh	r2, [r7, #2]
 800447a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800447e:	6879      	ldr	r1, [r7, #4]
 8004480:	4803      	ldr	r0, [pc, #12]	; (8004490 <W5500_WriteBuff+0x24>)
 8004482:	f009 fe2e 	bl	800e0e2 <HAL_SPI_Transmit>
}
 8004486:	bf00      	nop
 8004488:	3708      	adds	r7, #8
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	20000830 	.word	0x20000830

08004494 <W5500_ReadByte>:

uint8_t W5500_ReadByte(void) {
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
	uint8_t byte;
	W5500_ReadBuff(&byte, sizeof(byte));
 800449a:	1dfb      	adds	r3, r7, #7
 800449c:	2101      	movs	r1, #1
 800449e:	4618      	mov	r0, r3
 80044a0:	f7ff ffd0 	bl	8004444 <W5500_ReadBuff>
	return byte;
 80044a4:	79fb      	ldrb	r3, [r7, #7]
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3708      	adds	r7, #8
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}

080044ae <W5500_WriteByte>:

void W5500_WriteByte(uint8_t byte) {
 80044ae:	b580      	push	{r7, lr}
 80044b0:	b082      	sub	sp, #8
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	4603      	mov	r3, r0
 80044b6:	71fb      	strb	r3, [r7, #7]
	W5500_WriteBuff(&byte, sizeof(byte));
 80044b8:	1dfb      	adds	r3, r7, #7
 80044ba:	2101      	movs	r1, #1
 80044bc:	4618      	mov	r0, r3
 80044be:	f7ff ffd5 	bl	800446c <W5500_WriteBuff>
}
 80044c2:	bf00      	nop
 80044c4:	3708      	adds	r7, #8
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}
	...

080044cc <Callback_IPAssigned>:

volatile bool ip_assigned = false;

void Callback_IPAssigned(void) {
 80044cc:	b480      	push	{r7}
 80044ce:	af00      	add	r7, sp, #0
#ifdef ZABBIX_DEBUG
	UART_Printf("Callback: IP assigned! Leased time: %d sec\r\n", getDHCPLeasetime());
#endif
    ip_assigned = true;
 80044d0:	4b03      	ldr	r3, [pc, #12]	; (80044e0 <Callback_IPAssigned+0x14>)
 80044d2:	2201      	movs	r2, #1
 80044d4:	701a      	strb	r2, [r3, #0]
}
 80044d6:	bf00      	nop
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr
 80044e0:	20000bbb 	.word	0x20000bbb

080044e4 <Callback_IPConflict>:

void Callback_IPConflict(void) {
 80044e4:	b480      	push	{r7}
 80044e6:	af00      	add	r7, sp, #0
#ifdef ZABBIX_DEBUG
    UART_Printf("Callback: IP conflict!\r\n");
#endif
}
 80044e8:	bf00      	nop
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
	...

080044f4 <init_w5500>:
    return(0);
}



void init_w5500() {
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b084      	sub	sp, #16
 80044f8:	af00      	add	r7, sp, #0
	#ifdef ZABBIX_DEBUG
    UART_Printf("\r\ninit() called!\r\n");
    UART_Printf("W5500 callbacks...\r\n");
	#endif
    reg_wizchip_cs_cbfunc(W5500_Select, W5500_Unselect);
 80044fa:	4936      	ldr	r1, [pc, #216]	; (80045d4 <init_w5500+0xe0>)
 80044fc:	4836      	ldr	r0, [pc, #216]	; (80045d8 <init_w5500+0xe4>)
 80044fe:	f005 f953 	bl	80097a8 <reg_wizchip_cs_cbfunc>
    reg_wizchip_spi_cbfunc(W5500_ReadByte, W5500_WriteByte);
 8004502:	4936      	ldr	r1, [pc, #216]	; (80045dc <init_w5500+0xe8>)
 8004504:	4836      	ldr	r0, [pc, #216]	; (80045e0 <init_w5500+0xec>)
 8004506:	f005 f975 	bl	80097f4 <reg_wizchip_spi_cbfunc>
    reg_wizchip_spiburst_cbfunc(W5500_ReadBuff, W5500_WriteBuff);
 800450a:	4936      	ldr	r1, [pc, #216]	; (80045e4 <init_w5500+0xf0>)
 800450c:	4836      	ldr	r0, [pc, #216]	; (80045e8 <init_w5500+0xf4>)
 800450e:	f005 f99d 	bl	800984c <reg_wizchip_spiburst_cbfunc>
	#ifdef ZABBIX_DEBUG
    UART_Printf("wizchip_init()...\r\n");
	#endif
    uint8_t rx_tx_buff_sizes[] = {2, 2, 2, 2, 2, 2, 2, 2};
 8004512:	4a36      	ldr	r2, [pc, #216]	; (80045ec <init_w5500+0xf8>)
 8004514:	1d3b      	adds	r3, r7, #4
 8004516:	e892 0003 	ldmia.w	r2, {r0, r1}
 800451a:	e883 0003 	stmia.w	r3, {r0, r1}
    wizchip_init(rx_tx_buff_sizes, rx_tx_buff_sizes);
 800451e:	1d3a      	adds	r2, r7, #4
 8004520:	1d3b      	adds	r3, r7, #4
 8004522:	4611      	mov	r1, r2
 8004524:	4618      	mov	r0, r3
 8004526:	f005 fa09 	bl	800993c <wizchip_init>
	#ifdef ZABBIX_DEBUG
    UART_Printf("DHCP_init()...\r\n");
	#endif

    // set MAC address before using DHCP
    setSHAR(net_info.mac);
 800452a:	2206      	movs	r2, #6
 800452c:	4930      	ldr	r1, [pc, #192]	; (80045f0 <init_w5500+0xfc>)
 800452e:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8004532:	f004 fedf 	bl	80092f4 <WIZCHIP_WRITE_BUF>
    DHCP_init(DHCP_SOCKET, dhcp_buffer);
 8004536:	492f      	ldr	r1, [pc, #188]	; (80045f4 <init_w5500+0x100>)
 8004538:	2000      	movs	r0, #0
 800453a:	f7ff fddb 	bl	80040f4 <DHCP_init>
	#ifdef ZABBIX_DEBUG
    UART_Printf("DHCP callbacks...\r\n");
	#endif
    reg_dhcp_cbfunc(Callback_IPAssigned, Callback_IPAssigned, Callback_IPConflict);
 800453e:	4a2e      	ldr	r2, [pc, #184]	; (80045f8 <init_w5500+0x104>)
 8004540:	492e      	ldr	r1, [pc, #184]	; (80045fc <init_w5500+0x108>)
 8004542:	482e      	ldr	r0, [pc, #184]	; (80045fc <init_w5500+0x108>)
 8004544:	f7fe fa92 	bl	8002a6c <reg_dhcp_cbfunc>
	#ifdef ZABBIX_DEBUG
    UART_Printf("DHCP_run()...\r\n");
	#endif
    // actually should be called in a loop, e.g. by timer
    uint32_t ctr = 10000;
 8004548:	f242 7310 	movw	r3, #10000	; 0x2710
 800454c:	60fb      	str	r3, [r7, #12]
    while((!ip_assigned) && (ctr > 0)) {
 800454e:	e008      	b.n	8004562 <init_w5500+0x6e>
        DHCP_run();
 8004550:	f7ff fc18 	bl	8003d84 <DHCP_run>
        ctr--;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	3b01      	subs	r3, #1
 8004558:	60fb      	str	r3, [r7, #12]
        HAL_Delay(300);
 800455a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800455e:	f005 fb53 	bl	8009c08 <HAL_Delay>
    while((!ip_assigned) && (ctr > 0)) {
 8004562:	4b27      	ldr	r3, [pc, #156]	; (8004600 <init_w5500+0x10c>)
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	b2db      	uxtb	r3, r3
 8004568:	f083 0301 	eor.w	r3, r3, #1
 800456c:	b2db      	uxtb	r3, r3
 800456e:	2b00      	cmp	r3, #0
 8004570:	d002      	beq.n	8004578 <init_w5500+0x84>
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1eb      	bne.n	8004550 <init_w5500+0x5c>
    }
    if(!ip_assigned) {
 8004578:	4b21      	ldr	r3, [pc, #132]	; (8004600 <init_w5500+0x10c>)
 800457a:	781b      	ldrb	r3, [r3, #0]
 800457c:	b2db      	uxtb	r3, r3
 800457e:	f083 0301 	eor.w	r3, r3, #1
 8004582:	b2db      	uxtb	r3, r3
 8004584:	2b00      	cmp	r3, #0
 8004586:	d121      	bne.n	80045cc <init_w5500+0xd8>
        UART_Printf("\r\nIP was not assigned :(\r\n");
		#endif
        return;
    }

    getIPfromDHCP(net_info.ip);
 8004588:	481e      	ldr	r0, [pc, #120]	; (8004604 <init_w5500+0x110>)
 800458a:	f7ff fe6b 	bl	8004264 <getIPfromDHCP>
    getGWfromDHCP(net_info.gw);
 800458e:	481e      	ldr	r0, [pc, #120]	; (8004608 <init_w5500+0x114>)
 8004590:	f7ff fe88 	bl	80042a4 <getGWfromDHCP>
    getSNfromDHCP(net_info.sn);
 8004594:	481d      	ldr	r0, [pc, #116]	; (800460c <init_w5500+0x118>)
 8004596:	f7ff feeb 	bl	8004370 <getSNfromDHCP>
    getZABBIXfromDHCP(net_info.zabbix);
 800459a:	481d      	ldr	r0, [pc, #116]	; (8004610 <init_w5500+0x11c>)
 800459c:	f7ff fea2 	bl	80042e4 <getZABBIXfromDHCP>
    getHostNamefromDHCP(net_info.hostname);
 80045a0:	481c      	ldr	r0, [pc, #112]	; (8004614 <init_w5500+0x120>)
 80045a2:	f7ff febf 	bl	8004324 <getHostNamefromDHCP>
    //getTimeSrvfromDHCP(net_info.tmsrv);
    if (net_info.hostname[0] == '\0') {
 80045a6:	4b12      	ldr	r3, [pc, #72]	; (80045f0 <init_w5500+0xfc>)
 80045a8:	7f9b      	ldrb	r3, [r3, #30]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d105      	bne.n	80045ba <init_w5500+0xc6>
    	sprintf(ZabbixHostName, "%s", ZABBIXAGHOST);
 80045ae:	4a1a      	ldr	r2, [pc, #104]	; (8004618 <init_w5500+0x124>)
 80045b0:	491a      	ldr	r1, [pc, #104]	; (800461c <init_w5500+0x128>)
 80045b2:	481b      	ldr	r0, [pc, #108]	; (8004620 <init_w5500+0x12c>)
 80045b4:	f00d fd20 	bl	8011ff8 <siprintf>
 80045b8:	e004      	b.n	80045c4 <init_w5500+0xd0>
    } else {
    	sprintf(ZabbixHostName, "%s", net_info.hostname);
 80045ba:	4a16      	ldr	r2, [pc, #88]	; (8004614 <init_w5500+0x120>)
 80045bc:	4917      	ldr	r1, [pc, #92]	; (800461c <init_w5500+0x128>)
 80045be:	4818      	ldr	r0, [pc, #96]	; (8004620 <init_w5500+0x12c>)
 80045c0:	f00d fd1a 	bl	8011ff8 <siprintf>
        net_info.zabbix[0], net_info.zabbix[1], net_info.zabbix[2], net_info.zabbix[3],
		ZabbixHostName
    );
    UART_Printf("Calling wizchip_setnetinfo()...\r\n");
	#endif
    wizchip_setnetinfo(&net_info);
 80045c4:	480a      	ldr	r0, [pc, #40]	; (80045f0 <init_w5500+0xfc>)
 80045c6:	f005 fa45 	bl	8009a54 <wizchip_setnetinfo>
 80045ca:	e000      	b.n	80045ce <init_w5500+0xda>
        return;
 80045cc:	bf00      	nop

}
 80045ce:	3710      	adds	r7, #16
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	08004431 	.word	0x08004431
 80045d8:	0800441d 	.word	0x0800441d
 80045dc:	080044af 	.word	0x080044af
 80045e0:	08004495 	.word	0x08004495
 80045e4:	0800446d 	.word	0x0800446d
 80045e8:	08004445 	.word	0x08004445
 80045ec:	08014b24 	.word	0x08014b24
 80045f0:	2000001c 	.word	0x2000001c
 80045f4:	20000bbc 	.word	0x20000bbc
 80045f8:	080044e5 	.word	0x080044e5
 80045fc:	080044cd 	.word	0x080044cd
 8004600:	20000bbb 	.word	0x20000bbb
 8004604:	20000022 	.word	0x20000022
 8004608:	2000002a 	.word	0x2000002a
 800460c:	20000026 	.word	0x20000026
 8004610:	20000036 	.word	0x20000036
 8004614:	2000003a 	.word	0x2000003a
 8004618:	08014b10 	.word	0x08014b10
 800461c:	08014b20 	.word	0x08014b20
 8004620:	20000abc 	.word	0x20000abc
 8004624:	00000000 	.word	0x00000000

08004628 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004628:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800462c:	b094      	sub	sp, #80	; 0x50
 800462e:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004630:	f005 fa79 	bl	8009b26 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004634:	f000 fa5e 	bl	8004af4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004638:	f000 fdfa 	bl	8005230 <MX_GPIO_Init>
  MX_DMA_Init();
 800463c:	f000 fdce 	bl	80051dc <MX_DMA_Init>
  MX_ADC1_Init();
 8004640:	f000 faaa 	bl	8004b98 <MX_ADC1_Init>
  MX_I2C1_Init();
 8004644:	f000 fb22 	bl	8004c8c <MX_I2C1_Init>
  MX_TIM1_Init();
 8004648:	f000 fbbc 	bl	8004dc4 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800464c:	f000 fd7a 	bl	8005144 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8004650:	f000 fc96 	bl	8004f80 <MX_TIM3_Init>
  MX_TIM4_Init();
 8004654:	f000 fd28 	bl	80050a8 <MX_TIM4_Init>
  MX_SPI1_Init();
 8004658:	f000 fb76 	bl	8004d48 <MX_SPI1_Init>
  MX_IWDG_Init();
 800465c:	f000 fb56 	bl	8004d0c <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8004660:	2201      	movs	r2, #1
 8004662:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004666:	485e      	ldr	r0, [pc, #376]	; (80047e0 <main+0x1b8>)
 8004668:	f007 fdfc 	bl	800c264 <HAL_GPIO_WritePin>
  HAL_UART_Transmit(&huart1, (uint8_t *) START_TEXT, sizeof(START_TEXT), 1000);
 800466c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004670:	2216      	movs	r2, #22
 8004672:	495c      	ldr	r1, [pc, #368]	; (80047e4 <main+0x1bc>)
 8004674:	485c      	ldr	r0, [pc, #368]	; (80047e8 <main+0x1c0>)
 8004676:	f00c f9cb 	bl	8010a10 <HAL_UART_Transmit>
  /* AD5245 */
	#ifdef AD5245
  	  HAL_UART_Transmit(&huart1, (uint8_t *) AD5245_INIT_TEXT, sizeof(AD5245_INIT_TEXT), 1000);
 800467a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800467e:	220f      	movs	r2, #15
 8004680:	495a      	ldr	r1, [pc, #360]	; (80047ec <main+0x1c4>)
 8004682:	4859      	ldr	r0, [pc, #356]	; (80047e8 <main+0x1c0>)
 8004684:	f00c f9c4 	bl	8010a10 <HAL_UART_Transmit>
	  currentLevel = 0;
 8004688:	4b59      	ldr	r3, [pc, #356]	; (80047f0 <main+0x1c8>)
 800468a:	2200      	movs	r2, #0
 800468c:	701a      	strb	r2, [r3, #0]
	  AD5245level(currentLevel);
 800468e:	4b58      	ldr	r3, [pc, #352]	; (80047f0 <main+0x1c8>)
 8004690:	781b      	ldrb	r3, [r3, #0]
 8004692:	4618      	mov	r0, r3
 8004694:	f7ff fea6 	bl	80043e4 <AD5245level>
	#endif
	#ifdef BME280_ENABLE
	  HAL_UART_Transmit(&huart1, (uint8_t *) BME280_INIT_TEXT, sizeof(BME280_INIT_TEXT), 1000);
 8004698:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800469c:	220d      	movs	r2, #13
 800469e:	4955      	ldr	r1, [pc, #340]	; (80047f4 <main+0x1cc>)
 80046a0:	4851      	ldr	r0, [pc, #324]	; (80047e8 <main+0x1c0>)
 80046a2:	f00c f9b5 	bl	8010a10 <HAL_UART_Transmit>
	  BME280_Init();
 80046a6:	f7fd fa41 	bl	8001b2c <BME280_Init>
	  HAL_UART_Transmit(&huart1, (uint8_t *) INIT_OK, sizeof(INIT_OK), 1000);
 80046aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046ae:	2205      	movs	r2, #5
 80046b0:	4951      	ldr	r1, [pc, #324]	; (80047f8 <main+0x1d0>)
 80046b2:	484d      	ldr	r0, [pc, #308]	; (80047e8 <main+0x1c0>)
 80046b4:	f00c f9ac 	bl	8010a10 <HAL_UART_Transmit>
	#endif

	HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET);
 80046b8:	2201      	movs	r2, #1
 80046ba:	2110      	movs	r1, #16
 80046bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80046c0:	f007 fdd0 	bl	800c264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_RESET);	// Reset W5500
 80046c4:	2200      	movs	r2, #0
 80046c6:	2108      	movs	r1, #8
 80046c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80046cc:	f007 fdca 	bl	800c264 <HAL_GPIO_WritePin>
	#ifdef ZABBIX_ENABLE
	HAL_UART_Transmit(&huart1, (uint8_t *) W5500_INIT_TEXT, sizeof(W5500_INIT_TEXT), 1000);
 80046d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046d4:	220d      	movs	r2, #13
 80046d6:	4949      	ldr	r1, [pc, #292]	; (80047fc <main+0x1d4>)
 80046d8:	4843      	ldr	r0, [pc, #268]	; (80047e8 <main+0x1c0>)
 80046da:	f00c f999 	bl	8010a10 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_SET);
 80046de:	2201      	movs	r2, #1
 80046e0:	2108      	movs	r1, #8
 80046e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80046e6:	f007 fdbd 	bl	800c264 <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_RESET);
	HAL_Delay(3000);
 80046ea:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80046ee:	f005 fa8b 	bl	8009c08 <HAL_Delay>
	init_w5500();
 80046f2:	f7ff feff 	bl	80044f4 <init_w5500>
    HAL_UART_Transmit(&huart1, (uint8_t *) INIT_OK, sizeof(INIT_OK), 1000);
 80046f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046fa:	2205      	movs	r2, #5
 80046fc:	493e      	ldr	r1, [pc, #248]	; (80047f8 <main+0x1d0>)
 80046fe:	483a      	ldr	r0, [pc, #232]	; (80047e8 <main+0x1c0>)
 8004700:	f00c f986 	bl	8010a10 <HAL_UART_Transmit>
	#endif
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Transmit(&huart1, (uint8_t *) ADC_TMR_INIT_TEXT, sizeof(ADC_TMR_INIT_TEXT), 1000);
 8004704:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004708:	2211      	movs	r2, #17
 800470a:	493d      	ldr	r1, [pc, #244]	; (8004800 <main+0x1d8>)
 800470c:	4836      	ldr	r0, [pc, #216]	; (80047e8 <main+0x1c0>)
 800470e:	f00c f97f 	bl	8010a10 <HAL_UART_Transmit>
  TIM3->ARR = MEASURMENT_DELAY;
 8004712:	4b3c      	ldr	r3, [pc, #240]	; (8004804 <main+0x1dc>)
 8004714:	f649 5208 	movw	r2, #40200	; 0x9d08
 8004718:	62da      	str	r2, [r3, #44]	; 0x2c

  HAL_GPIO_WritePin(selZ1_GPIO_Port, selZ1_Pin, GPIO_PIN_RESET);
 800471a:	2200      	movs	r2, #0
 800471c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004720:	4839      	ldr	r0, [pc, #228]	; (8004808 <main+0x1e0>)
 8004722:	f007 fd9f 	bl	800c264 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(selZ2_GPIO_Port, selZ2_Pin, GPIO_PIN_RESET);
 8004726:	2200      	movs	r2, #0
 8004728:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800472c:	4836      	ldr	r0, [pc, #216]	; (8004808 <main+0x1e0>)
 800472e:	f007 fd99 	bl	800c264 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(selZ3_GPIO_Port, selZ3_Pin, GPIO_PIN_RESET);
 8004732:	2200      	movs	r2, #0
 8004734:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004738:	4833      	ldr	r0, [pc, #204]	; (8004808 <main+0x1e0>)
 800473a:	f007 fd93 	bl	800c264 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(selZ4_GPIO_Port, selZ4_Pin, GPIO_PIN_RESET);
 800473e:	2200      	movs	r2, #0
 8004740:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004744:	4830      	ldr	r0, [pc, #192]	; (8004808 <main+0x1e0>)
 8004746:	f007 fd8d 	bl	800c264 <HAL_GPIO_WritePin>

  if ( (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) == HAL_OK)
 800474a:	217f      	movs	r1, #127	; 0x7f
 800474c:	482f      	ldr	r0, [pc, #188]	; (800480c <main+0x1e4>)
 800474e:	f006 fea7 	bl	800b4a0 <HAL_ADCEx_Calibration_Start>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	d113      	bne.n	8004780 <main+0x158>
	&& (HAL_TIM_Base_Start_IT(&htim3) == HAL_OK)
 8004758:	482d      	ldr	r0, [pc, #180]	; (8004810 <main+0x1e8>)
 800475a:	f00a fb87 	bl	800ee6c <HAL_TIM_Base_Start_IT>
 800475e:	4603      	mov	r3, r0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d10d      	bne.n	8004780 <main+0x158>
	&& (HAL_TIM_Base_Start_IT(&htim4) == HAL_OK) ) {
 8004764:	482b      	ldr	r0, [pc, #172]	; (8004814 <main+0x1ec>)
 8004766:	f00a fb81 	bl	800ee6c <HAL_TIM_Base_Start_IT>
 800476a:	4603      	mov	r3, r0
 800476c:	2b00      	cmp	r3, #0
 800476e:	d107      	bne.n	8004780 <main+0x158>
	  HAL_UART_Transmit(&huart1, (uint8_t *) INIT_OK, sizeof(INIT_OK), 1000);
 8004770:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004774:	2205      	movs	r2, #5
 8004776:	4920      	ldr	r1, [pc, #128]	; (80047f8 <main+0x1d0>)
 8004778:	481b      	ldr	r0, [pc, #108]	; (80047e8 <main+0x1c0>)
 800477a:	f00c f949 	bl	8010a10 <HAL_UART_Transmit>
 800477e:	e00c      	b.n	800479a <main+0x172>
  } else {
	  HAL_UART_Transmit(&huart1, (uint8_t *) ERROR_TEXT, sizeof(ERROR_TEXT), 1000);
 8004780:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004784:	2216      	movs	r2, #22
 8004786:	4924      	ldr	r1, [pc, #144]	; (8004818 <main+0x1f0>)
 8004788:	4817      	ldr	r0, [pc, #92]	; (80047e8 <main+0x1c0>)
 800478a:	f00c f941 	bl	8010a10 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 800478e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004792:	f005 fa39 	bl	8009c08 <HAL_Delay>
	  HAL_NVIC_SystemReset();
 8004796:	f007 f906 	bl	800b9a6 <HAL_NVIC_SystemReset>
  }

  HAL_UART_Transmit(&huart1, (uint8_t *) FINISH_TEXT, sizeof(FINISH_TEXT), 1000);
 800479a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800479e:	220f      	movs	r2, #15
 80047a0:	491e      	ldr	r1, [pc, #120]	; (800481c <main+0x1f4>)
 80047a2:	4811      	ldr	r0, [pc, #68]	; (80047e8 <main+0x1c0>)
 80047a4:	f00c f934 	bl	8010a10 <HAL_UART_Transmit>
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80047a8:	2200      	movs	r2, #0
 80047aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80047ae:	480c      	ldr	r0, [pc, #48]	; (80047e0 <main+0x1b8>)
 80047b0:	f007 fd58 	bl	800c264 <HAL_GPIO_WritePin>
  while (1)
  {
	  if (readyData) {
 80047b4:	4b1a      	ldr	r3, [pc, #104]	; (8004820 <main+0x1f8>)
 80047b6:	781b      	ldrb	r3, [r3, #0]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	f000 815d 	beq.w	8004a78 <main+0x450>
		  readyData = false;
 80047be:	4b18      	ldr	r3, [pc, #96]	; (8004820 <main+0x1f8>)
 80047c0:	2200      	movs	r2, #0
 80047c2:	701a      	strb	r2, [r3, #0]
		  HAL_IWDG_Refresh(&hiwdg);
 80047c4:	4817      	ldr	r0, [pc, #92]	; (8004824 <main+0x1fc>)
 80047c6:	f008 fbaf 	bl	800cf28 <HAL_IWDG_Refresh>
		  HAL_TIM_Base_Stop_IT(&htim4);
 80047ca:	4812      	ldr	r0, [pc, #72]	; (8004814 <main+0x1ec>)
 80047cc:	f00a fbc6 	bl	800ef5c <HAL_TIM_Base_Stop_IT>
		  memset(SndBuffer, 0, sizeof(SndBuffer));
 80047d0:	2296      	movs	r2, #150	; 0x96
 80047d2:	2100      	movs	r1, #0
 80047d4:	4814      	ldr	r0, [pc, #80]	; (8004828 <main+0x200>)
 80047d6:	f00c ff9d 	bl	8011714 <memset>
		  for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 80047da:	2300      	movs	r3, #0
 80047dc:	61fb      	str	r3, [r7, #28]
 80047de:	e03d      	b.n	800485c <main+0x234>
 80047e0:	48000800 	.word	0x48000800
 80047e4:	08014b2c 	.word	0x08014b2c
 80047e8:	20000978 	.word	0x20000978
 80047ec:	08014b44 	.word	0x08014b44
 80047f0:	20000a08 	.word	0x20000a08
 80047f4:	08014b54 	.word	0x08014b54
 80047f8:	08014b64 	.word	0x08014b64
 80047fc:	08014b6c 	.word	0x08014b6c
 8004800:	08014b7c 	.word	0x08014b7c
 8004804:	40000400 	.word	0x40000400
 8004808:	48000400 	.word	0x48000400
 800480c:	20000708 	.word	0x20000708
 8004810:	200008e0 	.word	0x200008e0
 8004814:	2000092c 	.word	0x2000092c
 8004818:	08014b90 	.word	0x08014b90
 800481c:	08014ba8 	.word	0x08014ba8
 8004820:	200017e2 	.word	0x200017e2
 8004824:	20000820 	.word	0x20000820
 8004828:	20000a0c 	.word	0x20000a0c
			measArray[ii] = measArray[ii] / MEASURE_COUNT - avgLevel;
 800482c:	4a9c      	ldr	r2, [pc, #624]	; (8004aa0 <main+0x478>)
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	4413      	add	r3, r2
 8004834:	edd3 7a00 	vldr	s15, [r3]
 8004838:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800483c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004840:	4b98      	ldr	r3, [pc, #608]	; (8004aa4 <main+0x47c>)
 8004842:	edd3 7a00 	vldr	s15, [r3]
 8004846:	ee77 7a67 	vsub.f32	s15, s14, s15
 800484a:	4a95      	ldr	r2, [pc, #596]	; (8004aa0 <main+0x478>)
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	4413      	add	r3, r2
 8004852:	edc3 7a00 	vstr	s15, [r3]
		  for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	3301      	adds	r3, #1
 800485a:	61fb      	str	r3, [r7, #28]
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004862:	dbe3      	blt.n	800482c <main+0x204>
		  }

		  maxIdxAmp = maxEnvHilbert(measArray, refArray);
 8004864:	4990      	ldr	r1, [pc, #576]	; (8004aa8 <main+0x480>)
 8004866:	488e      	ldr	r0, [pc, #568]	; (8004aa0 <main+0x478>)
 8004868:	f000 fe32 	bl	80054d0 <maxEnvHilbert>
 800486c:	eef0 7a40 	vmov.f32	s15, s0
 8004870:	4b8e      	ldr	r3, [pc, #568]	; (8004aac <main+0x484>)
 8004872:	edc3 7a00 	vstr	s15, [r3]
				HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), 1000);
		  }
		  HAL_UART_Transmit(&huart1, (uint8_t *) "---\n\r", sizeof("---\n\r"), 1000);
		  #else
		  #ifdef BME280_ENABLE
		  temperature = BME280_ReadTemperature();
 8004876:	f7fc fcf9 	bl	800126c <BME280_ReadTemperature>
 800487a:	eef0 7a40 	vmov.f32	s15, s0
 800487e:	4b8c      	ldr	r3, [pc, #560]	; (8004ab0 <main+0x488>)
 8004880:	edc3 7a00 	vstr	s15, [r3]
		  pressurePA = BME280_ReadPressure();
 8004884:	f7fc fd64 	bl	8001350 <BME280_ReadPressure>
 8004888:	eef0 7a40 	vmov.f32	s15, s0
 800488c:	4b89      	ldr	r3, [pc, #548]	; (8004ab4 <main+0x48c>)
 800488e:	edc3 7a00 	vstr	s15, [r3]
		  pressure = pressurePA * 0.00750063755419211f;
 8004892:	4b88      	ldr	r3, [pc, #544]	; (8004ab4 <main+0x48c>)
 8004894:	edd3 7a00 	vldr	s15, [r3]
 8004898:	ed9f 7a87 	vldr	s14, [pc, #540]	; 8004ab8 <main+0x490>
 800489c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048a0:	4b86      	ldr	r3, [pc, #536]	; (8004abc <main+0x494>)
 80048a2:	edc3 7a00 	vstr	s15, [r3]
		  humidity = BME280_ReadHumidity();
 80048a6:	f7fd f881 	bl	80019ac <BME280_ReadHumidity>
 80048aa:	eef0 7a40 	vmov.f32	s15, s0
 80048ae:	4b84      	ldr	r3, [pc, #528]	; (8004ac0 <main+0x498>)
 80048b0:	edc3 7a00 	vstr	s15, [r3]
		  #endif

		  Vhilbert = DISTANCE * 1000.0f / (MEASURMENT_DELAY * 2 / 170.0f + maxIdxAmp * SAMPLE_RATE - SAMPLE_RATE * REF_COUNT);
 80048b4:	4b7d      	ldr	r3, [pc, #500]	; (8004aac <main+0x484>)
 80048b6:	ed93 7a00 	vldr	s14, [r3]
 80048ba:	eddf 6a82 	vldr	s13, [pc, #520]	; 8004ac4 <main+0x49c>
 80048be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80048c2:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 80048c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048ca:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8004ac8 <main+0x4a0>
 80048ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80048d2:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8004acc <main+0x4a4>
 80048d6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80048da:	eddf 6a7d 	vldr	s13, [pc, #500]	; 8004ad0 <main+0x4a8>
 80048de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048e2:	4b7c      	ldr	r3, [pc, #496]	; (8004ad4 <main+0x4ac>)
 80048e4:	edc3 7a00 	vstr	s15, [r3]
		  Vsound = sqrt(1.4 * 8.31446262 * (temperature + ABS_ZERRO) / (0.02898 - 1840000 * exp(-5330 / (temperature + ABS_ZERRO)) * 10.944 / pressurePA * humidity));
 80048e8:	4b71      	ldr	r3, [pc, #452]	; (8004ab0 <main+0x488>)
 80048ea:	edd3 7a00 	vldr	s15, [r3]
 80048ee:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8004ad8 <main+0x4b0>
 80048f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80048f6:	ee17 0a90 	vmov	r0, s15
 80048fa:	f7fb fe4d 	bl	8000598 <__aeabi_f2d>
 80048fe:	a360      	add	r3, pc, #384	; (adr r3, 8004a80 <main+0x458>)
 8004900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004904:	f7fb fea0 	bl	8000648 <__aeabi_dmul>
 8004908:	4602      	mov	r2, r0
 800490a:	460b      	mov	r3, r1
 800490c:	4614      	mov	r4, r2
 800490e:	461d      	mov	r5, r3
 8004910:	4b67      	ldr	r3, [pc, #412]	; (8004ab0 <main+0x488>)
 8004912:	edd3 7a00 	vldr	s15, [r3]
 8004916:	ed9f 7a70 	vldr	s14, [pc, #448]	; 8004ad8 <main+0x4b0>
 800491a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800491e:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8004adc <main+0x4b4>
 8004922:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004926:	ee16 0a90 	vmov	r0, s13
 800492a:	f7fb fe35 	bl	8000598 <__aeabi_f2d>
 800492e:	4602      	mov	r2, r0
 8004930:	460b      	mov	r3, r1
 8004932:	ec43 2b10 	vmov	d0, r2, r3
 8004936:	f00f fdcb 	bl	80144d0 <exp>
 800493a:	ec51 0b10 	vmov	r0, r1, d0
 800493e:	a352      	add	r3, pc, #328	; (adr r3, 8004a88 <main+0x460>)
 8004940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004944:	f7fb fe80 	bl	8000648 <__aeabi_dmul>
 8004948:	4602      	mov	r2, r0
 800494a:	460b      	mov	r3, r1
 800494c:	4610      	mov	r0, r2
 800494e:	4619      	mov	r1, r3
 8004950:	a34f      	add	r3, pc, #316	; (adr r3, 8004a90 <main+0x468>)
 8004952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004956:	f7fb fe77 	bl	8000648 <__aeabi_dmul>
 800495a:	4602      	mov	r2, r0
 800495c:	460b      	mov	r3, r1
 800495e:	4690      	mov	r8, r2
 8004960:	4699      	mov	r9, r3
 8004962:	4b54      	ldr	r3, [pc, #336]	; (8004ab4 <main+0x48c>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4618      	mov	r0, r3
 8004968:	f7fb fe16 	bl	8000598 <__aeabi_f2d>
 800496c:	4602      	mov	r2, r0
 800496e:	460b      	mov	r3, r1
 8004970:	4640      	mov	r0, r8
 8004972:	4649      	mov	r1, r9
 8004974:	f7fb ff92 	bl	800089c <__aeabi_ddiv>
 8004978:	4602      	mov	r2, r0
 800497a:	460b      	mov	r3, r1
 800497c:	4690      	mov	r8, r2
 800497e:	4699      	mov	r9, r3
 8004980:	4b4f      	ldr	r3, [pc, #316]	; (8004ac0 <main+0x498>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4618      	mov	r0, r3
 8004986:	f7fb fe07 	bl	8000598 <__aeabi_f2d>
 800498a:	4602      	mov	r2, r0
 800498c:	460b      	mov	r3, r1
 800498e:	4640      	mov	r0, r8
 8004990:	4649      	mov	r1, r9
 8004992:	f7fb fe59 	bl	8000648 <__aeabi_dmul>
 8004996:	4602      	mov	r2, r0
 8004998:	460b      	mov	r3, r1
 800499a:	a13f      	add	r1, pc, #252	; (adr r1, 8004a98 <main+0x470>)
 800499c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80049a0:	f7fb fc9a 	bl	80002d8 <__aeabi_dsub>
 80049a4:	4602      	mov	r2, r0
 80049a6:	460b      	mov	r3, r1
 80049a8:	4620      	mov	r0, r4
 80049aa:	4629      	mov	r1, r5
 80049ac:	f7fb ff76 	bl	800089c <__aeabi_ddiv>
 80049b0:	4602      	mov	r2, r0
 80049b2:	460b      	mov	r3, r1
 80049b4:	ec43 2b17 	vmov	d7, r2, r3
 80049b8:	eeb0 0a47 	vmov.f32	s0, s14
 80049bc:	eef0 0a67 	vmov.f32	s1, s15
 80049c0:	f00f fdce 	bl	8014560 <sqrt>
 80049c4:	ec53 2b10 	vmov	r2, r3, d0
 80049c8:	4610      	mov	r0, r2
 80049ca:	4619      	mov	r1, r3
 80049cc:	f7fc f914 	bl	8000bf8 <__aeabi_d2f>
 80049d0:	4603      	mov	r3, r0
 80049d2:	4a43      	ldr	r2, [pc, #268]	; (8004ae0 <main+0x4b8>)
 80049d4:	6013      	str	r3, [r2, #0]
		  sprintf(SndBuffer, "Idx:%5.2f, avgLev:%6.2f, Vh:%5.2f, Vs: %5.2f, T: %4.1f, P: %4.1f, H: %4.1f  \r",
 80049d6:	4b35      	ldr	r3, [pc, #212]	; (8004aac <main+0x484>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4618      	mov	r0, r3
 80049dc:	f7fb fddc 	bl	8000598 <__aeabi_f2d>
 80049e0:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80049e4:	4b2f      	ldr	r3, [pc, #188]	; (8004aa4 <main+0x47c>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7fb fdd5 	bl	8000598 <__aeabi_f2d>
 80049ee:	4680      	mov	r8, r0
 80049f0:	4689      	mov	r9, r1
 80049f2:	4b38      	ldr	r3, [pc, #224]	; (8004ad4 <main+0x4ac>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4618      	mov	r0, r3
 80049f8:	f7fb fdce 	bl	8000598 <__aeabi_f2d>
 80049fc:	4682      	mov	sl, r0
 80049fe:	468b      	mov	fp, r1
 8004a00:	4b37      	ldr	r3, [pc, #220]	; (8004ae0 <main+0x4b8>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4618      	mov	r0, r3
 8004a06:	f7fb fdc7 	bl	8000598 <__aeabi_f2d>
 8004a0a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8004a0e:	4b28      	ldr	r3, [pc, #160]	; (8004ab0 <main+0x488>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4618      	mov	r0, r3
 8004a14:	f7fb fdc0 	bl	8000598 <__aeabi_f2d>
 8004a18:	e9c7 0100 	strd	r0, r1, [r7]
 8004a1c:	4b27      	ldr	r3, [pc, #156]	; (8004abc <main+0x494>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4618      	mov	r0, r3
 8004a22:	f7fb fdb9 	bl	8000598 <__aeabi_f2d>
 8004a26:	4604      	mov	r4, r0
 8004a28:	460d      	mov	r5, r1
 8004a2a:	4b25      	ldr	r3, [pc, #148]	; (8004ac0 <main+0x498>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f7fb fdb2 	bl	8000598 <__aeabi_f2d>
 8004a34:	4602      	mov	r2, r0
 8004a36:	460b      	mov	r3, r1
 8004a38:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004a3c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004a40:	ed97 7b00 	vldr	d7, [r7]
 8004a44:	ed8d 7b06 	vstr	d7, [sp, #24]
 8004a48:	ed97 7b02 	vldr	d7, [r7, #8]
 8004a4c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004a50:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8004a54:	e9cd 8900 	strd	r8, r9, [sp]
 8004a58:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004a5c:	4921      	ldr	r1, [pc, #132]	; (8004ae4 <main+0x4bc>)
 8004a5e:	4822      	ldr	r0, [pc, #136]	; (8004ae8 <main+0x4c0>)
 8004a60:	f00d faca 	bl	8011ff8 <siprintf>
				  maxIdxAmp, avgLevel,
				  Vhilbert, Vsound,
				  temperature, pressure, humidity);
		  HAL_UART_Transmit(&huart1, (uint8_t *) SndBuffer, sizeof(SndBuffer), 1000);
 8004a64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004a68:	2296      	movs	r2, #150	; 0x96
 8004a6a:	491f      	ldr	r1, [pc, #124]	; (8004ae8 <main+0x4c0>)
 8004a6c:	481f      	ldr	r0, [pc, #124]	; (8004aec <main+0x4c4>)
 8004a6e:	f00b ffcf 	bl	8010a10 <HAL_UART_Transmit>
		  #endif
		  HAL_TIM_Base_Start_IT(&htim4);
 8004a72:	481f      	ldr	r0, [pc, #124]	; (8004af0 <main+0x4c8>)
 8004a74:	f00a f9fa 	bl	800ee6c <HAL_TIM_Base_Start_IT>
		  //sumCaptureTIM2 = 0;
	  }
	  HAL_Delay(50);
 8004a78:	2032      	movs	r0, #50	; 0x32
 8004a7a:	f005 f8c5 	bl	8009c08 <HAL_Delay>
	  if (readyData) {
 8004a7e:	e699      	b.n	80047b4 <main+0x18c>
 8004a80:	8ad6ccf0 	.word	0x8ad6ccf0
 8004a84:	402747ce 	.word	0x402747ce
 8004a88:	00000000 	.word	0x00000000
 8004a8c:	413c1380 	.word	0x413c1380
 8004a90:	f7ced917 	.word	0xf7ced917
 8004a94:	4025e353 	.word	0x4025e353
 8004a98:	e0f3cb3e 	.word	0xe0f3cb3e
 8004a9c:	3f9dacee 	.word	0x3f9dacee
 8004aa0:	200017ec 	.word	0x200017ec
 8004aa4:	200017e8 	.word	0x200017e8
 8004aa8:	2000013c 	.word	0x2000013c
 8004aac:	200027ec 	.word	0x200027ec
 8004ab0:	20000aa4 	.word	0x20000aa4
 8004ab4:	20000aa8 	.word	0x20000aa8
 8004ab8:	3bf5c7e8 	.word	0x3bf5c7e8
 8004abc:	20000aac 	.word	0x20000aac
 8004ac0:	20000ab0 	.word	0x20000ab0
 8004ac4:	422a0000 	.word	0x422a0000
 8004ac8:	43ec7878 	.word	0x43ec7878
 8004acc:	422b4b4c 	.word	0x422b4b4c
 8004ad0:	4846bb00 	.word	0x4846bb00
 8004ad4:	20000ab8 	.word	0x20000ab8
 8004ad8:	43889333 	.word	0x43889333
 8004adc:	c5a69000 	.word	0xc5a69000
 8004ae0:	20000ab4 	.word	0x20000ab4
 8004ae4:	08014bb8 	.word	0x08014bb8
 8004ae8:	20000a0c 	.word	0x20000a0c
 8004aec:	20000978 	.word	0x20000978
 8004af0:	2000092c 	.word	0x2000092c

08004af4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b094      	sub	sp, #80	; 0x50
 8004af8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004afa:	f107 0318 	add.w	r3, r7, #24
 8004afe:	2238      	movs	r2, #56	; 0x38
 8004b00:	2100      	movs	r1, #0
 8004b02:	4618      	mov	r0, r3
 8004b04:	f00c fe06 	bl	8011714 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004b08:	1d3b      	adds	r3, r7, #4
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	601a      	str	r2, [r3, #0]
 8004b0e:	605a      	str	r2, [r3, #4]
 8004b10:	609a      	str	r2, [r3, #8]
 8004b12:	60da      	str	r2, [r3, #12]
 8004b14:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004b16:	2000      	movs	r0, #0
 8004b18:	f008 fa16 	bl	800cf48 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8004b1c:	230b      	movs	r3, #11
 8004b1e:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004b20:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004b24:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004b26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004b2a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004b2c:	2340      	movs	r3, #64	; 0x40
 8004b2e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004b30:	2301      	movs	r3, #1
 8004b32:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004b34:	2302      	movs	r3, #2
 8004b36:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8004b3c:	2304      	movs	r3, #4
 8004b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8004b40:	2355      	movs	r3, #85	; 0x55
 8004b42:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004b44:	2302      	movs	r3, #2
 8004b46:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004b48:	2302      	movs	r3, #2
 8004b4a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004b4c:	2302      	movs	r3, #2
 8004b4e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004b50:	f107 0318 	add.w	r3, r7, #24
 8004b54:	4618      	mov	r0, r3
 8004b56:	f008 fa9b 	bl	800d090 <HAL_RCC_OscConfig>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d001      	beq.n	8004b64 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8004b60:	f000 fbea 	bl	8005338 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004b64:	230f      	movs	r3, #15
 8004b66:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004b68:	2303      	movs	r3, #3
 8004b6a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004b70:	2300      	movs	r3, #0
 8004b72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004b74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b78:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004b7a:	1d3b      	adds	r3, r7, #4
 8004b7c:	2104      	movs	r1, #4
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f008 fd9e 	bl	800d6c0 <HAL_RCC_ClockConfig>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d001      	beq.n	8004b8e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8004b8a:	f000 fbd5 	bl	8005338 <Error_Handler>
  }
}
 8004b8e:	bf00      	nop
 8004b90:	3750      	adds	r7, #80	; 0x50
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
	...

08004b98 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b08c      	sub	sp, #48	; 0x30
 8004b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004b9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	601a      	str	r2, [r3, #0]
 8004ba6:	605a      	str	r2, [r3, #4]
 8004ba8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004baa:	1d3b      	adds	r3, r7, #4
 8004bac:	2220      	movs	r2, #32
 8004bae:	2100      	movs	r1, #0
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f00c fdaf 	bl	8011714 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004bb6:	4b33      	ldr	r3, [pc, #204]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004bb8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004bbc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004bbe:	4b31      	ldr	r3, [pc, #196]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004bc0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8004bc4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8004bc6:	4b2f      	ldr	r3, [pc, #188]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004bc8:	2208      	movs	r2, #8
 8004bca:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004bcc:	4b2d      	ldr	r3, [pc, #180]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004bce:	2200      	movs	r2, #0
 8004bd0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8004bd2:	4b2c      	ldr	r3, [pc, #176]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004bd8:	4b2a      	ldr	r3, [pc, #168]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004bda:	2200      	movs	r2, #0
 8004bdc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8004bde:	4b29      	ldr	r3, [pc, #164]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004be0:	2208      	movs	r2, #8
 8004be2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004be4:	4b27      	ldr	r3, [pc, #156]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004be6:	2200      	movs	r2, #0
 8004be8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004bea:	4b26      	ldr	r3, [pc, #152]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004bec:	2201      	movs	r2, #1
 8004bee:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8004bf0:	4b24      	ldr	r3, [pc, #144]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004bf6:	4b23      	ldr	r3, [pc, #140]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8004bfe:	4b21      	ldr	r3, [pc, #132]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004c00:	f44f 6290 	mov.w	r2, #1152	; 0x480
 8004c04:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8004c06:	4b1f      	ldr	r3, [pc, #124]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004c08:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004c0c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004c0e:	4b1d      	ldr	r3, [pc, #116]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004c10:	2201      	movs	r2, #1
 8004c12:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004c16:	4b1b      	ldr	r3, [pc, #108]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004c1c:	4b19      	ldr	r3, [pc, #100]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004c24:	4817      	ldr	r0, [pc, #92]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004c26:	f005 fa81 	bl	800a12c <HAL_ADC_Init>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d001      	beq.n	8004c34 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8004c30:	f000 fb82 	bl	8005338 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004c34:	2300      	movs	r3, #0
 8004c36:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004c38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	4811      	ldr	r0, [pc, #68]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004c40:	f006 fc90 	bl	800b564 <HAL_ADCEx_MultiModeConfigChannel>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d001      	beq.n	8004c4e <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8004c4a:	f000 fb75 	bl	8005338 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8004c4e:	4b0e      	ldr	r3, [pc, #56]	; (8004c88 <MX_ADC1_Init+0xf0>)
 8004c50:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004c52:	2306      	movs	r3, #6
 8004c54:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004c56:	2300      	movs	r3, #0
 8004c58:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004c5a:	237f      	movs	r3, #127	; 0x7f
 8004c5c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004c5e:	2304      	movs	r3, #4
 8004c60:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8004c62:	2300      	movs	r3, #0
 8004c64:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004c66:	1d3b      	adds	r3, r7, #4
 8004c68:	4619      	mov	r1, r3
 8004c6a:	4806      	ldr	r0, [pc, #24]	; (8004c84 <MX_ADC1_Init+0xec>)
 8004c6c:	f005 fd74 	bl	800a758 <HAL_ADC_ConfigChannel>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d001      	beq.n	8004c7a <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8004c76:	f000 fb5f 	bl	8005338 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004c7a:	bf00      	nop
 8004c7c:	3730      	adds	r7, #48	; 0x30
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	bf00      	nop
 8004c84:	20000708 	.word	0x20000708
 8004c88:	3ef08000 	.word	0x3ef08000

08004c8c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004c90:	4b1b      	ldr	r3, [pc, #108]	; (8004d00 <MX_I2C1_Init+0x74>)
 8004c92:	4a1c      	ldr	r2, [pc, #112]	; (8004d04 <MX_I2C1_Init+0x78>)
 8004c94:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 8004c96:	4b1a      	ldr	r3, [pc, #104]	; (8004d00 <MX_I2C1_Init+0x74>)
 8004c98:	4a1b      	ldr	r2, [pc, #108]	; (8004d08 <MX_I2C1_Init+0x7c>)
 8004c9a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004c9c:	4b18      	ldr	r3, [pc, #96]	; (8004d00 <MX_I2C1_Init+0x74>)
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004ca2:	4b17      	ldr	r3, [pc, #92]	; (8004d00 <MX_I2C1_Init+0x74>)
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004ca8:	4b15      	ldr	r3, [pc, #84]	; (8004d00 <MX_I2C1_Init+0x74>)
 8004caa:	2200      	movs	r2, #0
 8004cac:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004cae:	4b14      	ldr	r3, [pc, #80]	; (8004d00 <MX_I2C1_Init+0x74>)
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004cb4:	4b12      	ldr	r3, [pc, #72]	; (8004d00 <MX_I2C1_Init+0x74>)
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004cba:	4b11      	ldr	r3, [pc, #68]	; (8004d00 <MX_I2C1_Init+0x74>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004cc0:	4b0f      	ldr	r3, [pc, #60]	; (8004d00 <MX_I2C1_Init+0x74>)
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004cc6:	480e      	ldr	r0, [pc, #56]	; (8004d00 <MX_I2C1_Init+0x74>)
 8004cc8:	f007 fae4 	bl	800c294 <HAL_I2C_Init>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d001      	beq.n	8004cd6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004cd2:	f000 fb31 	bl	8005338 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004cd6:	2100      	movs	r1, #0
 8004cd8:	4809      	ldr	r0, [pc, #36]	; (8004d00 <MX_I2C1_Init+0x74>)
 8004cda:	f008 f83f 	bl	800cd5c <HAL_I2CEx_ConfigAnalogFilter>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d001      	beq.n	8004ce8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004ce4:	f000 fb28 	bl	8005338 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004ce8:	2100      	movs	r1, #0
 8004cea:	4805      	ldr	r0, [pc, #20]	; (8004d00 <MX_I2C1_Init+0x74>)
 8004cec:	f008 f881 	bl	800cdf2 <HAL_I2CEx_ConfigDigitalFilter>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d001      	beq.n	8004cfa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004cf6:	f000 fb1f 	bl	8005338 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004cfa:	bf00      	nop
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	200007d4 	.word	0x200007d4
 8004d04:	40005400 	.word	0x40005400
 8004d08:	30a0a7fb 	.word	0x30a0a7fb

08004d0c <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8004d10:	4b0b      	ldr	r3, [pc, #44]	; (8004d40 <MX_IWDG_Init+0x34>)
 8004d12:	4a0c      	ldr	r2, [pc, #48]	; (8004d44 <MX_IWDG_Init+0x38>)
 8004d14:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8004d16:	4b0a      	ldr	r3, [pc, #40]	; (8004d40 <MX_IWDG_Init+0x34>)
 8004d18:	2206      	movs	r2, #6
 8004d1a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8004d1c:	4b08      	ldr	r3, [pc, #32]	; (8004d40 <MX_IWDG_Init+0x34>)
 8004d1e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8004d22:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8004d24:	4b06      	ldr	r3, [pc, #24]	; (8004d40 <MX_IWDG_Init+0x34>)
 8004d26:	f640 72ff 	movw	r2, #4095	; 0xfff
 8004d2a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8004d2c:	4804      	ldr	r0, [pc, #16]	; (8004d40 <MX_IWDG_Init+0x34>)
 8004d2e:	f008 f8ac 	bl	800ce8a <HAL_IWDG_Init>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d001      	beq.n	8004d3c <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8004d38:	f000 fafe 	bl	8005338 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8004d3c:	bf00      	nop
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	20000820 	.word	0x20000820
 8004d44:	40003000 	.word	0x40003000

08004d48 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004d4c:	4b1b      	ldr	r3, [pc, #108]	; (8004dbc <MX_SPI1_Init+0x74>)
 8004d4e:	4a1c      	ldr	r2, [pc, #112]	; (8004dc0 <MX_SPI1_Init+0x78>)
 8004d50:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004d52:	4b1a      	ldr	r3, [pc, #104]	; (8004dbc <MX_SPI1_Init+0x74>)
 8004d54:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004d58:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004d5a:	4b18      	ldr	r3, [pc, #96]	; (8004dbc <MX_SPI1_Init+0x74>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004d60:	4b16      	ldr	r3, [pc, #88]	; (8004dbc <MX_SPI1_Init+0x74>)
 8004d62:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004d66:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d68:	4b14      	ldr	r3, [pc, #80]	; (8004dbc <MX_SPI1_Init+0x74>)
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004d6e:	4b13      	ldr	r3, [pc, #76]	; (8004dbc <MX_SPI1_Init+0x74>)
 8004d70:	2200      	movs	r2, #0
 8004d72:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004d74:	4b11      	ldr	r3, [pc, #68]	; (8004dbc <MX_SPI1_Init+0x74>)
 8004d76:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d7a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004d7c:	4b0f      	ldr	r3, [pc, #60]	; (8004dbc <MX_SPI1_Init+0x74>)
 8004d7e:	2210      	movs	r2, #16
 8004d80:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004d82:	4b0e      	ldr	r3, [pc, #56]	; (8004dbc <MX_SPI1_Init+0x74>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004d88:	4b0c      	ldr	r3, [pc, #48]	; (8004dbc <MX_SPI1_Init+0x74>)
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d8e:	4b0b      	ldr	r3, [pc, #44]	; (8004dbc <MX_SPI1_Init+0x74>)
 8004d90:	2200      	movs	r2, #0
 8004d92:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004d94:	4b09      	ldr	r3, [pc, #36]	; (8004dbc <MX_SPI1_Init+0x74>)
 8004d96:	2207      	movs	r2, #7
 8004d98:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004d9a:	4b08      	ldr	r3, [pc, #32]	; (8004dbc <MX_SPI1_Init+0x74>)
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004da0:	4b06      	ldr	r3, [pc, #24]	; (8004dbc <MX_SPI1_Init+0x74>)
 8004da2:	2200      	movs	r2, #0
 8004da4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004da6:	4805      	ldr	r0, [pc, #20]	; (8004dbc <MX_SPI1_Init+0x74>)
 8004da8:	f009 f8f0 	bl	800df8c <HAL_SPI_Init>
 8004dac:	4603      	mov	r3, r0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d001      	beq.n	8004db6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8004db2:	f000 fac1 	bl	8005338 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004db6:	bf00      	nop
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	bf00      	nop
 8004dbc:	20000830 	.word	0x20000830
 8004dc0:	40013000 	.word	0x40013000

08004dc4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b09c      	sub	sp, #112	; 0x70
 8004dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004dca:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004dce:	2200      	movs	r2, #0
 8004dd0:	601a      	str	r2, [r3, #0]
 8004dd2:	605a      	str	r2, [r3, #4]
 8004dd4:	609a      	str	r2, [r3, #8]
 8004dd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004dd8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004ddc:	2200      	movs	r2, #0
 8004dde:	601a      	str	r2, [r3, #0]
 8004de0:	605a      	str	r2, [r3, #4]
 8004de2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004de4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004de8:	2200      	movs	r2, #0
 8004dea:	601a      	str	r2, [r3, #0]
 8004dec:	605a      	str	r2, [r3, #4]
 8004dee:	609a      	str	r2, [r3, #8]
 8004df0:	60da      	str	r2, [r3, #12]
 8004df2:	611a      	str	r2, [r3, #16]
 8004df4:	615a      	str	r2, [r3, #20]
 8004df6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004df8:	1d3b      	adds	r3, r7, #4
 8004dfa:	2234      	movs	r2, #52	; 0x34
 8004dfc:	2100      	movs	r1, #0
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f00c fc88 	bl	8011714 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004e04:	4b5c      	ldr	r3, [pc, #368]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004e06:	4a5d      	ldr	r2, [pc, #372]	; (8004f7c <MX_TIM1_Init+0x1b8>)
 8004e08:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004e0a:	4b5b      	ldr	r3, [pc, #364]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e10:	4b59      	ldr	r3, [pc, #356]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004e12:	2200      	movs	r2, #0
 8004e14:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 424;
 8004e16:	4b58      	ldr	r3, [pc, #352]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004e18:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
 8004e1c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004e1e:	4b56      	ldr	r3, [pc, #344]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004e20:	2200      	movs	r2, #0
 8004e22:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 13;
 8004e24:	4b54      	ldr	r3, [pc, #336]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004e26:	220d      	movs	r2, #13
 8004e28:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004e2a:	4b53      	ldr	r3, [pc, #332]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004e2c:	2280      	movs	r2, #128	; 0x80
 8004e2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004e30:	4851      	ldr	r0, [pc, #324]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004e32:	f009 ffc3 	bl	800edbc <HAL_TIM_Base_Init>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d001      	beq.n	8004e40 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8004e3c:	f000 fa7c 	bl	8005338 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004e40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e44:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004e46:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8004e4a:	4619      	mov	r1, r3
 8004e4c:	484a      	ldr	r0, [pc, #296]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004e4e:	f00a fd17 	bl	800f880 <HAL_TIM_ConfigClockSource>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d001      	beq.n	8004e5c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8004e58:	f000 fa6e 	bl	8005338 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8004e5c:	4846      	ldr	r0, [pc, #280]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004e5e:	f00a f8ac 	bl	800efba <HAL_TIM_OC_Init>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d001      	beq.n	8004e6c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8004e68:	f000 fa66 	bl	8005338 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 8004e6c:	2108      	movs	r1, #8
 8004e6e:	4842      	ldr	r0, [pc, #264]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004e70:	f00a fab2 	bl	800f3d8 <HAL_TIM_OnePulse_Init>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d001      	beq.n	8004e7e <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 8004e7a:	f000 fa5d 	bl	8005338 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8004e7e:	2310      	movs	r3, #16
 8004e80:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004e82:	2300      	movs	r3, #0
 8004e84:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004e86:	2300      	movs	r3, #0
 8004e88:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004e8a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004e8e:	4619      	mov	r1, r3
 8004e90:	4839      	ldr	r0, [pc, #228]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004e92:	f00b fbdf 	bl	8010654 <HAL_TIMEx_MasterConfigSynchronization>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d001      	beq.n	8004ea0 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8004e9c:	f000 fa4c 	bl	8005338 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8004ea0:	2330      	movs	r3, #48	; 0x30
 8004ea2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004eac:	2300      	movs	r3, #0
 8004eae:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004ebc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	4619      	mov	r1, r3
 8004ec4:	482c      	ldr	r0, [pc, #176]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004ec6:	f00a fc61 	bl	800f78c <HAL_TIM_OC_ConfigChannel>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d001      	beq.n	8004ed4 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8004ed0:	f000 fa32 	bl	8005338 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004ed4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004ed8:	2204      	movs	r2, #4
 8004eda:	4619      	mov	r1, r3
 8004edc:	4826      	ldr	r0, [pc, #152]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004ede:	f00a fc55 	bl	800f78c <HAL_TIM_OC_ConfigChannel>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d001      	beq.n	8004eec <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8004ee8:	f000 fa26 	bl	8005338 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004eec:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004ef0:	2208      	movs	r2, #8
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	4820      	ldr	r0, [pc, #128]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004ef6:	f00a fc49 	bl	800f78c <HAL_TIM_OC_ConfigChannel>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d001      	beq.n	8004f04 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8004f00:	f000 fa1a 	bl	8005338 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004f04:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004f08:	220c      	movs	r2, #12
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	481a      	ldr	r0, [pc, #104]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004f0e:	f00a fc3d 	bl	800f78c <HAL_TIM_OC_ConfigChannel>
 8004f12:	4603      	mov	r3, r0
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d001      	beq.n	8004f1c <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8004f18:	f000 fa0e 	bl	8005338 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004f20:	2300      	movs	r3, #0
 8004f22:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004f24:	2300      	movs	r3, #0
 8004f26:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004f30:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004f34:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004f36:	2300      	movs	r3, #0
 8004f38:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004f42:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004f46:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004f50:	2300      	movs	r3, #0
 8004f52:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004f54:	1d3b      	adds	r3, r7, #4
 8004f56:	4619      	mov	r1, r3
 8004f58:	4807      	ldr	r0, [pc, #28]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004f5a:	f00b fc11 	bl	8010780 <HAL_TIMEx_ConfigBreakDeadTime>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d001      	beq.n	8004f68 <MX_TIM1_Init+0x1a4>
  {
    Error_Handler();
 8004f64:	f000 f9e8 	bl	8005338 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004f68:	4803      	ldr	r0, [pc, #12]	; (8004f78 <MX_TIM1_Init+0x1b4>)
 8004f6a:	f003 fd65 	bl	8008a38 <HAL_TIM_MspPostInit>

}
 8004f6e:	bf00      	nop
 8004f70:	3770      	adds	r7, #112	; 0x70
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	bf00      	nop
 8004f78:	20000894 	.word	0x20000894
 8004f7c:	40012c00 	.word	0x40012c00

08004f80 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b094      	sub	sp, #80	; 0x50
 8004f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004f86:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	601a      	str	r2, [r3, #0]
 8004f8e:	605a      	str	r2, [r3, #4]
 8004f90:	609a      	str	r2, [r3, #8]
 8004f92:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8004f94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004f98:	2200      	movs	r2, #0
 8004f9a:	601a      	str	r2, [r3, #0]
 8004f9c:	605a      	str	r2, [r3, #4]
 8004f9e:	609a      	str	r2, [r3, #8]
 8004fa0:	60da      	str	r2, [r3, #12]
 8004fa2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004fa4:	f107 0320 	add.w	r3, r7, #32
 8004fa8:	2200      	movs	r2, #0
 8004faa:	601a      	str	r2, [r3, #0]
 8004fac:	605a      	str	r2, [r3, #4]
 8004fae:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004fb0:	1d3b      	adds	r3, r7, #4
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	601a      	str	r2, [r3, #0]
 8004fb6:	605a      	str	r2, [r3, #4]
 8004fb8:	609a      	str	r2, [r3, #8]
 8004fba:	60da      	str	r2, [r3, #12]
 8004fbc:	611a      	str	r2, [r3, #16]
 8004fbe:	615a      	str	r2, [r3, #20]
 8004fc0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004fc2:	4b37      	ldr	r3, [pc, #220]	; (80050a0 <MX_TIM3_Init+0x120>)
 8004fc4:	4a37      	ldr	r2, [pc, #220]	; (80050a4 <MX_TIM3_Init+0x124>)
 8004fc6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8004fc8:	4b35      	ldr	r3, [pc, #212]	; (80050a0 <MX_TIM3_Init+0x120>)
 8004fca:	2201      	movs	r2, #1
 8004fcc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004fce:	4b34      	ldr	r3, [pc, #208]	; (80050a0 <MX_TIM3_Init+0x120>)
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 30000;
 8004fd4:	4b32      	ldr	r3, [pc, #200]	; (80050a0 <MX_TIM3_Init+0x120>)
 8004fd6:	f247 5230 	movw	r2, #30000	; 0x7530
 8004fda:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004fdc:	4b30      	ldr	r3, [pc, #192]	; (80050a0 <MX_TIM3_Init+0x120>)
 8004fde:	2200      	movs	r2, #0
 8004fe0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004fe2:	4b2f      	ldr	r3, [pc, #188]	; (80050a0 <MX_TIM3_Init+0x120>)
 8004fe4:	2280      	movs	r2, #128	; 0x80
 8004fe6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004fe8:	482d      	ldr	r0, [pc, #180]	; (80050a0 <MX_TIM3_Init+0x120>)
 8004fea:	f009 fee7 	bl	800edbc <HAL_TIM_Base_Init>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d001      	beq.n	8004ff8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8004ff4:	f000 f9a0 	bl	8005338 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004ff8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ffc:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004ffe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005002:	4619      	mov	r1, r3
 8005004:	4826      	ldr	r0, [pc, #152]	; (80050a0 <MX_TIM3_Init+0x120>)
 8005006:	f00a fc3b 	bl	800f880 <HAL_TIM_ConfigClockSource>
 800500a:	4603      	mov	r3, r0
 800500c:	2b00      	cmp	r3, #0
 800500e:	d001      	beq.n	8005014 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8005010:	f000 f992 	bl	8005338 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8005014:	4822      	ldr	r0, [pc, #136]	; (80050a0 <MX_TIM3_Init+0x120>)
 8005016:	f009 ffd0 	bl	800efba <HAL_TIM_OC_Init>
 800501a:	4603      	mov	r3, r0
 800501c:	2b00      	cmp	r3, #0
 800501e:	d001      	beq.n	8005024 <MX_TIM3_Init+0xa4>
  {
    Error_Handler();
 8005020:	f000 f98a 	bl	8005338 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim3, TIM_OPMODE_SINGLE) != HAL_OK)
 8005024:	2108      	movs	r1, #8
 8005026:	481e      	ldr	r0, [pc, #120]	; (80050a0 <MX_TIM3_Init+0x120>)
 8005028:	f00a f9d6 	bl	800f3d8 <HAL_TIM_OnePulse_Init>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d001      	beq.n	8005036 <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 8005032:	f000 f981 	bl	8005338 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8005036:	2306      	movs	r3, #6
 8005038:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800503a:	2300      	movs	r3, #0
 800503c:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800503e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005042:	4619      	mov	r1, r3
 8005044:	4816      	ldr	r0, [pc, #88]	; (80050a0 <MX_TIM3_Init+0x120>)
 8005046:	f00a fd27 	bl	800fa98 <HAL_TIM_SlaveConfigSynchro>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d001      	beq.n	8005054 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8005050:	f000 f972 	bl	8005338 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005054:	2320      	movs	r3, #32
 8005056:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005058:	2300      	movs	r3, #0
 800505a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800505c:	f107 0320 	add.w	r3, r7, #32
 8005060:	4619      	mov	r1, r3
 8005062:	480f      	ldr	r0, [pc, #60]	; (80050a0 <MX_TIM3_Init+0x120>)
 8005064:	f00b faf6 	bl	8010654 <HAL_TIMEx_MasterConfigSynchronization>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d001      	beq.n	8005072 <MX_TIM3_Init+0xf2>
  {
    Error_Handler();
 800506e:	f000 f963 	bl	8005338 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8005072:	2310      	movs	r3, #16
 8005074:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005076:	2300      	movs	r3, #0
 8005078:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800507a:	2300      	movs	r3, #0
 800507c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800507e:	2300      	movs	r3, #0
 8005080:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005082:	1d3b      	adds	r3, r7, #4
 8005084:	2200      	movs	r2, #0
 8005086:	4619      	mov	r1, r3
 8005088:	4805      	ldr	r0, [pc, #20]	; (80050a0 <MX_TIM3_Init+0x120>)
 800508a:	f00a fb7f 	bl	800f78c <HAL_TIM_OC_ConfigChannel>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	d001      	beq.n	8005098 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8005094:	f000 f950 	bl	8005338 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8005098:	bf00      	nop
 800509a:	3750      	adds	r7, #80	; 0x50
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	200008e0 	.word	0x200008e0
 80050a4:	40000400 	.word	0x40000400

080050a8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b088      	sub	sp, #32
 80050ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80050ae:	f107 0310 	add.w	r3, r7, #16
 80050b2:	2200      	movs	r2, #0
 80050b4:	601a      	str	r2, [r3, #0]
 80050b6:	605a      	str	r2, [r3, #4]
 80050b8:	609a      	str	r2, [r3, #8]
 80050ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80050bc:	1d3b      	adds	r3, r7, #4
 80050be:	2200      	movs	r2, #0
 80050c0:	601a      	str	r2, [r3, #0]
 80050c2:	605a      	str	r2, [r3, #4]
 80050c4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80050c6:	4b1d      	ldr	r3, [pc, #116]	; (800513c <MX_TIM4_Init+0x94>)
 80050c8:	4a1d      	ldr	r2, [pc, #116]	; (8005140 <MX_TIM4_Init+0x98>)
 80050ca:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2;
 80050cc:	4b1b      	ldr	r3, [pc, #108]	; (800513c <MX_TIM4_Init+0x94>)
 80050ce:	2202      	movs	r2, #2
 80050d0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050d2:	4b1a      	ldr	r3, [pc, #104]	; (800513c <MX_TIM4_Init+0x94>)
 80050d4:	2200      	movs	r2, #0
 80050d6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80050d8:	4b18      	ldr	r3, [pc, #96]	; (800513c <MX_TIM4_Init+0x94>)
 80050da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80050de:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050e0:	4b16      	ldr	r3, [pc, #88]	; (800513c <MX_TIM4_Init+0x94>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050e6:	4b15      	ldr	r3, [pc, #84]	; (800513c <MX_TIM4_Init+0x94>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80050ec:	4813      	ldr	r0, [pc, #76]	; (800513c <MX_TIM4_Init+0x94>)
 80050ee:	f009 fe65 	bl	800edbc <HAL_TIM_Base_Init>
 80050f2:	4603      	mov	r3, r0
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d001      	beq.n	80050fc <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80050f8:	f000 f91e 	bl	8005338 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80050fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005100:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005102:	f107 0310 	add.w	r3, r7, #16
 8005106:	4619      	mov	r1, r3
 8005108:	480c      	ldr	r0, [pc, #48]	; (800513c <MX_TIM4_Init+0x94>)
 800510a:	f00a fbb9 	bl	800f880 <HAL_TIM_ConfigClockSource>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d001      	beq.n	8005118 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8005114:	f000 f910 	bl	8005338 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005118:	2300      	movs	r3, #0
 800511a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800511c:	2300      	movs	r3, #0
 800511e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005120:	1d3b      	adds	r3, r7, #4
 8005122:	4619      	mov	r1, r3
 8005124:	4805      	ldr	r0, [pc, #20]	; (800513c <MX_TIM4_Init+0x94>)
 8005126:	f00b fa95 	bl	8010654 <HAL_TIMEx_MasterConfigSynchronization>
 800512a:	4603      	mov	r3, r0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d001      	beq.n	8005134 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8005130:	f000 f902 	bl	8005338 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005134:	bf00      	nop
 8005136:	3720      	adds	r7, #32
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	2000092c 	.word	0x2000092c
 8005140:	40000800 	.word	0x40000800

08005144 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005148:	4b22      	ldr	r3, [pc, #136]	; (80051d4 <MX_USART1_UART_Init+0x90>)
 800514a:	4a23      	ldr	r2, [pc, #140]	; (80051d8 <MX_USART1_UART_Init+0x94>)
 800514c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800514e:	4b21      	ldr	r3, [pc, #132]	; (80051d4 <MX_USART1_UART_Init+0x90>)
 8005150:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005154:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005156:	4b1f      	ldr	r3, [pc, #124]	; (80051d4 <MX_USART1_UART_Init+0x90>)
 8005158:	2200      	movs	r2, #0
 800515a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800515c:	4b1d      	ldr	r3, [pc, #116]	; (80051d4 <MX_USART1_UART_Init+0x90>)
 800515e:	2200      	movs	r2, #0
 8005160:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005162:	4b1c      	ldr	r3, [pc, #112]	; (80051d4 <MX_USART1_UART_Init+0x90>)
 8005164:	2200      	movs	r2, #0
 8005166:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005168:	4b1a      	ldr	r3, [pc, #104]	; (80051d4 <MX_USART1_UART_Init+0x90>)
 800516a:	220c      	movs	r2, #12
 800516c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800516e:	4b19      	ldr	r3, [pc, #100]	; (80051d4 <MX_USART1_UART_Init+0x90>)
 8005170:	2200      	movs	r2, #0
 8005172:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005174:	4b17      	ldr	r3, [pc, #92]	; (80051d4 <MX_USART1_UART_Init+0x90>)
 8005176:	2200      	movs	r2, #0
 8005178:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800517a:	4b16      	ldr	r3, [pc, #88]	; (80051d4 <MX_USART1_UART_Init+0x90>)
 800517c:	2200      	movs	r2, #0
 800517e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005180:	4b14      	ldr	r3, [pc, #80]	; (80051d4 <MX_USART1_UART_Init+0x90>)
 8005182:	2200      	movs	r2, #0
 8005184:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005186:	4b13      	ldr	r3, [pc, #76]	; (80051d4 <MX_USART1_UART_Init+0x90>)
 8005188:	2200      	movs	r2, #0
 800518a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800518c:	4811      	ldr	r0, [pc, #68]	; (80051d4 <MX_USART1_UART_Init+0x90>)
 800518e:	f00b fbef 	bl	8010970 <HAL_UART_Init>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d001      	beq.n	800519c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8005198:	f000 f8ce 	bl	8005338 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800519c:	2100      	movs	r1, #0
 800519e:	480d      	ldr	r0, [pc, #52]	; (80051d4 <MX_USART1_UART_Init+0x90>)
 80051a0:	f00c f9b6 	bl	8011510 <HAL_UARTEx_SetTxFifoThreshold>
 80051a4:	4603      	mov	r3, r0
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d001      	beq.n	80051ae <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80051aa:	f000 f8c5 	bl	8005338 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80051ae:	2100      	movs	r1, #0
 80051b0:	4808      	ldr	r0, [pc, #32]	; (80051d4 <MX_USART1_UART_Init+0x90>)
 80051b2:	f00c f9eb 	bl	801158c <HAL_UARTEx_SetRxFifoThreshold>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d001      	beq.n	80051c0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80051bc:	f000 f8bc 	bl	8005338 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80051c0:	4804      	ldr	r0, [pc, #16]	; (80051d4 <MX_USART1_UART_Init+0x90>)
 80051c2:	f00c f96c 	bl	801149e <HAL_UARTEx_DisableFifoMode>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d001      	beq.n	80051d0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80051cc:	f000 f8b4 	bl	8005338 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80051d0:	bf00      	nop
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	20000978 	.word	0x20000978
 80051d8:	40013800 	.word	0x40013800

080051dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b082      	sub	sp, #8
 80051e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80051e2:	4b12      	ldr	r3, [pc, #72]	; (800522c <MX_DMA_Init+0x50>)
 80051e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051e6:	4a11      	ldr	r2, [pc, #68]	; (800522c <MX_DMA_Init+0x50>)
 80051e8:	f043 0304 	orr.w	r3, r3, #4
 80051ec:	6493      	str	r3, [r2, #72]	; 0x48
 80051ee:	4b0f      	ldr	r3, [pc, #60]	; (800522c <MX_DMA_Init+0x50>)
 80051f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051f2:	f003 0304 	and.w	r3, r3, #4
 80051f6:	607b      	str	r3, [r7, #4]
 80051f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80051fa:	4b0c      	ldr	r3, [pc, #48]	; (800522c <MX_DMA_Init+0x50>)
 80051fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051fe:	4a0b      	ldr	r2, [pc, #44]	; (800522c <MX_DMA_Init+0x50>)
 8005200:	f043 0301 	orr.w	r3, r3, #1
 8005204:	6493      	str	r3, [r2, #72]	; 0x48
 8005206:	4b09      	ldr	r3, [pc, #36]	; (800522c <MX_DMA_Init+0x50>)
 8005208:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800520a:	f003 0301 	and.w	r3, r3, #1
 800520e:	603b      	str	r3, [r7, #0]
 8005210:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005212:	2200      	movs	r2, #0
 8005214:	2100      	movs	r1, #0
 8005216:	200b      	movs	r0, #11
 8005218:	f006 fb9d 	bl	800b956 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800521c:	200b      	movs	r0, #11
 800521e:	f006 fbb4 	bl	800b98a <HAL_NVIC_EnableIRQ>

}
 8005222:	bf00      	nop
 8005224:	3708      	adds	r7, #8
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
 800522a:	bf00      	nop
 800522c:	40021000 	.word	0x40021000

08005230 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b08a      	sub	sp, #40	; 0x28
 8005234:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005236:	f107 0314 	add.w	r3, r7, #20
 800523a:	2200      	movs	r2, #0
 800523c:	601a      	str	r2, [r3, #0]
 800523e:	605a      	str	r2, [r3, #4]
 8005240:	609a      	str	r2, [r3, #8]
 8005242:	60da      	str	r2, [r3, #12]
 8005244:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005246:	4b39      	ldr	r3, [pc, #228]	; (800532c <MX_GPIO_Init+0xfc>)
 8005248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800524a:	4a38      	ldr	r2, [pc, #224]	; (800532c <MX_GPIO_Init+0xfc>)
 800524c:	f043 0304 	orr.w	r3, r3, #4
 8005250:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005252:	4b36      	ldr	r3, [pc, #216]	; (800532c <MX_GPIO_Init+0xfc>)
 8005254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005256:	f003 0304 	and.w	r3, r3, #4
 800525a:	613b      	str	r3, [r7, #16]
 800525c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800525e:	4b33      	ldr	r3, [pc, #204]	; (800532c <MX_GPIO_Init+0xfc>)
 8005260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005262:	4a32      	ldr	r2, [pc, #200]	; (800532c <MX_GPIO_Init+0xfc>)
 8005264:	f043 0320 	orr.w	r3, r3, #32
 8005268:	64d3      	str	r3, [r2, #76]	; 0x4c
 800526a:	4b30      	ldr	r3, [pc, #192]	; (800532c <MX_GPIO_Init+0xfc>)
 800526c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800526e:	f003 0320 	and.w	r3, r3, #32
 8005272:	60fb      	str	r3, [r7, #12]
 8005274:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005276:	4b2d      	ldr	r3, [pc, #180]	; (800532c <MX_GPIO_Init+0xfc>)
 8005278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800527a:	4a2c      	ldr	r2, [pc, #176]	; (800532c <MX_GPIO_Init+0xfc>)
 800527c:	f043 0301 	orr.w	r3, r3, #1
 8005280:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005282:	4b2a      	ldr	r3, [pc, #168]	; (800532c <MX_GPIO_Init+0xfc>)
 8005284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005286:	f003 0301 	and.w	r3, r3, #1
 800528a:	60bb      	str	r3, [r7, #8]
 800528c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800528e:	4b27      	ldr	r3, [pc, #156]	; (800532c <MX_GPIO_Init+0xfc>)
 8005290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005292:	4a26      	ldr	r2, [pc, #152]	; (800532c <MX_GPIO_Init+0xfc>)
 8005294:	f043 0302 	orr.w	r3, r3, #2
 8005298:	64d3      	str	r3, [r2, #76]	; 0x4c
 800529a:	4b24      	ldr	r3, [pc, #144]	; (800532c <MX_GPIO_Init+0xfc>)
 800529c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800529e:	f003 0302 	and.w	r3, r3, #2
 80052a2:	607b      	str	r3, [r7, #4]
 80052a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80052a6:	2200      	movs	r2, #0
 80052a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80052ac:	4820      	ldr	r0, [pc, #128]	; (8005330 <MX_GPIO_Init+0x100>)
 80052ae:	f006 ffd9 	bl	800c264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, W5500_RST_Pin|W5500_CS_Pin, GPIO_PIN_RESET);
 80052b2:	2200      	movs	r2, #0
 80052b4:	2118      	movs	r1, #24
 80052b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80052ba:	f006 ffd3 	bl	800c264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, selZ1_Pin|selZ2_Pin|selZ3_Pin|selZ4_Pin, GPIO_PIN_RESET);
 80052be:	2200      	movs	r2, #0
 80052c0:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 80052c4:	481b      	ldr	r0, [pc, #108]	; (8005334 <MX_GPIO_Init+0x104>)
 80052c6:	f006 ffcd 	bl	800c264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80052ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80052ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80052d0:	2301      	movs	r3, #1
 80052d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052d4:	2300      	movs	r3, #0
 80052d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052d8:	2300      	movs	r3, #0
 80052da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80052dc:	f107 0314 	add.w	r3, r7, #20
 80052e0:	4619      	mov	r1, r3
 80052e2:	4813      	ldr	r0, [pc, #76]	; (8005330 <MX_GPIO_Init+0x100>)
 80052e4:	f006 fe3c 	bl	800bf60 <HAL_GPIO_Init>

  /*Configure GPIO pins : W5500_RST_Pin W5500_CS_Pin */
  GPIO_InitStruct.Pin = W5500_RST_Pin|W5500_CS_Pin;
 80052e8:	2318      	movs	r3, #24
 80052ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80052ec:	2301      	movs	r3, #1
 80052ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052f0:	2300      	movs	r3, #0
 80052f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052f4:	2300      	movs	r3, #0
 80052f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052f8:	f107 0314 	add.w	r3, r7, #20
 80052fc:	4619      	mov	r1, r3
 80052fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005302:	f006 fe2d 	bl	800bf60 <HAL_GPIO_Init>

  /*Configure GPIO pins : selZ1_Pin selZ2_Pin selZ3_Pin selZ4_Pin */
  GPIO_InitStruct.Pin = selZ1_Pin|selZ2_Pin|selZ3_Pin|selZ4_Pin;
 8005306:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 800530a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800530c:	2301      	movs	r3, #1
 800530e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005310:	2300      	movs	r3, #0
 8005312:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005314:	2300      	movs	r3, #0
 8005316:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005318:	f107 0314 	add.w	r3, r7, #20
 800531c:	4619      	mov	r1, r3
 800531e:	4805      	ldr	r0, [pc, #20]	; (8005334 <MX_GPIO_Init+0x104>)
 8005320:	f006 fe1e 	bl	800bf60 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8005324:	bf00      	nop
 8005326:	3728      	adds	r7, #40	; 0x28
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}
 800532c:	40021000 	.word	0x40021000
 8005330:	48000800 	.word	0x48000800
 8005334:	48000400 	.word	0x48000400

08005338 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005338:	b480      	push	{r7}
 800533a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800533c:	b672      	cpsid	i
}
 800533e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005340:	e7fe      	b.n	8005340 <Error_Handler+0x8>
 8005342:	0000      	movs	r0, r0
 8005344:	0000      	movs	r0, r0
	...

08005348 <rt_hypotd_snf>:
 * Arguments    : double u0
 *                double u1
 * Return Type  : double
 */
static float rt_hypotd_snf(float u0, float u1)
{
 8005348:	b5b0      	push	{r4, r5, r7, lr}
 800534a:	b086      	sub	sp, #24
 800534c:	af00      	add	r7, sp, #0
 800534e:	ed87 0a01 	vstr	s0, [r7, #4]
 8005352:	edc7 0a00 	vstr	s1, [r7]
	float a;
	float b;
	float y;
  a = fabs(u0);
 8005356:	edd7 7a01 	vldr	s15, [r7, #4]
 800535a:	eef0 7ae7 	vabs.f32	s15, s15
 800535e:	edc7 7a04 	vstr	s15, [r7, #16]
  b = fabs(u1);
 8005362:	edd7 7a00 	vldr	s15, [r7]
 8005366:	eef0 7ae7 	vabs.f32	s15, s15
 800536a:	edc7 7a03 	vstr	s15, [r7, #12]
  if (a < b) {
 800536e:	ed97 7a04 	vldr	s14, [r7, #16]
 8005372:	edd7 7a03 	vldr	s15, [r7, #12]
 8005376:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800537a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800537e:	d532      	bpl.n	80053e6 <rt_hypotd_snf+0x9e>
    a /= b;
 8005380:	edd7 6a04 	vldr	s13, [r7, #16]
 8005384:	ed97 7a03 	vldr	s14, [r7, #12]
 8005388:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800538c:	edc7 7a04 	vstr	s15, [r7, #16]
    y = b * sqrt(a * a + 1.0);
 8005390:	68f8      	ldr	r0, [r7, #12]
 8005392:	f7fb f901 	bl	8000598 <__aeabi_f2d>
 8005396:	4604      	mov	r4, r0
 8005398:	460d      	mov	r5, r1
 800539a:	edd7 7a04 	vldr	s15, [r7, #16]
 800539e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80053a2:	ee17 0a90 	vmov	r0, s15
 80053a6:	f7fb f8f7 	bl	8000598 <__aeabi_f2d>
 80053aa:	f04f 0200 	mov.w	r2, #0
 80053ae:	4b46      	ldr	r3, [pc, #280]	; (80054c8 <rt_hypotd_snf+0x180>)
 80053b0:	f7fa ff94 	bl	80002dc <__adddf3>
 80053b4:	4602      	mov	r2, r0
 80053b6:	460b      	mov	r3, r1
 80053b8:	ec43 2b17 	vmov	d7, r2, r3
 80053bc:	eeb0 0a47 	vmov.f32	s0, s14
 80053c0:	eef0 0a67 	vmov.f32	s1, s15
 80053c4:	f00f f8cc 	bl	8014560 <sqrt>
 80053c8:	ec53 2b10 	vmov	r2, r3, d0
 80053cc:	4620      	mov	r0, r4
 80053ce:	4629      	mov	r1, r5
 80053d0:	f7fb f93a 	bl	8000648 <__aeabi_dmul>
 80053d4:	4602      	mov	r2, r0
 80053d6:	460b      	mov	r3, r1
 80053d8:	4610      	mov	r0, r2
 80053da:	4619      	mov	r1, r3
 80053dc:	f7fb fc0c 	bl	8000bf8 <__aeabi_d2f>
 80053e0:	4603      	mov	r3, r0
 80053e2:	617b      	str	r3, [r7, #20]
 80053e4:	e061      	b.n	80054aa <rt_hypotd_snf+0x162>
  } else if (a > b) {
 80053e6:	ed97 7a04 	vldr	s14, [r7, #16]
 80053ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80053ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80053f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053f6:	dd32      	ble.n	800545e <rt_hypotd_snf+0x116>
    b /= a;
 80053f8:	edd7 6a03 	vldr	s13, [r7, #12]
 80053fc:	ed97 7a04 	vldr	s14, [r7, #16]
 8005400:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005404:	edc7 7a03 	vstr	s15, [r7, #12]
    y = a * sqrt(b * b + 1.0);
 8005408:	6938      	ldr	r0, [r7, #16]
 800540a:	f7fb f8c5 	bl	8000598 <__aeabi_f2d>
 800540e:	4604      	mov	r4, r0
 8005410:	460d      	mov	r5, r1
 8005412:	edd7 7a03 	vldr	s15, [r7, #12]
 8005416:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800541a:	ee17 0a90 	vmov	r0, s15
 800541e:	f7fb f8bb 	bl	8000598 <__aeabi_f2d>
 8005422:	f04f 0200 	mov.w	r2, #0
 8005426:	4b28      	ldr	r3, [pc, #160]	; (80054c8 <rt_hypotd_snf+0x180>)
 8005428:	f7fa ff58 	bl	80002dc <__adddf3>
 800542c:	4602      	mov	r2, r0
 800542e:	460b      	mov	r3, r1
 8005430:	ec43 2b17 	vmov	d7, r2, r3
 8005434:	eeb0 0a47 	vmov.f32	s0, s14
 8005438:	eef0 0a67 	vmov.f32	s1, s15
 800543c:	f00f f890 	bl	8014560 <sqrt>
 8005440:	ec53 2b10 	vmov	r2, r3, d0
 8005444:	4620      	mov	r0, r4
 8005446:	4629      	mov	r1, r5
 8005448:	f7fb f8fe 	bl	8000648 <__aeabi_dmul>
 800544c:	4602      	mov	r2, r0
 800544e:	460b      	mov	r3, r1
 8005450:	4610      	mov	r0, r2
 8005452:	4619      	mov	r1, r3
 8005454:	f7fb fbd0 	bl	8000bf8 <__aeabi_d2f>
 8005458:	4603      	mov	r3, r0
 800545a:	617b      	str	r3, [r7, #20]
 800545c:	e025      	b.n	80054aa <rt_hypotd_snf+0x162>
  } else if (rtIsNaN(b)) {
 800545e:	68f8      	ldr	r0, [r7, #12]
 8005460:	f7fb f89a 	bl	8000598 <__aeabi_f2d>
 8005464:	4602      	mov	r2, r0
 8005466:	460b      	mov	r3, r1
 8005468:	ec43 2b10 	vmov	d0, r2, r3
 800546c:	f001 fa36 	bl	80068dc <rtIsNaN>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d009      	beq.n	800548a <rt_hypotd_snf+0x142>
    y = rtNaN;
 8005476:	4b15      	ldr	r3, [pc, #84]	; (80054cc <rt_hypotd_snf+0x184>)
 8005478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800547c:	4610      	mov	r0, r2
 800547e:	4619      	mov	r1, r3
 8005480:	f7fb fbba 	bl	8000bf8 <__aeabi_d2f>
 8005484:	4603      	mov	r3, r0
 8005486:	617b      	str	r3, [r7, #20]
 8005488:	e00f      	b.n	80054aa <rt_hypotd_snf+0x162>
  } else {
    y = a * 1.4142135623730951;
 800548a:	6938      	ldr	r0, [r7, #16]
 800548c:	f7fb f884 	bl	8000598 <__aeabi_f2d>
 8005490:	a30b      	add	r3, pc, #44	; (adr r3, 80054c0 <rt_hypotd_snf+0x178>)
 8005492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005496:	f7fb f8d7 	bl	8000648 <__aeabi_dmul>
 800549a:	4602      	mov	r2, r0
 800549c:	460b      	mov	r3, r1
 800549e:	4610      	mov	r0, r2
 80054a0:	4619      	mov	r1, r3
 80054a2:	f7fb fba9 	bl	8000bf8 <__aeabi_d2f>
 80054a6:	4603      	mov	r3, r0
 80054a8:	617b      	str	r3, [r7, #20]
  }
  return y;
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	ee07 3a90 	vmov	s15, r3
}
 80054b0:	eeb0 0a67 	vmov.f32	s0, s15
 80054b4:	3718      	adds	r7, #24
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bdb0      	pop	{r4, r5, r7, pc}
 80054ba:	bf00      	nop
 80054bc:	f3af 8000 	nop.w
 80054c0:	667f3bcd 	.word	0x667f3bcd
 80054c4:	3ff6a09e 	.word	0x3ff6a09e
 80054c8:	3ff00000 	.word	0x3ff00000
 80054cc:	20000370 	.word	0x20000370

080054d0 <maxEnvHilbert>:
 * Arguments    : const double A[1024]
 *                const double B[140]
 * Return Type  : double
 */
float maxEnvHilbert(const float A[1024], const float B[140])
{
 80054d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80054d4:	f5ad 4d21 	sub.w	sp, sp, #41216	; 0xa100
 80054d8:	b0a0      	sub	sp, #128	; 0x80
 80054da:	af02      	add	r7, sp, #8
 80054dc:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 80054e0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80054e4:	6018      	str	r0, [r3, #0]
 80054e6:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 80054ea:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 80054ee:	6019      	str	r1, [r3, #0]
  int iheight;
  int iy;
  int j;
  int ju;
  int k;
  mx = 0.0;
 80054f0:	f04f 0300 	mov.w	r3, #0
 80054f4:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 80054f8:	f102 0270 	add.w	r2, r2, #112	; 0x70
 80054fc:	6013      	str	r3, [r2, #0]
  mx2 = 0.0;
 80054fe:	f04f 0300 	mov.w	r3, #0
 8005502:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005506:	f102 026c 	add.w	r2, r2, #108	; 0x6c
 800550a:	6013      	str	r3, [r2, #0]
  m = 0.0;
 800550c:	f04f 0300 	mov.w	r3, #0
 8005510:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005514:	f102 0274 	add.w	r2, r2, #116	; 0x74
 8005518:	6013      	str	r3, [r2, #0]
  k = 0;
 800551a:	2300      	movs	r3, #0
 800551c:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005520:	f102 0250 	add.w	r2, r2, #80	; 0x50
 8005524:	6013      	str	r3, [r2, #0]
  memset(&z[0], 0, 1024U * sizeof(float));
 8005526:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 800552a:	3b80      	subs	r3, #128	; 0x80
 800552c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005530:	2100      	movs	r1, #0
 8005532:	4618      	mov	r0, r3
 8005534:	f00c f8ee 	bl	8011714 <memset>
  for (b_k = 0; b_k < 70; b_k++) {
 8005538:	2300      	movs	r3, #0
 800553a:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800553e:	f102 0268 	add.w	r2, r2, #104	; 0x68
 8005542:	6013      	str	r3, [r2, #0]
 8005544:	e075      	b.n	8005632 <maxEnvHilbert+0x162>
    iheight = b_k + 953;
 8005546:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800554a:	f103 0368 	add.w	r3, r3, #104	; 0x68
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f203 33b9 	addw	r3, r3, #953	; 0x3b9
 8005554:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005558:	f102 0260 	add.w	r2, r2, #96	; 0x60
 800555c:	6013      	str	r3, [r2, #0]
    for (iy = 0; iy <= iheight; iy++) {
 800555e:	2300      	movs	r3, #0
 8005560:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005564:	f102 025c 	add.w	r2, r2, #92	; 0x5c
 8005568:	6013      	str	r3, [r2, #0]
 800556a:	e04b      	b.n	8005604 <maxEnvHilbert+0x134>
      z[iy] += B[b_k] * A[(iy - b_k) + 70];
 800556c:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8005570:	461a      	mov	r2, r3
 8005572:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005576:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	4413      	add	r3, r2
 8005580:	3b80      	subs	r3, #128	; 0x80
 8005582:	ed93 7a00 	vldr	s14, [r3]
 8005586:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800558a:	f103 0368 	add.w	r3, r3, #104	; 0x68
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	f507 72bc 	add.w	r2, r7, #376	; 0x178
 8005596:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800559a:	6812      	ldr	r2, [r2, #0]
 800559c:	4413      	add	r3, r2
 800559e:	edd3 6a00 	vldr	s13, [r3]
 80055a2:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80055a6:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 80055aa:	681a      	ldr	r2, [r3, #0]
 80055ac:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80055b0:	f103 0368 	add.w	r3, r3, #104	; 0x68
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	1ad3      	subs	r3, r2, r3
 80055b8:	3346      	adds	r3, #70	; 0x46
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	f507 72bc 	add.w	r2, r7, #376	; 0x178
 80055c0:	f5a2 72ba 	sub.w	r2, r2, #372	; 0x174
 80055c4:	6812      	ldr	r2, [r2, #0]
 80055c6:	4413      	add	r3, r2
 80055c8:	edd3 7a00 	vldr	s15, [r3]
 80055cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80055d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80055d4:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 80055d8:	461a      	mov	r2, r3
 80055da:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80055de:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	4413      	add	r3, r2
 80055e8:	3b80      	subs	r3, #128	; 0x80
 80055ea:	edc3 7a00 	vstr	s15, [r3]
    for (iy = 0; iy <= iheight; iy++) {
 80055ee:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80055f2:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	3301      	adds	r3, #1
 80055fa:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 80055fe:	f102 025c 	add.w	r2, r2, #92	; 0x5c
 8005602:	6013      	str	r3, [r2, #0]
 8005604:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005608:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005612:	f103 0360 	add.w	r3, r3, #96	; 0x60
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	429a      	cmp	r2, r3
 800561a:	dda7      	ble.n	800556c <maxEnvHilbert+0x9c>
  for (b_k = 0; b_k < 70; b_k++) {
 800561c:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005620:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	3301      	adds	r3, #1
 8005628:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800562c:	f102 0268 	add.w	r2, r2, #104	; 0x68
 8005630:	6013      	str	r3, [r2, #0]
 8005632:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005636:	f103 0368 	add.w	r3, r3, #104	; 0x68
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	2b45      	cmp	r3, #69	; 0x45
 800563e:	dd82      	ble.n	8005546 <maxEnvHilbert+0x76>
    }
  }
  for (b_k = 0; b_k < 70; b_k++) {
 8005640:	2300      	movs	r3, #0
 8005642:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005646:	f102 0268 	add.w	r2, r2, #104	; 0x68
 800564a:	6013      	str	r3, [r2, #0]
 800564c:	e080      	b.n	8005750 <maxEnvHilbert+0x280>
    iheight = 1023 - b_k;
 800564e:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005652:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 800565c:	3303      	adds	r3, #3
 800565e:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005662:	f102 0260 	add.w	r2, r2, #96	; 0x60
 8005666:	6013      	str	r3, [r2, #0]
    for (iy = 0; iy <= iheight; iy++) {
 8005668:	2300      	movs	r3, #0
 800566a:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800566e:	f102 025c 	add.w	r2, r2, #92	; 0x5c
 8005672:	6013      	str	r3, [r2, #0]
 8005674:	e055      	b.n	8005722 <maxEnvHilbert+0x252>
      ju = b_k + iy;
 8005676:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800567a:	f103 0368 	add.w	r3, r3, #104	; 0x68
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005684:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4413      	add	r3, r2
 800568c:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005690:	f102 0254 	add.w	r2, r2, #84	; 0x54
 8005694:	6013      	str	r3, [r2, #0]
      z[ju] += B[b_k + 70] * A[iy];
 8005696:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 800569a:	461a      	mov	r2, r3
 800569c:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80056a0:	f103 0354 	add.w	r3, r3, #84	; 0x54
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	009b      	lsls	r3, r3, #2
 80056a8:	4413      	add	r3, r2
 80056aa:	3b80      	subs	r3, #128	; 0x80
 80056ac:	ed93 7a00 	vldr	s14, [r3]
 80056b0:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80056b4:	f103 0368 	add.w	r3, r3, #104	; 0x68
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	3346      	adds	r3, #70	; 0x46
 80056bc:	009b      	lsls	r3, r3, #2
 80056be:	f507 72bc 	add.w	r2, r7, #376	; 0x178
 80056c2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80056c6:	6812      	ldr	r2, [r2, #0]
 80056c8:	4413      	add	r3, r2
 80056ca:	edd3 6a00 	vldr	s13, [r3]
 80056ce:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80056d2:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	f507 72bc 	add.w	r2, r7, #376	; 0x178
 80056de:	f5a2 72ba 	sub.w	r2, r2, #372	; 0x174
 80056e2:	6812      	ldr	r2, [r2, #0]
 80056e4:	4413      	add	r3, r2
 80056e6:	edd3 7a00 	vldr	s15, [r3]
 80056ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80056ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80056f2:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 80056f6:	461a      	mov	r2, r3
 80056f8:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80056fc:	f103 0354 	add.w	r3, r3, #84	; 0x54
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	4413      	add	r3, r2
 8005706:	3b80      	subs	r3, #128	; 0x80
 8005708:	edc3 7a00 	vstr	s15, [r3]
    for (iy = 0; iy <= iheight; iy++) {
 800570c:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005710:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	3301      	adds	r3, #1
 8005718:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800571c:	f102 025c 	add.w	r2, r2, #92	; 0x5c
 8005720:	6013      	str	r3, [r2, #0]
 8005722:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005726:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005730:	f103 0360 	add.w	r3, r3, #96	; 0x60
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	429a      	cmp	r2, r3
 8005738:	dd9d      	ble.n	8005676 <maxEnvHilbert+0x1a6>
  for (b_k = 0; b_k < 70; b_k++) {
 800573a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800573e:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	3301      	adds	r3, #1
 8005746:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800574a:	f102 0268 	add.w	r2, r2, #104	; 0x68
 800574e:	6013      	str	r3, [r2, #0]
 8005750:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005754:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	2b45      	cmp	r3, #69	; 0x45
 800575c:	f77f af77 	ble.w	800564e <maxEnvHilbert+0x17e>
    }
  }
  c_FFTImplementationCallback_doH(z, x);
 8005760:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8005764:	f102 0238 	add.w	r2, r2, #56	; 0x38
 8005768:	3a58      	subs	r2, #88	; 0x58
 800576a:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 800576e:	3b80      	subs	r3, #128	; 0x80
 8005770:	4611      	mov	r1, r2
 8005772:	4618      	mov	r0, r3
 8005774:	f7fc faec 	bl	8001d50 <c_FFTImplementationCallback_doH>
  for (i = 0; i < 511; i++) {
 8005778:	2300      	movs	r3, #0
 800577a:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800577e:	f102 0264 	add.w	r2, r2, #100	; 0x64
 8005782:	6013      	str	r3, [r2, #0]
 8005784:	e07e      	b.n	8005884 <maxEnvHilbert+0x3b4>
    x[i + 1].re *= 2.0;
 8005786:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800578a:	f103 0364 	add.w	r3, r3, #100	; 0x64
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	3301      	adds	r3, #1
 8005792:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8005796:	f102 0238 	add.w	r2, r2, #56	; 0x38
 800579a:	011b      	lsls	r3, r3, #4
 800579c:	4413      	add	r3, r2
 800579e:	3b58      	subs	r3, #88	; 0x58
 80057a0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80057a4:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80057a8:	f103 0364 	add.w	r3, r3, #100	; 0x64
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	1c5c      	adds	r4, r3, #1
 80057b0:	4602      	mov	r2, r0
 80057b2:	460b      	mov	r3, r1
 80057b4:	f7fa fd92 	bl	80002dc <__adddf3>
 80057b8:	4602      	mov	r2, r0
 80057ba:	460b      	mov	r3, r1
 80057bc:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 80057c0:	f101 0138 	add.w	r1, r1, #56	; 0x38
 80057c4:	4608      	mov	r0, r1
 80057c6:	0121      	lsls	r1, r4, #4
 80057c8:	4401      	add	r1, r0
 80057ca:	3958      	subs	r1, #88	; 0x58
 80057cc:	e9c1 2300 	strd	r2, r3, [r1]
    x[i + 1].im *= 2.0;
 80057d0:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80057d4:	f103 0364 	add.w	r3, r3, #100	; 0x64
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	3301      	adds	r3, #1
 80057dc:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80057e0:	f102 0238 	add.w	r2, r2, #56	; 0x38
 80057e4:	011b      	lsls	r3, r3, #4
 80057e6:	4413      	add	r3, r2
 80057e8:	3b50      	subs	r3, #80	; 0x50
 80057ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80057ee:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80057f2:	f103 0364 	add.w	r3, r3, #100	; 0x64
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	1c5c      	adds	r4, r3, #1
 80057fa:	4602      	mov	r2, r0
 80057fc:	460b      	mov	r3, r1
 80057fe:	f7fa fd6d 	bl	80002dc <__adddf3>
 8005802:	4602      	mov	r2, r0
 8005804:	460b      	mov	r3, r1
 8005806:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 800580a:	f101 0138 	add.w	r1, r1, #56	; 0x38
 800580e:	4608      	mov	r0, r1
 8005810:	0121      	lsls	r1, r4, #4
 8005812:	4401      	add	r1, r0
 8005814:	3950      	subs	r1, #80	; 0x50
 8005816:	e9c1 2300 	strd	r2, r3, [r1]
    x[i + 513].re = 0.0;
 800581a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800581e:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f203 2301 	addw	r3, r3, #513	; 0x201
 8005828:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 800582c:	f102 0238 	add.w	r2, r2, #56	; 0x38
 8005830:	011b      	lsls	r3, r3, #4
 8005832:	4413      	add	r3, r2
 8005834:	f1a3 0158 	sub.w	r1, r3, #88	; 0x58
 8005838:	f04f 0200 	mov.w	r2, #0
 800583c:	f04f 0300 	mov.w	r3, #0
 8005840:	e9c1 2300 	strd	r2, r3, [r1]
    x[i + 513].im = 0.0;
 8005844:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005848:	f103 0364 	add.w	r3, r3, #100	; 0x64
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f203 2301 	addw	r3, r3, #513	; 0x201
 8005852:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8005856:	f102 0238 	add.w	r2, r2, #56	; 0x38
 800585a:	011b      	lsls	r3, r3, #4
 800585c:	4413      	add	r3, r2
 800585e:	f1a3 0150 	sub.w	r1, r3, #80	; 0x50
 8005862:	f04f 0200 	mov.w	r2, #0
 8005866:	f04f 0300 	mov.w	r3, #0
 800586a:	e9c1 2300 	strd	r2, r3, [r1]
  for (i = 0; i < 511; i++) {
 800586e:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005872:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	3301      	adds	r3, #1
 800587a:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800587e:	f102 0264 	add.w	r2, r2, #100	; 0x64
 8005882:	6013      	str	r3, [r2, #0]
 8005884:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005888:	f103 0364 	add.w	r3, r3, #100	; 0x64
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8005892:	f77f af78 	ble.w	8005786 <maxEnvHilbert+0x2b6>
  }
  memcpy(&b_x[0], &x[0], 1024U * sizeof(creal_T));
 8005896:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 800589a:	f101 0138 	add.w	r1, r1, #56	; 0x38
 800589e:	3958      	subs	r1, #88	; 0x58
 80058a0:	f507 43c2 	add.w	r3, r7, #24832	; 0x6100
 80058a4:	f103 0378 	add.w	r3, r3, #120	; 0x78
 80058a8:	3b58      	subs	r3, #88	; 0x58
 80058aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80058ae:	4618      	mov	r0, r3
 80058b0:	f00b ff22 	bl	80116f8 <memcpy>
  iy = 0;
 80058b4:	2300      	movs	r3, #0
 80058b6:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 80058ba:	f102 025c 	add.w	r2, r2, #92	; 0x5c
 80058be:	6013      	str	r3, [r2, #0]
  ju = 0;
 80058c0:	2300      	movs	r3, #0
 80058c2:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 80058c6:	f102 0254 	add.w	r2, r2, #84	; 0x54
 80058ca:	6013      	str	r3, [r2, #0]
  for (i = 0; i < 1023; i++) {
 80058cc:	2300      	movs	r3, #0
 80058ce:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 80058d2:	f102 0264 	add.w	r2, r2, #100	; 0x64
 80058d6:	6013      	str	r3, [r2, #0]
 80058d8:	e078      	b.n	80059cc <maxEnvHilbert+0x4fc>
    boolean_T tst;
    x[iy] = b_x[i];
 80058da:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80058de:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80058e2:	461a      	mov	r2, r3
 80058e4:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80058e8:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	011b      	lsls	r3, r3, #4
 80058f0:	4413      	add	r3, r2
 80058f2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80058f6:	f507 43c2 	add.w	r3, r7, #24832	; 0x6100
 80058fa:	f103 0378 	add.w	r3, r3, #120	; 0x78
 80058fe:	4619      	mov	r1, r3
 8005900:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005904:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	011b      	lsls	r3, r3, #4
 800590c:	440b      	add	r3, r1
 800590e:	3b58      	subs	r3, #88	; 0x58
 8005910:	4614      	mov	r4, r2
 8005912:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005914:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    iy = 1024;
 8005918:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800591c:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005920:	f102 025c 	add.w	r2, r2, #92	; 0x5c
 8005924:	6013      	str	r3, [r2, #0]
    tst = true;
 8005926:	2301      	movs	r3, #1
 8005928:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800592c:	f102 024f 	add.w	r2, r2, #79	; 0x4f
 8005930:	7013      	strb	r3, [r2, #0]
    while (tst) {
 8005932:	e02f      	b.n	8005994 <maxEnvHilbert+0x4c4>
      iy >>= 1;
 8005934:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005938:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	105b      	asrs	r3, r3, #1
 8005940:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005944:	f102 025c 	add.w	r2, r2, #92	; 0x5c
 8005948:	6013      	str	r3, [r2, #0]
      ju ^= iy;
 800594a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800594e:	f103 0354 	add.w	r3, r3, #84	; 0x54
 8005952:	681a      	ldr	r2, [r3, #0]
 8005954:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005958:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4053      	eors	r3, r2
 8005960:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005964:	f102 0254 	add.w	r2, r2, #84	; 0x54
 8005968:	6013      	str	r3, [r2, #0]
      tst = ((ju & iy) == 0);
 800596a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800596e:	f103 0354 	add.w	r3, r3, #84	; 0x54
 8005972:	681a      	ldr	r2, [r3, #0]
 8005974:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005978:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4013      	ands	r3, r2
 8005980:	2b00      	cmp	r3, #0
 8005982:	bf0c      	ite	eq
 8005984:	2301      	moveq	r3, #1
 8005986:	2300      	movne	r3, #0
 8005988:	b2db      	uxtb	r3, r3
 800598a:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800598e:	f102 024f 	add.w	r2, r2, #79	; 0x4f
 8005992:	7013      	strb	r3, [r2, #0]
    while (tst) {
 8005994:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005998:	f103 034f 	add.w	r3, r3, #79	; 0x4f
 800599c:	781b      	ldrb	r3, [r3, #0]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1c8      	bne.n	8005934 <maxEnvHilbert+0x464>
    }
    iy = ju;
 80059a2:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80059a6:	f103 0354 	add.w	r3, r3, #84	; 0x54
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 80059b0:	f102 025c 	add.w	r2, r2, #92	; 0x5c
 80059b4:	6013      	str	r3, [r2, #0]
  for (i = 0; i < 1023; i++) {
 80059b6:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80059ba:	f103 0364 	add.w	r3, r3, #100	; 0x64
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	3301      	adds	r3, #1
 80059c2:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 80059c6:	f102 0264 	add.w	r2, r2, #100	; 0x64
 80059ca:	6013      	str	r3, [r2, #0]
 80059cc:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80059d0:	f103 0364 	add.w	r3, r3, #100	; 0x64
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f240 32fe 	movw	r2, #1022	; 0x3fe
 80059da:	4293      	cmp	r3, r2
 80059dc:	f77f af7d 	ble.w	80058da <maxEnvHilbert+0x40a>
  }
  x[iy] = b_x[1023];
 80059e0:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80059e4:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80059e8:	461a      	mov	r2, r3
 80059ea:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80059ee:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	011b      	lsls	r3, r3, #4
 80059f6:	4413      	add	r3, r2
 80059f8:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80059fc:	f507 43c2 	add.w	r3, r7, #24832	; 0x6100
 8005a00:	f103 0378 	add.w	r3, r3, #120	; 0x78
 8005a04:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8005a08:	4614      	mov	r4, r2
 8005a0a:	f603 7398 	addw	r3, r3, #3992	; 0xf98
 8005a0e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005a10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  for (i = 0; i <= 1022; i += 2) {
 8005a14:	2300      	movs	r3, #0
 8005a16:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005a1a:	f102 0264 	add.w	r2, r2, #100	; 0x64
 8005a1e:	6013      	str	r3, [r2, #0]
 8005a20:	e0fc      	b.n	8005c1c <maxEnvHilbert+0x74c>
    temp_re_tmp = x[i + 1].re;
 8005a22:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005a26:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8005a32:	f102 0238 	add.w	r2, r2, #56	; 0x38
 8005a36:	011b      	lsls	r3, r3, #4
 8005a38:	4413      	add	r3, r2
 8005a3a:	3b58      	subs	r3, #88	; 0x58
 8005a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a40:	4610      	mov	r0, r2
 8005a42:	4619      	mov	r1, r3
 8005a44:	f7fb f8d8 	bl	8000bf8 <__aeabi_d2f>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005a4e:	f102 0224 	add.w	r2, r2, #36	; 0x24
 8005a52:	6013      	str	r3, [r2, #0]
    temp_re = x[i + 1].im;
 8005a54:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005a58:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	3301      	adds	r3, #1
 8005a60:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8005a64:	f102 0238 	add.w	r2, r2, #56	; 0x38
 8005a68:	011b      	lsls	r3, r3, #4
 8005a6a:	4413      	add	r3, r2
 8005a6c:	3b50      	subs	r3, #80	; 0x50
 8005a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a72:	4610      	mov	r0, r2
 8005a74:	4619      	mov	r1, r3
 8005a76:	f7fb f8bf 	bl	8000bf8 <__aeabi_d2f>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005a80:	f102 0240 	add.w	r2, r2, #64	; 0x40
 8005a84:	6013      	str	r3, [r2, #0]
    temp_im = x[i].re;
 8005a86:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8005a8a:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8005a8e:	461a      	mov	r2, r3
 8005a90:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005a94:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	011b      	lsls	r3, r3, #4
 8005a9c:	4413      	add	r3, r2
 8005a9e:	3b58      	subs	r3, #88	; 0x58
 8005aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa4:	4610      	mov	r0, r2
 8005aa6:	4619      	mov	r1, r3
 8005aa8:	f7fb f8a6 	bl	8000bf8 <__aeabi_d2f>
 8005aac:	4603      	mov	r3, r0
 8005aae:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005ab2:	f102 0244 	add.w	r2, r2, #68	; 0x44
 8005ab6:	6013      	str	r3, [r2, #0]
    twid_re = x[i].im;
 8005ab8:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8005abc:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005ac6:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	011b      	lsls	r3, r3, #4
 8005ace:	4413      	add	r3, r2
 8005ad0:	3b50      	subs	r3, #80	; 0x50
 8005ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad6:	4610      	mov	r0, r2
 8005ad8:	4619      	mov	r1, r3
 8005ada:	f7fb f88d 	bl	8000bf8 <__aeabi_d2f>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005ae4:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8005ae8:	6013      	str	r3, [r2, #0]
    x[i + 1].re = temp_im - temp_re_tmp;
 8005aea:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005aee:	f103 0344 	add.w	r3, r3, #68	; 0x44
 8005af2:	ed93 7a00 	vldr	s14, [r3]
 8005af6:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005afa:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8005afe:	edd3 7a00 	vldr	s15, [r3]
 8005b02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b06:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005b0a:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	1c5c      	adds	r4, r3, #1
 8005b12:	ee17 0a90 	vmov	r0, s15
 8005b16:	f7fa fd3f 	bl	8000598 <__aeabi_f2d>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 8005b22:	f101 0138 	add.w	r1, r1, #56	; 0x38
 8005b26:	4608      	mov	r0, r1
 8005b28:	0121      	lsls	r1, r4, #4
 8005b2a:	4401      	add	r1, r0
 8005b2c:	3958      	subs	r1, #88	; 0x58
 8005b2e:	e9c1 2300 	strd	r2, r3, [r1]
    x[i + 1].im = twid_re - temp_re;
 8005b32:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005b36:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8005b3a:	ed93 7a00 	vldr	s14, [r3]
 8005b3e:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005b42:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8005b46:	edd3 7a00 	vldr	s15, [r3]
 8005b4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005b4e:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005b52:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	1c5c      	adds	r4, r3, #1
 8005b5a:	ee17 0a90 	vmov	r0, s15
 8005b5e:	f7fa fd1b 	bl	8000598 <__aeabi_f2d>
 8005b62:	4602      	mov	r2, r0
 8005b64:	460b      	mov	r3, r1
 8005b66:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 8005b6a:	f101 0138 	add.w	r1, r1, #56	; 0x38
 8005b6e:	4608      	mov	r0, r1
 8005b70:	0121      	lsls	r1, r4, #4
 8005b72:	4401      	add	r1, r0
 8005b74:	3950      	subs	r1, #80	; 0x50
 8005b76:	e9c1 2300 	strd	r2, r3, [r1]
    x[i].re = temp_im + temp_re_tmp;
 8005b7a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005b7e:	f103 0344 	add.w	r3, r3, #68	; 0x44
 8005b82:	ed93 7a00 	vldr	s14, [r3]
 8005b86:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005b8a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8005b8e:	edd3 7a00 	vldr	s15, [r3]
 8005b92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b96:	ee17 0a90 	vmov	r0, s15
 8005b9a:	f7fa fcfd 	bl	8000598 <__aeabi_f2d>
 8005b9e:	4602      	mov	r2, r0
 8005ba0:	460b      	mov	r3, r1
 8005ba2:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 8005ba6:	f101 0138 	add.w	r1, r1, #56	; 0x38
 8005baa:	4608      	mov	r0, r1
 8005bac:	f507 4121 	add.w	r1, r7, #41216	; 0xa100
 8005bb0:	f101 0164 	add.w	r1, r1, #100	; 0x64
 8005bb4:	6809      	ldr	r1, [r1, #0]
 8005bb6:	0109      	lsls	r1, r1, #4
 8005bb8:	4401      	add	r1, r0
 8005bba:	3958      	subs	r1, #88	; 0x58
 8005bbc:	e9c1 2300 	strd	r2, r3, [r1]
    x[i].im = twid_re + temp_re;
 8005bc0:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005bc4:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8005bc8:	ed93 7a00 	vldr	s14, [r3]
 8005bcc:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005bd0:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8005bd4:	edd3 7a00 	vldr	s15, [r3]
 8005bd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005bdc:	ee17 0a90 	vmov	r0, s15
 8005be0:	f7fa fcda 	bl	8000598 <__aeabi_f2d>
 8005be4:	4602      	mov	r2, r0
 8005be6:	460b      	mov	r3, r1
 8005be8:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 8005bec:	f101 0138 	add.w	r1, r1, #56	; 0x38
 8005bf0:	4608      	mov	r0, r1
 8005bf2:	f507 4121 	add.w	r1, r7, #41216	; 0xa100
 8005bf6:	f101 0164 	add.w	r1, r1, #100	; 0x64
 8005bfa:	6809      	ldr	r1, [r1, #0]
 8005bfc:	0109      	lsls	r1, r1, #4
 8005bfe:	4401      	add	r1, r0
 8005c00:	3950      	subs	r1, #80	; 0x50
 8005c02:	e9c1 2300 	strd	r2, r3, [r1]
  for (i = 0; i <= 1022; i += 2) {
 8005c06:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005c0a:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	3302      	adds	r3, #2
 8005c12:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005c16:	f102 0264 	add.w	r2, r2, #100	; 0x64
 8005c1a:	6013      	str	r3, [r2, #0]
 8005c1c:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005c20:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	f77f aef9 	ble.w	8005a22 <maxEnvHilbert+0x552>
  }
  iy = 2;
 8005c30:	2302      	movs	r3, #2
 8005c32:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005c36:	f102 025c 	add.w	r2, r2, #92	; 0x5c
 8005c3a:	6013      	str	r3, [r2, #0]
  ju = 4;
 8005c3c:	2304      	movs	r3, #4
 8005c3e:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005c42:	f102 0254 	add.w	r2, r2, #84	; 0x54
 8005c46:	6013      	str	r3, [r2, #0]
  b_k = 256;
 8005c48:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c4c:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005c50:	f102 0268 	add.w	r2, r2, #104	; 0x68
 8005c54:	6013      	str	r3, [r2, #0]
  iheight = 1021;
 8005c56:	f240 33fd 	movw	r3, #1021	; 0x3fd
 8005c5a:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005c5e:	f102 0260 	add.w	r2, r2, #96	; 0x60
 8005c62:	6013      	str	r3, [r2, #0]
  while (b_k > 0) {
 8005c64:	e33f      	b.n	80062e6 <maxEnvHilbert+0xe16>
    int b_temp_re_tmp;
    int istart;
    for (i = 0; i < iheight; i += ju) {
 8005c66:	2300      	movs	r3, #0
 8005c68:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005c6c:	f102 0264 	add.w	r2, r2, #100	; 0x64
 8005c70:	6013      	str	r3, [r2, #0]
 8005c72:	e105      	b.n	8005e80 <maxEnvHilbert+0x9b0>
      b_temp_re_tmp = i + iy;
 8005c74:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005c78:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005c82:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4413      	add	r3, r2
 8005c8a:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005c8e:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8005c92:	6013      	str	r3, [r2, #0]
      temp_re = x[b_temp_re_tmp].re;
 8005c94:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8005c98:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005ca2:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	011b      	lsls	r3, r3, #4
 8005caa:	4413      	add	r3, r2
 8005cac:	3b58      	subs	r3, #88	; 0x58
 8005cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb2:	4610      	mov	r0, r2
 8005cb4:	4619      	mov	r1, r3
 8005cb6:	f7fa ff9f 	bl	8000bf8 <__aeabi_d2f>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005cc0:	f102 0240 	add.w	r2, r2, #64	; 0x40
 8005cc4:	6013      	str	r3, [r2, #0]
      temp_im = x[b_temp_re_tmp].im;
 8005cc6:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8005cca:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8005cce:	461a      	mov	r2, r3
 8005cd0:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005cd4:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	011b      	lsls	r3, r3, #4
 8005cdc:	4413      	add	r3, r2
 8005cde:	3b50      	subs	r3, #80	; 0x50
 8005ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce4:	4610      	mov	r0, r2
 8005ce6:	4619      	mov	r1, r3
 8005ce8:	f7fa ff86 	bl	8000bf8 <__aeabi_d2f>
 8005cec:	4603      	mov	r3, r0
 8005cee:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005cf2:	f102 0244 	add.w	r2, r2, #68	; 0x44
 8005cf6:	6013      	str	r3, [r2, #0]
      x[b_temp_re_tmp].re = x[i].re - temp_re;
 8005cf8:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8005cfc:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8005d00:	461a      	mov	r2, r3
 8005d02:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005d06:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	011b      	lsls	r3, r3, #4
 8005d0e:	4413      	add	r3, r2
 8005d10:	3b58      	subs	r3, #88	; 0x58
 8005d12:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005d16:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005d1a:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8005d1e:	6818      	ldr	r0, [r3, #0]
 8005d20:	f7fa fc3a 	bl	8000598 <__aeabi_f2d>
 8005d24:	4602      	mov	r2, r0
 8005d26:	460b      	mov	r3, r1
 8005d28:	4620      	mov	r0, r4
 8005d2a:	4629      	mov	r1, r5
 8005d2c:	f7fa fad4 	bl	80002d8 <__aeabi_dsub>
 8005d30:	4602      	mov	r2, r0
 8005d32:	460b      	mov	r3, r1
 8005d34:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 8005d38:	f101 0138 	add.w	r1, r1, #56	; 0x38
 8005d3c:	4608      	mov	r0, r1
 8005d3e:	f507 4121 	add.w	r1, r7, #41216	; 0xa100
 8005d42:	f101 0128 	add.w	r1, r1, #40	; 0x28
 8005d46:	6809      	ldr	r1, [r1, #0]
 8005d48:	0109      	lsls	r1, r1, #4
 8005d4a:	4401      	add	r1, r0
 8005d4c:	3958      	subs	r1, #88	; 0x58
 8005d4e:	e9c1 2300 	strd	r2, r3, [r1]
      x[b_temp_re_tmp].im = x[i].im - temp_im;
 8005d52:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8005d56:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005d60:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	011b      	lsls	r3, r3, #4
 8005d68:	4413      	add	r3, r2
 8005d6a:	3b50      	subs	r3, #80	; 0x50
 8005d6c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005d70:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005d74:	f103 0344 	add.w	r3, r3, #68	; 0x44
 8005d78:	6818      	ldr	r0, [r3, #0]
 8005d7a:	f7fa fc0d 	bl	8000598 <__aeabi_f2d>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	460b      	mov	r3, r1
 8005d82:	4620      	mov	r0, r4
 8005d84:	4629      	mov	r1, r5
 8005d86:	f7fa faa7 	bl	80002d8 <__aeabi_dsub>
 8005d8a:	4602      	mov	r2, r0
 8005d8c:	460b      	mov	r3, r1
 8005d8e:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 8005d92:	f101 0138 	add.w	r1, r1, #56	; 0x38
 8005d96:	4608      	mov	r0, r1
 8005d98:	f507 4121 	add.w	r1, r7, #41216	; 0xa100
 8005d9c:	f101 0128 	add.w	r1, r1, #40	; 0x28
 8005da0:	6809      	ldr	r1, [r1, #0]
 8005da2:	0109      	lsls	r1, r1, #4
 8005da4:	4401      	add	r1, r0
 8005da6:	3950      	subs	r1, #80	; 0x50
 8005da8:	e9c1 2300 	strd	r2, r3, [r1]
      x[i].re += temp_re;
 8005dac:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8005db0:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8005db4:	461a      	mov	r2, r3
 8005db6:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005dba:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	011b      	lsls	r3, r3, #4
 8005dc2:	4413      	add	r3, r2
 8005dc4:	3b58      	subs	r3, #88	; 0x58
 8005dc6:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005dca:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005dce:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8005dd2:	6818      	ldr	r0, [r3, #0]
 8005dd4:	f7fa fbe0 	bl	8000598 <__aeabi_f2d>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	460b      	mov	r3, r1
 8005ddc:	4620      	mov	r0, r4
 8005dde:	4629      	mov	r1, r5
 8005de0:	f7fa fa7c 	bl	80002dc <__adddf3>
 8005de4:	4602      	mov	r2, r0
 8005de6:	460b      	mov	r3, r1
 8005de8:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 8005dec:	f101 0138 	add.w	r1, r1, #56	; 0x38
 8005df0:	4608      	mov	r0, r1
 8005df2:	f507 4121 	add.w	r1, r7, #41216	; 0xa100
 8005df6:	f101 0164 	add.w	r1, r1, #100	; 0x64
 8005dfa:	6809      	ldr	r1, [r1, #0]
 8005dfc:	0109      	lsls	r1, r1, #4
 8005dfe:	4401      	add	r1, r0
 8005e00:	3958      	subs	r1, #88	; 0x58
 8005e02:	e9c1 2300 	strd	r2, r3, [r1]
      x[i].im += temp_im;
 8005e06:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8005e0a:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8005e0e:	461a      	mov	r2, r3
 8005e10:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005e14:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	011b      	lsls	r3, r3, #4
 8005e1c:	4413      	add	r3, r2
 8005e1e:	3b50      	subs	r3, #80	; 0x50
 8005e20:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005e24:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005e28:	f103 0344 	add.w	r3, r3, #68	; 0x44
 8005e2c:	6818      	ldr	r0, [r3, #0]
 8005e2e:	f7fa fbb3 	bl	8000598 <__aeabi_f2d>
 8005e32:	4602      	mov	r2, r0
 8005e34:	460b      	mov	r3, r1
 8005e36:	4620      	mov	r0, r4
 8005e38:	4629      	mov	r1, r5
 8005e3a:	f7fa fa4f 	bl	80002dc <__adddf3>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	460b      	mov	r3, r1
 8005e42:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 8005e46:	f101 0138 	add.w	r1, r1, #56	; 0x38
 8005e4a:	4608      	mov	r0, r1
 8005e4c:	f507 4121 	add.w	r1, r7, #41216	; 0xa100
 8005e50:	f101 0164 	add.w	r1, r1, #100	; 0x64
 8005e54:	6809      	ldr	r1, [r1, #0]
 8005e56:	0109      	lsls	r1, r1, #4
 8005e58:	4401      	add	r1, r0
 8005e5a:	3950      	subs	r1, #80	; 0x50
 8005e5c:	e9c1 2300 	strd	r2, r3, [r1]
    for (i = 0; i < iheight; i += ju) {
 8005e60:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005e64:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005e6e:	f103 0354 	add.w	r3, r3, #84	; 0x54
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4413      	add	r3, r2
 8005e76:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005e7a:	f102 0264 	add.w	r2, r2, #100	; 0x64
 8005e7e:	6013      	str	r3, [r2, #0]
 8005e80:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005e84:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005e8e:	f103 0360 	add.w	r3, r3, #96	; 0x60
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	429a      	cmp	r2, r3
 8005e96:	f6ff aeed 	blt.w	8005c74 <maxEnvHilbert+0x7a4>
    }
    istart = 1;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005ea0:	f102 0248 	add.w	r2, r2, #72	; 0x48
 8005ea4:	6013      	str	r3, [r2, #0]
    for (j = b_k; j < 512; j += b_k) {
 8005ea6:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005eaa:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005eb4:	f102 0258 	add.w	r2, r2, #88	; 0x58
 8005eb8:	6013      	str	r3, [r2, #0]
 8005eba:	e1d9      	b.n	8006270 <maxEnvHilbert+0xda0>
      double twid_im;
      int ihi;
      twid_re = dv[j];
 8005ebc:	4a1e      	ldr	r2, [pc, #120]	; (8005f38 <maxEnvHilbert+0xa68>)
 8005ebe:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005ec2:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	4413      	add	r3, r2
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005ed2:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8005ed6:	6013      	str	r3, [r2, #0]
      twid_im = dv1[j];
 8005ed8:	4a18      	ldr	r2, [pc, #96]	; (8005f3c <maxEnvHilbert+0xa6c>)
 8005eda:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005ede:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4413      	add	r3, r2
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4618      	mov	r0, r3
 8005eec:	f7fa fb54 	bl	8000598 <__aeabi_f2d>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	460b      	mov	r3, r1
 8005ef4:	f507 4121 	add.w	r1, r7, #41216	; 0xa100
 8005ef8:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8005efc:	e9c1 2300 	strd	r2, r3, [r1]
      i = istart;
 8005f00:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005f04:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005f0e:	f102 0264 	add.w	r2, r2, #100	; 0x64
 8005f12:	6013      	str	r3, [r2, #0]
      ihi = istart + iheight;
 8005f14:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005f18:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8005f1c:	681a      	ldr	r2, [r3, #0]
 8005f1e:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005f22:	f103 0360 	add.w	r3, r3, #96	; 0x60
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4413      	add	r3, r2
 8005f2a:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005f2e:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8005f32:	6013      	str	r3, [r2, #0]
      while (i < ihi) {
 8005f34:	e174      	b.n	8006220 <maxEnvHilbert+0xd50>
 8005f36:	bf00      	nop
 8005f38:	08019c08 	.word	0x08019c08
 8005f3c:	0801a40c 	.word	0x0801a40c
        b_temp_re_tmp = i + iy;
 8005f40:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005f44:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005f4e:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4413      	add	r3, r2
 8005f56:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005f5a:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8005f5e:	6013      	str	r3, [r2, #0]
        temp_re_tmp = x[b_temp_re_tmp].im;
 8005f60:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8005f64:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8005f68:	461a      	mov	r2, r3
 8005f6a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005f6e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	011b      	lsls	r3, r3, #4
 8005f76:	4413      	add	r3, r2
 8005f78:	3b50      	subs	r3, #80	; 0x50
 8005f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f7e:	4610      	mov	r0, r2
 8005f80:	4619      	mov	r1, r3
 8005f82:	f7fa fe39 	bl	8000bf8 <__aeabi_d2f>
 8005f86:	4603      	mov	r3, r0
 8005f88:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005f8c:	f102 0224 	add.w	r2, r2, #36	; 0x24
 8005f90:	6013      	str	r3, [r2, #0]
        temp_im = x[b_temp_re_tmp].re;
 8005f92:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8005f96:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8005f9a:	461a      	mov	r2, r3
 8005f9c:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005fa0:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	011b      	lsls	r3, r3, #4
 8005fa8:	4413      	add	r3, r2
 8005faa:	3b58      	subs	r3, #88	; 0x58
 8005fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb0:	4610      	mov	r0, r2
 8005fb2:	4619      	mov	r1, r3
 8005fb4:	f7fa fe20 	bl	8000bf8 <__aeabi_d2f>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8005fbe:	f102 0244 	add.w	r2, r2, #68	; 0x44
 8005fc2:	6013      	str	r3, [r2, #0]
        temp_re = twid_re * temp_im - twid_im * temp_re_tmp;
 8005fc4:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005fc8:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8005fcc:	ed93 7a00 	vldr	s14, [r3]
 8005fd0:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005fd4:	f103 0344 	add.w	r3, r3, #68	; 0x44
 8005fd8:	edd3 7a00 	vldr	s15, [r3]
 8005fdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fe0:	ee17 0a90 	vmov	r0, s15
 8005fe4:	f7fa fad8 	bl	8000598 <__aeabi_f2d>
 8005fe8:	4604      	mov	r4, r0
 8005fea:	460d      	mov	r5, r1
 8005fec:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005ff0:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8005ff4:	6818      	ldr	r0, [r3, #0]
 8005ff6:	f7fa facf 	bl	8000598 <__aeabi_f2d>
 8005ffa:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8005ffe:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8006002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006006:	f7fa fb1f 	bl	8000648 <__aeabi_dmul>
 800600a:	4602      	mov	r2, r0
 800600c:	460b      	mov	r3, r1
 800600e:	4620      	mov	r0, r4
 8006010:	4629      	mov	r1, r5
 8006012:	f7fa f961 	bl	80002d8 <__aeabi_dsub>
 8006016:	4602      	mov	r2, r0
 8006018:	460b      	mov	r3, r1
 800601a:	4610      	mov	r0, r2
 800601c:	4619      	mov	r1, r3
 800601e:	f7fa fdeb 	bl	8000bf8 <__aeabi_d2f>
 8006022:	4603      	mov	r3, r0
 8006024:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8006028:	f102 0240 	add.w	r2, r2, #64	; 0x40
 800602c:	6013      	str	r3, [r2, #0]
        temp_im = twid_re * temp_re_tmp + twid_im * temp_im;
 800602e:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006032:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 8006036:	ed93 7a00 	vldr	s14, [r3]
 800603a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800603e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8006042:	edd3 7a00 	vldr	s15, [r3]
 8006046:	ee67 7a27 	vmul.f32	s15, s14, s15
 800604a:	ee17 0a90 	vmov	r0, s15
 800604e:	f7fa faa3 	bl	8000598 <__aeabi_f2d>
 8006052:	4604      	mov	r4, r0
 8006054:	460d      	mov	r5, r1
 8006056:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800605a:	f103 0344 	add.w	r3, r3, #68	; 0x44
 800605e:	6818      	ldr	r0, [r3, #0]
 8006060:	f7fa fa9a 	bl	8000598 <__aeabi_f2d>
 8006064:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006068:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800606c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006070:	f7fa faea 	bl	8000648 <__aeabi_dmul>
 8006074:	4602      	mov	r2, r0
 8006076:	460b      	mov	r3, r1
 8006078:	4620      	mov	r0, r4
 800607a:	4629      	mov	r1, r5
 800607c:	f7fa f92e 	bl	80002dc <__adddf3>
 8006080:	4602      	mov	r2, r0
 8006082:	460b      	mov	r3, r1
 8006084:	4610      	mov	r0, r2
 8006086:	4619      	mov	r1, r3
 8006088:	f7fa fdb6 	bl	8000bf8 <__aeabi_d2f>
 800608c:	4603      	mov	r3, r0
 800608e:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8006092:	f102 0244 	add.w	r2, r2, #68	; 0x44
 8006096:	6013      	str	r3, [r2, #0]
        x[b_temp_re_tmp].re = x[i].re - temp_re;
 8006098:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800609c:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80060a0:	461a      	mov	r2, r3
 80060a2:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80060a6:	f103 0364 	add.w	r3, r3, #100	; 0x64
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	011b      	lsls	r3, r3, #4
 80060ae:	4413      	add	r3, r2
 80060b0:	3b58      	subs	r3, #88	; 0x58
 80060b2:	e9d3 4500 	ldrd	r4, r5, [r3]
 80060b6:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80060ba:	f103 0340 	add.w	r3, r3, #64	; 0x40
 80060be:	6818      	ldr	r0, [r3, #0]
 80060c0:	f7fa fa6a 	bl	8000598 <__aeabi_f2d>
 80060c4:	4602      	mov	r2, r0
 80060c6:	460b      	mov	r3, r1
 80060c8:	4620      	mov	r0, r4
 80060ca:	4629      	mov	r1, r5
 80060cc:	f7fa f904 	bl	80002d8 <__aeabi_dsub>
 80060d0:	4602      	mov	r2, r0
 80060d2:	460b      	mov	r3, r1
 80060d4:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 80060d8:	f101 0138 	add.w	r1, r1, #56	; 0x38
 80060dc:	4608      	mov	r0, r1
 80060de:	f507 4121 	add.w	r1, r7, #41216	; 0xa100
 80060e2:	f101 0128 	add.w	r1, r1, #40	; 0x28
 80060e6:	6809      	ldr	r1, [r1, #0]
 80060e8:	0109      	lsls	r1, r1, #4
 80060ea:	4401      	add	r1, r0
 80060ec:	3958      	subs	r1, #88	; 0x58
 80060ee:	e9c1 2300 	strd	r2, r3, [r1]
        x[b_temp_re_tmp].im = x[i].im - temp_im;
 80060f2:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80060f6:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80060fa:	461a      	mov	r2, r3
 80060fc:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006100:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	011b      	lsls	r3, r3, #4
 8006108:	4413      	add	r3, r2
 800610a:	3b50      	subs	r3, #80	; 0x50
 800610c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006110:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006114:	f103 0344 	add.w	r3, r3, #68	; 0x44
 8006118:	6818      	ldr	r0, [r3, #0]
 800611a:	f7fa fa3d 	bl	8000598 <__aeabi_f2d>
 800611e:	4602      	mov	r2, r0
 8006120:	460b      	mov	r3, r1
 8006122:	4620      	mov	r0, r4
 8006124:	4629      	mov	r1, r5
 8006126:	f7fa f8d7 	bl	80002d8 <__aeabi_dsub>
 800612a:	4602      	mov	r2, r0
 800612c:	460b      	mov	r3, r1
 800612e:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 8006132:	f101 0138 	add.w	r1, r1, #56	; 0x38
 8006136:	4608      	mov	r0, r1
 8006138:	f507 4121 	add.w	r1, r7, #41216	; 0xa100
 800613c:	f101 0128 	add.w	r1, r1, #40	; 0x28
 8006140:	6809      	ldr	r1, [r1, #0]
 8006142:	0109      	lsls	r1, r1, #4
 8006144:	4401      	add	r1, r0
 8006146:	3950      	subs	r1, #80	; 0x50
 8006148:	e9c1 2300 	strd	r2, r3, [r1]
        x[i].re += temp_re;
 800614c:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8006150:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8006154:	461a      	mov	r2, r3
 8006156:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800615a:	f103 0364 	add.w	r3, r3, #100	; 0x64
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	011b      	lsls	r3, r3, #4
 8006162:	4413      	add	r3, r2
 8006164:	3b58      	subs	r3, #88	; 0x58
 8006166:	e9d3 4500 	ldrd	r4, r5, [r3]
 800616a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800616e:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8006172:	6818      	ldr	r0, [r3, #0]
 8006174:	f7fa fa10 	bl	8000598 <__aeabi_f2d>
 8006178:	4602      	mov	r2, r0
 800617a:	460b      	mov	r3, r1
 800617c:	4620      	mov	r0, r4
 800617e:	4629      	mov	r1, r5
 8006180:	f7fa f8ac 	bl	80002dc <__adddf3>
 8006184:	4602      	mov	r2, r0
 8006186:	460b      	mov	r3, r1
 8006188:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 800618c:	f101 0138 	add.w	r1, r1, #56	; 0x38
 8006190:	4608      	mov	r0, r1
 8006192:	f507 4121 	add.w	r1, r7, #41216	; 0xa100
 8006196:	f101 0164 	add.w	r1, r1, #100	; 0x64
 800619a:	6809      	ldr	r1, [r1, #0]
 800619c:	0109      	lsls	r1, r1, #4
 800619e:	4401      	add	r1, r0
 80061a0:	3958      	subs	r1, #88	; 0x58
 80061a2:	e9c1 2300 	strd	r2, r3, [r1]
        x[i].im += temp_im;
 80061a6:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80061aa:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80061ae:	461a      	mov	r2, r3
 80061b0:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80061b4:	f103 0364 	add.w	r3, r3, #100	; 0x64
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	011b      	lsls	r3, r3, #4
 80061bc:	4413      	add	r3, r2
 80061be:	3b50      	subs	r3, #80	; 0x50
 80061c0:	e9d3 4500 	ldrd	r4, r5, [r3]
 80061c4:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80061c8:	f103 0344 	add.w	r3, r3, #68	; 0x44
 80061cc:	6818      	ldr	r0, [r3, #0]
 80061ce:	f7fa f9e3 	bl	8000598 <__aeabi_f2d>
 80061d2:	4602      	mov	r2, r0
 80061d4:	460b      	mov	r3, r1
 80061d6:	4620      	mov	r0, r4
 80061d8:	4629      	mov	r1, r5
 80061da:	f7fa f87f 	bl	80002dc <__adddf3>
 80061de:	4602      	mov	r2, r0
 80061e0:	460b      	mov	r3, r1
 80061e2:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 80061e6:	f101 0138 	add.w	r1, r1, #56	; 0x38
 80061ea:	4608      	mov	r0, r1
 80061ec:	f507 4121 	add.w	r1, r7, #41216	; 0xa100
 80061f0:	f101 0164 	add.w	r1, r1, #100	; 0x64
 80061f4:	6809      	ldr	r1, [r1, #0]
 80061f6:	0109      	lsls	r1, r1, #4
 80061f8:	4401      	add	r1, r0
 80061fa:	3950      	subs	r1, #80	; 0x50
 80061fc:	e9c1 2300 	strd	r2, r3, [r1]
        i += ju;
 8006200:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006204:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800620e:	f103 0354 	add.w	r3, r3, #84	; 0x54
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4413      	add	r3, r2
 8006216:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800621a:	f102 0264 	add.w	r2, r2, #100	; 0x64
 800621e:	6013      	str	r3, [r2, #0]
      while (i < ihi) {
 8006220:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006224:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800622e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	429a      	cmp	r2, r3
 8006236:	f6ff ae83 	blt.w	8005f40 <maxEnvHilbert+0xa70>
      }
      istart++;
 800623a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800623e:	f103 0348 	add.w	r3, r3, #72	; 0x48
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	3301      	adds	r3, #1
 8006246:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800624a:	f102 0248 	add.w	r2, r2, #72	; 0x48
 800624e:	6013      	str	r3, [r2, #0]
    for (j = b_k; j < 512; j += b_k) {
 8006250:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006254:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8006258:	681a      	ldr	r2, [r3, #0]
 800625a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800625e:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4413      	add	r3, r2
 8006266:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800626a:	f102 0258 	add.w	r2, r2, #88	; 0x58
 800626e:	6013      	str	r3, [r2, #0]
 8006270:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006274:	f103 0358 	add.w	r3, r3, #88	; 0x58
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800627e:	f6ff ae1d 	blt.w	8005ebc <maxEnvHilbert+0x9ec>
    }
    b_k /= 2;
 8006282:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006286:	f103 0368 	add.w	r3, r3, #104	; 0x68
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	0fda      	lsrs	r2, r3, #31
 800628e:	4413      	add	r3, r2
 8006290:	105b      	asrs	r3, r3, #1
 8006292:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8006296:	f102 0268 	add.w	r2, r2, #104	; 0x68
 800629a:	6013      	str	r3, [r2, #0]
    iy = ju;
 800629c:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80062a0:	f103 0354 	add.w	r3, r3, #84	; 0x54
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 80062aa:	f102 025c 	add.w	r2, r2, #92	; 0x5c
 80062ae:	6013      	str	r3, [r2, #0]
    ju += ju;
 80062b0:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80062b4:	f103 0354 	add.w	r3, r3, #84	; 0x54
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	005b      	lsls	r3, r3, #1
 80062bc:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 80062c0:	f102 0254 	add.w	r2, r2, #84	; 0x54
 80062c4:	6013      	str	r3, [r2, #0]
    iheight -= iy;
 80062c6:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80062ca:	f103 0360 	add.w	r3, r3, #96	; 0x60
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80062d4:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	1ad3      	subs	r3, r2, r3
 80062dc:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 80062e0:	f102 0260 	add.w	r2, r2, #96	; 0x60
 80062e4:	6013      	str	r3, [r2, #0]
  while (b_k > 0) {
 80062e6:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80062ea:	f103 0368 	add.w	r3, r3, #104	; 0x68
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	f73f acb8 	bgt.w	8005c66 <maxEnvHilbert+0x796>
  }
  for (i = 0; i < 1024; i++) {
 80062f6:	2300      	movs	r3, #0
 80062f8:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 80062fc:	f102 0264 	add.w	r2, r2, #100	; 0x64
 8006300:	6013      	str	r3, [r2, #0]
 8006302:	e0cd      	b.n	80064a0 <maxEnvHilbert+0xfd0>
    temp_im = 0.0009765625 * x[i].re;
 8006304:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8006308:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800630c:	461a      	mov	r2, r3
 800630e:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006312:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	011b      	lsls	r3, r3, #4
 800631a:	4413      	add	r3, r2
 800631c:	3b58      	subs	r3, #88	; 0x58
 800631e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006322:	f04f 0200 	mov.w	r2, #0
 8006326:	4bd8      	ldr	r3, [pc, #864]	; (8006688 <maxEnvHilbert+0x11b8>)
 8006328:	f7fa f98e 	bl	8000648 <__aeabi_dmul>
 800632c:	4602      	mov	r2, r0
 800632e:	460b      	mov	r3, r1
 8006330:	4610      	mov	r0, r2
 8006332:	4619      	mov	r1, r3
 8006334:	f7fa fc60 	bl	8000bf8 <__aeabi_d2f>
 8006338:	4603      	mov	r3, r0
 800633a:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800633e:	f102 0244 	add.w	r2, r2, #68	; 0x44
 8006342:	6013      	str	r3, [r2, #0]
    temp_re = 0.0009765625 * x[i].im;
 8006344:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8006348:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800634c:	461a      	mov	r2, r3
 800634e:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006352:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	011b      	lsls	r3, r3, #4
 800635a:	4413      	add	r3, r2
 800635c:	3b50      	subs	r3, #80	; 0x50
 800635e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006362:	f04f 0200 	mov.w	r2, #0
 8006366:	4bc8      	ldr	r3, [pc, #800]	; (8006688 <maxEnvHilbert+0x11b8>)
 8006368:	f7fa f96e 	bl	8000648 <__aeabi_dmul>
 800636c:	4602      	mov	r2, r0
 800636e:	460b      	mov	r3, r1
 8006370:	4610      	mov	r0, r2
 8006372:	4619      	mov	r1, r3
 8006374:	f7fa fc40 	bl	8000bf8 <__aeabi_d2f>
 8006378:	4603      	mov	r3, r0
 800637a:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800637e:	f102 0240 	add.w	r2, r2, #64	; 0x40
 8006382:	6013      	str	r3, [r2, #0]
    x[i].re = temp_im;
 8006384:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006388:	f103 0344 	add.w	r3, r3, #68	; 0x44
 800638c:	6818      	ldr	r0, [r3, #0]
 800638e:	f7fa f903 	bl	8000598 <__aeabi_f2d>
 8006392:	4602      	mov	r2, r0
 8006394:	460b      	mov	r3, r1
 8006396:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 800639a:	f101 0138 	add.w	r1, r1, #56	; 0x38
 800639e:	4608      	mov	r0, r1
 80063a0:	f507 4121 	add.w	r1, r7, #41216	; 0xa100
 80063a4:	f101 0164 	add.w	r1, r1, #100	; 0x64
 80063a8:	6809      	ldr	r1, [r1, #0]
 80063aa:	0109      	lsls	r1, r1, #4
 80063ac:	4401      	add	r1, r0
 80063ae:	3958      	subs	r1, #88	; 0x58
 80063b0:	e9c1 2300 	strd	r2, r3, [r1]
    x[i].im = temp_re;
 80063b4:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80063b8:	f103 0340 	add.w	r3, r3, #64	; 0x40
 80063bc:	6818      	ldr	r0, [r3, #0]
 80063be:	f7fa f8eb 	bl	8000598 <__aeabi_f2d>
 80063c2:	4602      	mov	r2, r0
 80063c4:	460b      	mov	r3, r1
 80063c6:	f507 5105 	add.w	r1, r7, #8512	; 0x2140
 80063ca:	f101 0138 	add.w	r1, r1, #56	; 0x38
 80063ce:	4608      	mov	r0, r1
 80063d0:	f507 4121 	add.w	r1, r7, #41216	; 0xa100
 80063d4:	f101 0164 	add.w	r1, r1, #100	; 0x64
 80063d8:	6809      	ldr	r1, [r1, #0]
 80063da:	0109      	lsls	r1, r1, #4
 80063dc:	4401      	add	r1, r0
 80063de:	3950      	subs	r1, #80	; 0x50
 80063e0:	e9c1 2300 	strd	r2, r3, [r1]
    temp_im = rt_hypotd_snf(temp_im, temp_re);
 80063e4:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80063e8:	f103 0340 	add.w	r3, r3, #64	; 0x40
 80063ec:	edd3 0a00 	vldr	s1, [r3]
 80063f0:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80063f4:	f103 0344 	add.w	r3, r3, #68	; 0x44
 80063f8:	ed93 0a00 	vldr	s0, [r3]
 80063fc:	f7fe ffa4 	bl	8005348 <rt_hypotd_snf>
 8006400:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006404:	f103 0344 	add.w	r3, r3, #68	; 0x44
 8006408:	ed83 0a00 	vstr	s0, [r3]
    z[i] = temp_im;
 800640c:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8006410:	461a      	mov	r2, r3
 8006412:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006416:	f103 0364 	add.w	r3, r3, #100	; 0x64
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	4413      	add	r3, r2
 8006420:	3b80      	subs	r3, #128	; 0x80
 8006422:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8006426:	f102 0244 	add.w	r2, r2, #68	; 0x44
 800642a:	6812      	ldr	r2, [r2, #0]
 800642c:	601a      	str	r2, [r3, #0]
    if (temp_im > m) {
 800642e:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006432:	f103 0344 	add.w	r3, r3, #68	; 0x44
 8006436:	ed93 7a00 	vldr	s14, [r3]
 800643a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800643e:	f103 0374 	add.w	r3, r3, #116	; 0x74
 8006442:	edd3 7a00 	vldr	s15, [r3]
 8006446:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800644a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800644e:	dd1c      	ble.n	800648a <maxEnvHilbert+0xfba>
      m = temp_im;
 8006450:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006454:	f103 0344 	add.w	r3, r3, #68	; 0x44
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800645e:	f102 0274 	add.w	r2, r2, #116	; 0x74
 8006462:	6013      	str	r3, [r2, #0]
      mx = (float)i + 1.0;
 8006464:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006468:	f103 0364 	add.w	r3, r3, #100	; 0x64
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	ee07 3a90 	vmov	s15, r3
 8006472:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006476:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800647a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800647e:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006482:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8006486:	edc3 7a00 	vstr	s15, [r3]
  for (i = 0; i < 1024; i++) {
 800648a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800648e:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	3301      	adds	r3, #1
 8006496:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800649a:	f102 0264 	add.w	r2, r2, #100	; 0x64
 800649e:	6013      	str	r3, [r2, #0]
 80064a0:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80064a4:	f103 0364 	add.w	r3, r3, #100	; 0x64
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80064ae:	f6ff af29 	blt.w	8006304 <maxEnvHilbert+0xe34>
    }
  }
  n[28] = mx + 5.0;
 80064b2:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80064b6:	f103 0370 	add.w	r3, r3, #112	; 0x70
 80064ba:	edd3 7a00 	vldr	s15, [r3]
 80064be:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80064c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80064c6:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 80064ca:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80064ce:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
  n[0] = mx - 4.0;
 80064d2:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80064d6:	f103 0370 	add.w	r3, r3, #112	; 0x70
 80064da:	edd3 7a00 	vldr	s15, [r3]
 80064de:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80064e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80064e6:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 80064ea:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80064ee:	edc3 7a00 	vstr	s15, [r3]
  iy = (int)(((float)mx + 5.0F) - ((float)mx - 4.0F));
 80064f2:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80064f6:	f103 0370 	add.w	r3, r3, #112	; 0x70
 80064fa:	edd3 7a00 	vldr	s15, [r3]
 80064fe:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8006502:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006506:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800650a:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800650e:	edd3 7a00 	vldr	s15, [r3]
 8006512:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8006516:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800651a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800651e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006522:	ee17 3a90 	vmov	r3, s15
 8006526:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800652a:	f102 025c 	add.w	r2, r2, #92	; 0x5c
 800652e:	6013      	str	r3, [r2, #0]
  temp_im = (float)iy / 28.0;
 8006530:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006534:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	ee07 3a90 	vmov	s15, r3
 800653e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006542:	eef3 6a0c 	vmov.f32	s13, #60	; 0x41e00000  28.0
 8006546:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800654a:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800654e:	f103 0344 	add.w	r3, r3, #68	; 0x44
 8006552:	edc3 7a00 	vstr	s15, [r3]
  for (b_k = 0; b_k < 27; b_k++) {
 8006556:	2300      	movs	r3, #0
 8006558:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800655c:	f102 0268 	add.w	r2, r2, #104	; 0x68
 8006560:	6013      	str	r3, [r2, #0]
 8006562:	e057      	b.n	8006614 <maxEnvHilbert+0x1144>
    n[b_k + 1] = (mx - 4.0) + ((float)b_k + 1.0) * temp_im;
 8006564:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006568:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800656c:	6818      	ldr	r0, [r3, #0]
 800656e:	f7fa f813 	bl	8000598 <__aeabi_f2d>
 8006572:	f04f 0200 	mov.w	r2, #0
 8006576:	4b45      	ldr	r3, [pc, #276]	; (800668c <maxEnvHilbert+0x11bc>)
 8006578:	f7f9 feae 	bl	80002d8 <__aeabi_dsub>
 800657c:	4602      	mov	r2, r0
 800657e:	460b      	mov	r3, r1
 8006580:	4614      	mov	r4, r2
 8006582:	461d      	mov	r5, r3
 8006584:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006588:	f103 0368 	add.w	r3, r3, #104	; 0x68
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	ee07 3a90 	vmov	s15, r3
 8006592:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006596:	ee17 0a90 	vmov	r0, s15
 800659a:	f7f9 fffd 	bl	8000598 <__aeabi_f2d>
 800659e:	f04f 0200 	mov.w	r2, #0
 80065a2:	4b3b      	ldr	r3, [pc, #236]	; (8006690 <maxEnvHilbert+0x11c0>)
 80065a4:	f7f9 fe9a 	bl	80002dc <__adddf3>
 80065a8:	4602      	mov	r2, r0
 80065aa:	460b      	mov	r3, r1
 80065ac:	4690      	mov	r8, r2
 80065ae:	4699      	mov	r9, r3
 80065b0:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80065b4:	f103 0344 	add.w	r3, r3, #68	; 0x44
 80065b8:	6818      	ldr	r0, [r3, #0]
 80065ba:	f7f9 ffed 	bl	8000598 <__aeabi_f2d>
 80065be:	4602      	mov	r2, r0
 80065c0:	460b      	mov	r3, r1
 80065c2:	4640      	mov	r0, r8
 80065c4:	4649      	mov	r1, r9
 80065c6:	f7fa f83f 	bl	8000648 <__aeabi_dmul>
 80065ca:	4602      	mov	r2, r0
 80065cc:	460b      	mov	r3, r1
 80065ce:	4620      	mov	r0, r4
 80065d0:	4629      	mov	r1, r5
 80065d2:	f7f9 fe83 	bl	80002dc <__adddf3>
 80065d6:	4602      	mov	r2, r0
 80065d8:	460b      	mov	r3, r1
 80065da:	4610      	mov	r0, r2
 80065dc:	4619      	mov	r1, r3
 80065de:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80065e2:	f103 0368 	add.w	r3, r3, #104	; 0x68
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	1c5c      	adds	r4, r3, #1
 80065ea:	f7fa fb05 	bl	8000bf8 <__aeabi_d2f>
 80065ee:	4601      	mov	r1, r0
 80065f0:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 80065f4:	f5a3 72b4 	sub.w	r2, r3, #360	; 0x168
 80065f8:	00a3      	lsls	r3, r4, #2
 80065fa:	4413      	add	r3, r2
 80065fc:	6019      	str	r1, [r3, #0]
  for (b_k = 0; b_k < 27; b_k++) {
 80065fe:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006602:	f103 0368 	add.w	r3, r3, #104	; 0x68
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	3301      	adds	r3, #1
 800660a:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800660e:	f102 0268 	add.w	r2, r2, #104	; 0x68
 8006612:	6013      	str	r3, [r2, #0]
 8006614:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006618:	f103 0368 	add.w	r3, r3, #104	; 0x68
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	2b1a      	cmp	r3, #26
 8006620:	dda0      	ble.n	8006564 <maxEnvHilbert+0x1094>
  }
  if (mx + 5.0 < mx - 4.0) {
 8006622:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006626:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800662a:	6818      	ldr	r0, [r3, #0]
 800662c:	f7f9 ffb4 	bl	8000598 <__aeabi_f2d>
 8006630:	f04f 0200 	mov.w	r2, #0
 8006634:	4b17      	ldr	r3, [pc, #92]	; (8006694 <maxEnvHilbert+0x11c4>)
 8006636:	f7f9 fe51 	bl	80002dc <__adddf3>
 800663a:	4602      	mov	r2, r0
 800663c:	460b      	mov	r3, r1
 800663e:	4614      	mov	r4, r2
 8006640:	461d      	mov	r5, r3
 8006642:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006646:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800664a:	6818      	ldr	r0, [r3, #0]
 800664c:	f7f9 ffa4 	bl	8000598 <__aeabi_f2d>
 8006650:	f04f 0200 	mov.w	r2, #0
 8006654:	4b0d      	ldr	r3, [pc, #52]	; (800668c <maxEnvHilbert+0x11bc>)
 8006656:	f7f9 fe3f 	bl	80002d8 <__aeabi_dsub>
 800665a:	4602      	mov	r2, r0
 800665c:	460b      	mov	r3, r1
 800665e:	4620      	mov	r0, r4
 8006660:	4629      	mov	r1, r5
 8006662:	f7fa fa63 	bl	8000b2c <__aeabi_dcmplt>
 8006666:	4603      	mov	r3, r0
 8006668:	2b00      	cmp	r3, #0
 800666a:	d015      	beq.n	8006698 <maxEnvHilbert+0x11c8>
    y_size[0] = 1;
 800666c:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8006670:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8006674:	2201      	movs	r2, #1
 8006676:	601a      	str	r2, [r3, #0]
    y_size[1] = 0;
 8006678:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 800667c:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8006680:	2200      	movs	r2, #0
 8006682:	605a      	str	r2, [r3, #4]
 8006684:	e06f      	b.n	8006766 <maxEnvHilbert+0x1296>
 8006686:	bf00      	nop
 8006688:	3f500000 	.word	0x3f500000
 800668c:	40100000 	.word	0x40100000
 8006690:	3ff00000 	.word	0x3ff00000
 8006694:	40140000 	.word	0x40140000
  } else {
    y_size[0] = 1;
 8006698:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 800669c:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80066a0:	2201      	movs	r2, #1
 80066a2:	601a      	str	r2, [r3, #0]
    y_size[1] = iy + 1;
 80066a4:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80066a8:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	1c5a      	adds	r2, r3, #1
 80066b0:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 80066b4:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80066b8:	605a      	str	r2, [r3, #4]
    for (iheight = 0; iheight <= iy; iheight++) {
 80066ba:	2300      	movs	r3, #0
 80066bc:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 80066c0:	f102 0260 	add.w	r2, r2, #96	; 0x60
 80066c4:	6013      	str	r3, [r2, #0]
 80066c6:	e042      	b.n	800674e <maxEnvHilbert+0x127e>
      y_data[iheight] = (mx - 4.0) + (float)iheight;
 80066c8:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80066cc:	f103 0370 	add.w	r3, r3, #112	; 0x70
 80066d0:	6818      	ldr	r0, [r3, #0]
 80066d2:	f7f9 ff61 	bl	8000598 <__aeabi_f2d>
 80066d6:	f04f 0200 	mov.w	r2, #0
 80066da:	4b7d      	ldr	r3, [pc, #500]	; (80068d0 <maxEnvHilbert+0x1400>)
 80066dc:	f7f9 fdfc 	bl	80002d8 <__aeabi_dsub>
 80066e0:	4602      	mov	r2, r0
 80066e2:	460b      	mov	r3, r1
 80066e4:	4614      	mov	r4, r2
 80066e6:	461d      	mov	r5, r3
 80066e8:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80066ec:	f103 0360 	add.w	r3, r3, #96	; 0x60
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	ee07 3a90 	vmov	s15, r3
 80066f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80066fa:	ee17 0a90 	vmov	r0, s15
 80066fe:	f7f9 ff4b 	bl	8000598 <__aeabi_f2d>
 8006702:	4602      	mov	r2, r0
 8006704:	460b      	mov	r3, r1
 8006706:	4620      	mov	r0, r4
 8006708:	4629      	mov	r1, r5
 800670a:	f7f9 fde7 	bl	80002dc <__adddf3>
 800670e:	4602      	mov	r2, r0
 8006710:	460b      	mov	r3, r1
 8006712:	4610      	mov	r0, r2
 8006714:	4619      	mov	r1, r3
 8006716:	f7fa fa6f 	bl	8000bf8 <__aeabi_d2f>
 800671a:	4602      	mov	r2, r0
 800671c:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 8006720:	f103 0318 	add.w	r3, r3, #24
 8006724:	4619      	mov	r1, r3
 8006726:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800672a:	f103 0360 	add.w	r3, r3, #96	; 0x60
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	009b      	lsls	r3, r3, #2
 8006732:	440b      	add	r3, r1
 8006734:	3b80      	subs	r3, #128	; 0x80
 8006736:	601a      	str	r2, [r3, #0]
    for (iheight = 0; iheight <= iy; iheight++) {
 8006738:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800673c:	f103 0360 	add.w	r3, r3, #96	; 0x60
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	3301      	adds	r3, #1
 8006744:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8006748:	f102 0260 	add.w	r2, r2, #96	; 0x60
 800674c:	6013      	str	r3, [r2, #0]
 800674e:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006752:	f103 0360 	add.w	r3, r3, #96	; 0x60
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800675c:	f103 035c 	add.w	r3, r3, #92	; 0x5c
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	429a      	cmp	r2, r3
 8006764:	ddb0      	ble.n	80066c8 <maxEnvHilbert+0x11f8>
    }
  }
  spline(y_data, y_size, &z[(int)mx + -5], n, D);
 8006766:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800676a:	f103 0370 	add.w	r3, r3, #112	; 0x70
 800676e:	edd3 7a00 	vldr	s15, [r3]
 8006772:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006776:	ee17 3a90 	vmov	r3, s15
 800677a:	1f5a      	subs	r2, r3, #5
 800677c:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 8006780:	3b80      	subs	r3, #128	; 0x80
 8006782:	0092      	lsls	r2, r2, #2
 8006784:	189c      	adds	r4, r3, r2
 8006786:	f107 0278 	add.w	r2, r7, #120	; 0x78
 800678a:	3a68      	subs	r2, #104	; 0x68
 800678c:	f107 0178 	add.w	r1, r7, #120	; 0x78
 8006790:	3970      	subs	r1, #112	; 0x70
 8006792:	f507 508b 	add.w	r0, r7, #4448	; 0x1160
 8006796:	f100 0018 	add.w	r0, r0, #24
 800679a:	3880      	subs	r0, #128	; 0x80
 800679c:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 80067a0:	3bf4      	subs	r3, #244	; 0xf4
 80067a2:	9300      	str	r3, [sp, #0]
 80067a4:	4613      	mov	r3, r2
 80067a6:	4622      	mov	r2, r4
 80067a8:	f000 fd56 	bl	8007258 <spline>
  for (i = 0; i < 29; i++) {
 80067ac:	2300      	movs	r3, #0
 80067ae:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 80067b2:	f102 0264 	add.w	r2, r2, #100	; 0x64
 80067b6:	6013      	str	r3, [r2, #0]
 80067b8:	e041      	b.n	800683e <maxEnvHilbert+0x136e>
    temp_im = D[i];
 80067ba:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 80067be:	461a      	mov	r2, r3
 80067c0:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80067c4:	f103 0364 	add.w	r3, r3, #100	; 0x64
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	009b      	lsls	r3, r3, #2
 80067cc:	4413      	add	r3, r2
 80067ce:	3bf4      	subs	r3, #244	; 0xf4
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 80067d6:	f102 0244 	add.w	r2, r2, #68	; 0x44
 80067da:	6013      	str	r3, [r2, #0]
    if (temp_im > mx2) {
 80067dc:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80067e0:	f103 0344 	add.w	r3, r3, #68	; 0x44
 80067e4:	ed93 7a00 	vldr	s14, [r3]
 80067e8:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 80067ec:	f103 036c 	add.w	r3, r3, #108	; 0x6c
 80067f0:	edd3 7a00 	vldr	s15, [r3]
 80067f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80067f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067fc:	dd14      	ble.n	8006828 <maxEnvHilbert+0x1358>
      mx2 = temp_im;
 80067fe:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006802:	f103 0344 	add.w	r3, r3, #68	; 0x44
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 800680c:	f102 026c 	add.w	r2, r2, #108	; 0x6c
 8006810:	6013      	str	r3, [r2, #0]
      k = i + 1;
 8006812:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006816:	f103 0364 	add.w	r3, r3, #100	; 0x64
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	3301      	adds	r3, #1
 800681e:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8006822:	f102 0250 	add.w	r2, r2, #80	; 0x50
 8006826:	6013      	str	r3, [r2, #0]
  for (i = 0; i < 29; i++) {
 8006828:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 800682c:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	3301      	adds	r3, #1
 8006834:	f507 4221 	add.w	r2, r7, #41216	; 0xa100
 8006838:	f102 0264 	add.w	r2, r2, #100	; 0x64
 800683c:	6013      	str	r3, [r2, #0]
 800683e:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006842:	f103 0364 	add.w	r3, r3, #100	; 0x64
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2b1c      	cmp	r3, #28
 800684a:	ddb6      	ble.n	80067ba <maxEnvHilbert+0x12ea>
    }
  }
  return (mx - 4.0) + ((float)k - 1.0) / 3.0;
 800684c:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006850:	f103 0370 	add.w	r3, r3, #112	; 0x70
 8006854:	6818      	ldr	r0, [r3, #0]
 8006856:	f7f9 fe9f 	bl	8000598 <__aeabi_f2d>
 800685a:	f04f 0200 	mov.w	r2, #0
 800685e:	4b1c      	ldr	r3, [pc, #112]	; (80068d0 <maxEnvHilbert+0x1400>)
 8006860:	f7f9 fd3a 	bl	80002d8 <__aeabi_dsub>
 8006864:	4602      	mov	r2, r0
 8006866:	460b      	mov	r3, r1
 8006868:	4614      	mov	r4, r2
 800686a:	461d      	mov	r5, r3
 800686c:	f507 4321 	add.w	r3, r7, #41216	; 0xa100
 8006870:	f103 0350 	add.w	r3, r3, #80	; 0x50
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	ee07 3a90 	vmov	s15, r3
 800687a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800687e:	ee17 0a90 	vmov	r0, s15
 8006882:	f7f9 fe89 	bl	8000598 <__aeabi_f2d>
 8006886:	f04f 0200 	mov.w	r2, #0
 800688a:	4b12      	ldr	r3, [pc, #72]	; (80068d4 <maxEnvHilbert+0x1404>)
 800688c:	f7f9 fd24 	bl	80002d8 <__aeabi_dsub>
 8006890:	4602      	mov	r2, r0
 8006892:	460b      	mov	r3, r1
 8006894:	4610      	mov	r0, r2
 8006896:	4619      	mov	r1, r3
 8006898:	f04f 0200 	mov.w	r2, #0
 800689c:	4b0e      	ldr	r3, [pc, #56]	; (80068d8 <maxEnvHilbert+0x1408>)
 800689e:	f7f9 fffd 	bl	800089c <__aeabi_ddiv>
 80068a2:	4602      	mov	r2, r0
 80068a4:	460b      	mov	r3, r1
 80068a6:	4620      	mov	r0, r4
 80068a8:	4629      	mov	r1, r5
 80068aa:	f7f9 fd17 	bl	80002dc <__adddf3>
 80068ae:	4602      	mov	r2, r0
 80068b0:	460b      	mov	r3, r1
 80068b2:	4610      	mov	r0, r2
 80068b4:	4619      	mov	r1, r3
 80068b6:	f7fa f99f 	bl	8000bf8 <__aeabi_d2f>
 80068ba:	4603      	mov	r3, r0
 80068bc:	ee07 3a90 	vmov	s15, r3
}
 80068c0:	eeb0 0a67 	vmov.f32	s0, s15
 80068c4:	f507 4721 	add.w	r7, r7, #41216	; 0xa100
 80068c8:	3778      	adds	r7, #120	; 0x78
 80068ca:	46bd      	mov	sp, r7
 80068cc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80068d0:	40100000 	.word	0x40100000
 80068d4:	3ff00000 	.word	0x3ff00000
 80068d8:	40080000 	.word	0x40080000

080068dc <rtIsNaN>:
 * Function: rtIsNaN ==================================================
 *  Abstract:
 *  Test if value is not a number
 */
boolean_T rtIsNaN(real_T value)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b082      	sub	sp, #8
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	ed87 0b00 	vstr	d0, [r7]
  return (isnan(value) != 0U);
 80068e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80068ee:	f7fa f945 	bl	8000b7c <__aeabi_dcmpun>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d001      	beq.n	80068fc <rtIsNaN+0x20>
 80068f8:	2301      	movs	r3, #1
 80068fa:	e000      	b.n	80068fe <rtIsNaN+0x22>
 80068fc:	2300      	movs	r3, #0
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3708      	adds	r7, #8
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
	...

08006908 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8006908:	b590      	push	{r4, r7, lr}
 800690a:	b085      	sub	sp, #20
 800690c:	af00      	add	r7, sp, #0
 800690e:	4604      	mov	r4, r0
 8006910:	4608      	mov	r0, r1
 8006912:	4611      	mov	r1, r2
 8006914:	461a      	mov	r2, r3
 8006916:	4623      	mov	r3, r4
 8006918:	71fb      	strb	r3, [r7, #7]
 800691a:	4603      	mov	r3, r0
 800691c:	71bb      	strb	r3, [r7, #6]
 800691e:	460b      	mov	r3, r1
 8006920:	80bb      	strh	r3, [r7, #4]
 8006922:	4613      	mov	r3, r2
 8006924:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8006926:	79fb      	ldrb	r3, [r7, #7]
 8006928:	2b08      	cmp	r3, #8
 800692a:	d902      	bls.n	8006932 <socket+0x2a>
 800692c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006930:	e0f2      	b.n	8006b18 <socket+0x210>
	switch(protocol)
 8006932:	79bb      	ldrb	r3, [r7, #6]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d005      	beq.n	8006944 <socket+0x3c>
 8006938:	2b00      	cmp	r3, #0
 800693a:	dd11      	ble.n	8006960 <socket+0x58>
 800693c:	3b02      	subs	r3, #2
 800693e:	2b02      	cmp	r3, #2
 8006940:	d80e      	bhi.n	8006960 <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8006942:	e011      	b.n	8006968 <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8006944:	f107 030c 	add.w	r3, r7, #12
 8006948:	2204      	movs	r2, #4
 800694a:	4619      	mov	r1, r3
 800694c:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8006950:	f002 fc70 	bl	8009234 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d105      	bne.n	8006966 <socket+0x5e>
 800695a:	f06f 0302 	mvn.w	r3, #2
 800695e:	e0db      	b.n	8006b18 <socket+0x210>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8006960:	f06f 0304 	mvn.w	r3, #4
 8006964:	e0d8      	b.n	8006b18 <socket+0x210>
	    break;
 8006966:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8006968:	78fb      	ldrb	r3, [r7, #3]
 800696a:	f003 0304 	and.w	r3, r3, #4
 800696e:	2b00      	cmp	r3, #0
 8006970:	d002      	beq.n	8006978 <socket+0x70>
 8006972:	f06f 0305 	mvn.w	r3, #5
 8006976:	e0cf      	b.n	8006b18 <socket+0x210>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8006978:	78fb      	ldrb	r3, [r7, #3]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d025      	beq.n	80069ca <socket+0xc2>
	{
   	switch(protocol)
 800697e:	79bb      	ldrb	r3, [r7, #6]
 8006980:	2b01      	cmp	r3, #1
 8006982:	d002      	beq.n	800698a <socket+0x82>
 8006984:	2b02      	cmp	r3, #2
 8006986:	d008      	beq.n	800699a <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8006988:	e024      	b.n	80069d4 <socket+0xcc>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 800698a:	78fb      	ldrb	r3, [r7, #3]
 800698c:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8006990:	2b00      	cmp	r3, #0
 8006992:	d11c      	bne.n	80069ce <socket+0xc6>
 8006994:	f06f 0305 	mvn.w	r3, #5
 8006998:	e0be      	b.n	8006b18 <socket+0x210>
   	      if(flag & SF_IGMP_VER2)
 800699a:	78fb      	ldrb	r3, [r7, #3]
 800699c:	f003 0320 	and.w	r3, r3, #32
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d006      	beq.n	80069b2 <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 80069a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	db02      	blt.n	80069b2 <socket+0xaa>
 80069ac:	f06f 0305 	mvn.w	r3, #5
 80069b0:	e0b2      	b.n	8006b18 <socket+0x210>
      	      if(flag & SF_UNI_BLOCK)
 80069b2:	78fb      	ldrb	r3, [r7, #3]
 80069b4:	f003 0310 	and.w	r3, r3, #16
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d00a      	beq.n	80069d2 <socket+0xca>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 80069bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	db06      	blt.n	80069d2 <socket+0xca>
 80069c4:	f06f 0305 	mvn.w	r3, #5
 80069c8:	e0a6      	b.n	8006b18 <socket+0x210>
   	}
   }
 80069ca:	bf00      	nop
 80069cc:	e002      	b.n	80069d4 <socket+0xcc>
   	      break;
 80069ce:	bf00      	nop
 80069d0:	e000      	b.n	80069d4 <socket+0xcc>
   	      break;
 80069d2:	bf00      	nop
	close(sn);
 80069d4:	79fb      	ldrb	r3, [r7, #7]
 80069d6:	4618      	mov	r0, r3
 80069d8:	f000 f8ac 	bl	8006b34 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 80069dc:	79fb      	ldrb	r3, [r7, #7]
 80069de:	009b      	lsls	r3, r3, #2
 80069e0:	3301      	adds	r3, #1
 80069e2:	00db      	lsls	r3, r3, #3
 80069e4:	4618      	mov	r0, r3
 80069e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80069ea:	f023 030f 	bic.w	r3, r3, #15
 80069ee:	b25a      	sxtb	r2, r3
 80069f0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	b25b      	sxtb	r3, r3
 80069f8:	b2db      	uxtb	r3, r3
 80069fa:	4619      	mov	r1, r3
 80069fc:	f002 fbcc 	bl	8009198 <WIZCHIP_WRITE>
    #endif
	if(!port)
 8006a00:	88bb      	ldrh	r3, [r7, #4]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d110      	bne.n	8006a28 <socket+0x120>
	{
	   port = sock_any_port++;
 8006a06:	4b46      	ldr	r3, [pc, #280]	; (8006b20 <socket+0x218>)
 8006a08:	881b      	ldrh	r3, [r3, #0]
 8006a0a:	1c5a      	adds	r2, r3, #1
 8006a0c:	b291      	uxth	r1, r2
 8006a0e:	4a44      	ldr	r2, [pc, #272]	; (8006b20 <socket+0x218>)
 8006a10:	8011      	strh	r1, [r2, #0]
 8006a12:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8006a14:	4b42      	ldr	r3, [pc, #264]	; (8006b20 <socket+0x218>)
 8006a16:	881b      	ldrh	r3, [r3, #0]
 8006a18:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d103      	bne.n	8006a28 <socket+0x120>
 8006a20:	4b3f      	ldr	r3, [pc, #252]	; (8006b20 <socket+0x218>)
 8006a22:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8006a26:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8006a28:	79fb      	ldrb	r3, [r7, #7]
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	3301      	adds	r3, #1
 8006a2e:	00db      	lsls	r3, r3, #3
 8006a30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a34:	461a      	mov	r2, r3
 8006a36:	88bb      	ldrh	r3, [r7, #4]
 8006a38:	0a1b      	lsrs	r3, r3, #8
 8006a3a:	b29b      	uxth	r3, r3
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	4619      	mov	r1, r3
 8006a40:	4610      	mov	r0, r2
 8006a42:	f002 fba9 	bl	8009198 <WIZCHIP_WRITE>
 8006a46:	79fb      	ldrb	r3, [r7, #7]
 8006a48:	009b      	lsls	r3, r3, #2
 8006a4a:	3301      	adds	r3, #1
 8006a4c:	00db      	lsls	r3, r3, #3
 8006a4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a52:	461a      	mov	r2, r3
 8006a54:	88bb      	ldrh	r3, [r7, #4]
 8006a56:	b2db      	uxtb	r3, r3
 8006a58:	4619      	mov	r1, r3
 8006a5a:	4610      	mov	r0, r2
 8006a5c:	f002 fb9c 	bl	8009198 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8006a60:	79fb      	ldrb	r3, [r7, #7]
 8006a62:	009b      	lsls	r3, r3, #2
 8006a64:	3301      	adds	r3, #1
 8006a66:	00db      	lsls	r3, r3, #3
 8006a68:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006a6c:	2101      	movs	r1, #1
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f002 fb92 	bl	8009198 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8006a74:	bf00      	nop
 8006a76:	79fb      	ldrb	r3, [r7, #7]
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	3301      	adds	r3, #1
 8006a7c:	00db      	lsls	r3, r3, #3
 8006a7e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006a82:	4618      	mov	r0, r3
 8006a84:	f002 fb3c 	bl	8009100 <WIZCHIP_READ>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d1f3      	bne.n	8006a76 <socket+0x16e>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8006a8e:	79fb      	ldrb	r3, [r7, #7]
 8006a90:	2201      	movs	r2, #1
 8006a92:	fa02 f303 	lsl.w	r3, r2, r3
 8006a96:	b21b      	sxth	r3, r3
 8006a98:	43db      	mvns	r3, r3
 8006a9a:	b21a      	sxth	r2, r3
 8006a9c:	4b21      	ldr	r3, [pc, #132]	; (8006b24 <socket+0x21c>)
 8006a9e:	881b      	ldrh	r3, [r3, #0]
 8006aa0:	b21b      	sxth	r3, r3
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	b21b      	sxth	r3, r3
 8006aa6:	b29a      	uxth	r2, r3
 8006aa8:	4b1e      	ldr	r3, [pc, #120]	; (8006b24 <socket+0x21c>)
 8006aaa:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8006aac:	78fb      	ldrb	r3, [r7, #3]
 8006aae:	f003 0201 	and.w	r2, r3, #1
 8006ab2:	79fb      	ldrb	r3, [r7, #7]
 8006ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab8:	b21a      	sxth	r2, r3
 8006aba:	4b1a      	ldr	r3, [pc, #104]	; (8006b24 <socket+0x21c>)
 8006abc:	881b      	ldrh	r3, [r3, #0]
 8006abe:	b21b      	sxth	r3, r3
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	b21b      	sxth	r3, r3
 8006ac4:	b29a      	uxth	r2, r3
 8006ac6:	4b17      	ldr	r3, [pc, #92]	; (8006b24 <socket+0x21c>)
 8006ac8:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8006aca:	79fb      	ldrb	r3, [r7, #7]
 8006acc:	2201      	movs	r2, #1
 8006ace:	fa02 f303 	lsl.w	r3, r2, r3
 8006ad2:	b21b      	sxth	r3, r3
 8006ad4:	43db      	mvns	r3, r3
 8006ad6:	b21a      	sxth	r2, r3
 8006ad8:	4b13      	ldr	r3, [pc, #76]	; (8006b28 <socket+0x220>)
 8006ada:	881b      	ldrh	r3, [r3, #0]
 8006adc:	b21b      	sxth	r3, r3
 8006ade:	4013      	ands	r3, r2
 8006ae0:	b21b      	sxth	r3, r3
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	4b10      	ldr	r3, [pc, #64]	; (8006b28 <socket+0x220>)
 8006ae6:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8006ae8:	79fb      	ldrb	r3, [r7, #7]
 8006aea:	4a10      	ldr	r2, [pc, #64]	; (8006b2c <socket+0x224>)
 8006aec:	2100      	movs	r1, #0
 8006aee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8006af2:	79fb      	ldrb	r3, [r7, #7]
 8006af4:	4a0e      	ldr	r2, [pc, #56]	; (8006b30 <socket+0x228>)
 8006af6:	2100      	movs	r1, #0
 8006af8:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8006afa:	bf00      	nop
 8006afc:	79fb      	ldrb	r3, [r7, #7]
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	3301      	adds	r3, #1
 8006b02:	00db      	lsls	r3, r3, #3
 8006b04:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f002 faf9 	bl	8009100 <WIZCHIP_READ>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d0f3      	beq.n	8006afc <socket+0x1f4>
   return (int8_t)sn;
 8006b14:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8006b18:	4618      	mov	r0, r3
 8006b1a:	3714      	adds	r7, #20
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd90      	pop	{r4, r7, pc}
 8006b20:	20000378 	.word	0x20000378
 8006b24:	20000fbc 	.word	0x20000fbc
 8006b28:	20000fbe 	.word	0x20000fbe
 8006b2c:	20000fc0 	.word	0x20000fc0
 8006b30:	20000fd0 	.word	0x20000fd0

08006b34 <close>:

int8_t close(uint8_t sn)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b082      	sub	sp, #8
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8006b3e:	79fb      	ldrb	r3, [r7, #7]
 8006b40:	2b08      	cmp	r3, #8
 8006b42:	d902      	bls.n	8006b4a <close+0x16>
 8006b44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006b48:	e055      	b.n	8006bf6 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8006b4a:	79fb      	ldrb	r3, [r7, #7]
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	3301      	adds	r3, #1
 8006b50:	00db      	lsls	r3, r3, #3
 8006b52:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006b56:	2110      	movs	r1, #16
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f002 fb1d 	bl	8009198 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8006b5e:	bf00      	nop
 8006b60:	79fb      	ldrb	r3, [r7, #7]
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	3301      	adds	r3, #1
 8006b66:	00db      	lsls	r3, r3, #3
 8006b68:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	f002 fac7 	bl	8009100 <WIZCHIP_READ>
 8006b72:	4603      	mov	r3, r0
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d1f3      	bne.n	8006b60 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8006b78:	79fb      	ldrb	r3, [r7, #7]
 8006b7a:	009b      	lsls	r3, r3, #2
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	00db      	lsls	r3, r3, #3
 8006b80:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006b84:	211f      	movs	r1, #31
 8006b86:	4618      	mov	r0, r3
 8006b88:	f002 fb06 	bl	8009198 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8006b8c:	79fb      	ldrb	r3, [r7, #7]
 8006b8e:	2201      	movs	r2, #1
 8006b90:	fa02 f303 	lsl.w	r3, r2, r3
 8006b94:	b21b      	sxth	r3, r3
 8006b96:	43db      	mvns	r3, r3
 8006b98:	b21a      	sxth	r2, r3
 8006b9a:	4b19      	ldr	r3, [pc, #100]	; (8006c00 <close+0xcc>)
 8006b9c:	881b      	ldrh	r3, [r3, #0]
 8006b9e:	b21b      	sxth	r3, r3
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	b21b      	sxth	r3, r3
 8006ba4:	b29a      	uxth	r2, r3
 8006ba6:	4b16      	ldr	r3, [pc, #88]	; (8006c00 <close+0xcc>)
 8006ba8:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8006baa:	79fb      	ldrb	r3, [r7, #7]
 8006bac:	2201      	movs	r2, #1
 8006bae:	fa02 f303 	lsl.w	r3, r2, r3
 8006bb2:	b21b      	sxth	r3, r3
 8006bb4:	43db      	mvns	r3, r3
 8006bb6:	b21a      	sxth	r2, r3
 8006bb8:	4b12      	ldr	r3, [pc, #72]	; (8006c04 <close+0xd0>)
 8006bba:	881b      	ldrh	r3, [r3, #0]
 8006bbc:	b21b      	sxth	r3, r3
 8006bbe:	4013      	ands	r3, r2
 8006bc0:	b21b      	sxth	r3, r3
 8006bc2:	b29a      	uxth	r2, r3
 8006bc4:	4b0f      	ldr	r3, [pc, #60]	; (8006c04 <close+0xd0>)
 8006bc6:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8006bc8:	79fb      	ldrb	r3, [r7, #7]
 8006bca:	4a0f      	ldr	r2, [pc, #60]	; (8006c08 <close+0xd4>)
 8006bcc:	2100      	movs	r1, #0
 8006bce:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8006bd2:	79fb      	ldrb	r3, [r7, #7]
 8006bd4:	4a0d      	ldr	r2, [pc, #52]	; (8006c0c <close+0xd8>)
 8006bd6:	2100      	movs	r1, #0
 8006bd8:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8006bda:	bf00      	nop
 8006bdc:	79fb      	ldrb	r3, [r7, #7]
 8006bde:	009b      	lsls	r3, r3, #2
 8006be0:	3301      	adds	r3, #1
 8006be2:	00db      	lsls	r3, r3, #3
 8006be4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8006be8:	4618      	mov	r0, r3
 8006bea:	f002 fa89 	bl	8009100 <WIZCHIP_READ>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d1f3      	bne.n	8006bdc <close+0xa8>
	return SOCK_OK;
 8006bf4:	2301      	movs	r3, #1
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3708      	adds	r7, #8
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
 8006bfe:	bf00      	nop
 8006c00:	20000fbc 	.word	0x20000fbc
 8006c04:	20000fbe 	.word	0x20000fbe
 8006c08:	20000fc0 	.word	0x20000fc0
 8006c0c:	20000fd0 	.word	0x20000fd0

08006c10 <sendto>:
   //return len;
   return (int32_t)len;
}

int32_t sendto(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b086      	sub	sp, #24
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60b9      	str	r1, [r7, #8]
 8006c18:	607b      	str	r3, [r7, #4]
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	73fb      	strb	r3, [r7, #15]
 8006c1e:	4613      	mov	r3, r2
 8006c20:	81bb      	strh	r3, [r7, #12]
   uint8_t tmp = 0;
 8006c22:	2300      	movs	r3, #0
 8006c24:	75fb      	strb	r3, [r7, #23]
   uint16_t freesize = 0;
 8006c26:	2300      	movs	r3, #0
 8006c28:	82bb      	strh	r3, [r7, #20]
   uint32_t taddr;

   CHECK_SOCKNUM();
 8006c2a:	7bfb      	ldrb	r3, [r7, #15]
 8006c2c:	2b08      	cmp	r3, #8
 8006c2e:	d902      	bls.n	8006c36 <sendto+0x26>
 8006c30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006c34:	e11b      	b.n	8006e6e <sendto+0x25e>
   switch(getSn_MR(sn) & 0x0F)
 8006c36:	7bfb      	ldrb	r3, [r7, #15]
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	3301      	adds	r3, #1
 8006c3c:	00db      	lsls	r3, r3, #3
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f002 fa5e 	bl	8009100 <WIZCHIP_READ>
 8006c44:	4603      	mov	r3, r0
 8006c46:	f003 030f 	and.w	r3, r3, #15
 8006c4a:	3b02      	subs	r3, #2
 8006c4c:	2b02      	cmp	r3, #2
 8006c4e:	d902      	bls.n	8006c56 <sendto+0x46>
//   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_IPRAW:
         break;
//   #endif
      default:
         return SOCKERR_SOCKMODE;
 8006c50:	f06f 0304 	mvn.w	r3, #4
 8006c54:	e10b      	b.n	8006e6e <sendto+0x25e>
         break;
 8006c56:	bf00      	nop
   }
   CHECK_SOCKDATA();
 8006c58:	89bb      	ldrh	r3, [r7, #12]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d102      	bne.n	8006c64 <sendto+0x54>
 8006c5e:	f06f 030d 	mvn.w	r3, #13
 8006c62:	e104      	b.n	8006e6e <sendto+0x25e>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   //{
      //uint32_t taddr;
      taddr = ((uint32_t)addr[0]) & 0x000000FF;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	021b      	lsls	r3, r3, #8
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	3201      	adds	r2, #1
 8006c72:	7812      	ldrb	r2, [r2, #0]
 8006c74:	4413      	add	r3, r2
 8006c76:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	021b      	lsls	r3, r3, #8
 8006c7c:	687a      	ldr	r2, [r7, #4]
 8006c7e:	3202      	adds	r2, #2
 8006c80:	7812      	ldrb	r2, [r2, #0]
 8006c82:	4413      	add	r3, r2
 8006c84:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	021b      	lsls	r3, r3, #8
 8006c8a:	687a      	ldr	r2, [r7, #4]
 8006c8c:	3203      	adds	r2, #3
 8006c8e:	7812      	ldrb	r2, [r2, #0]
 8006c90:	4413      	add	r3, r2
 8006c92:	613b      	str	r3, [r7, #16]
   //}
   //
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   if((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_IPINVALID;
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d10e      	bne.n	8006cb8 <sendto+0xa8>
 8006c9a:	7bfb      	ldrb	r3, [r7, #15]
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	3301      	adds	r3, #1
 8006ca0:	00db      	lsls	r3, r3, #3
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f002 fa2c 	bl	8009100 <WIZCHIP_READ>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	f003 0304 	and.w	r3, r3, #4
 8006cae:	2b04      	cmp	r3, #4
 8006cb0:	d002      	beq.n	8006cb8 <sendto+0xa8>
 8006cb2:	f06f 030b 	mvn.w	r3, #11
 8006cb6:	e0da      	b.n	8006e6e <sendto+0x25e>
   if((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_PORTZERO;
 8006cb8:	8c3b      	ldrh	r3, [r7, #32]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d10e      	bne.n	8006cdc <sendto+0xcc>
 8006cbe:	7bfb      	ldrb	r3, [r7, #15]
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	00db      	lsls	r3, r3, #3
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f002 fa1a 	bl	8009100 <WIZCHIP_READ>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	f003 0304 	and.w	r3, r3, #4
 8006cd2:	2b04      	cmp	r3, #4
 8006cd4:	d002      	beq.n	8006cdc <sendto+0xcc>
 8006cd6:	f06f 030a 	mvn.w	r3, #10
 8006cda:	e0c8      	b.n	8006e6e <sendto+0x25e>
   tmp = getSn_SR(sn);
 8006cdc:	7bfb      	ldrb	r3, [r7, #15]
 8006cde:	009b      	lsls	r3, r3, #2
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	00db      	lsls	r3, r3, #3
 8006ce4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8006ce8:	4618      	mov	r0, r3
 8006cea:	f002 fa09 	bl	8009100 <WIZCHIP_READ>
 8006cee:	4603      	mov	r3, r0
 8006cf0:	75fb      	strb	r3, [r7, #23]
//#if ( _WIZCHIP_ < 5200 )
   if((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW)) return SOCKERR_SOCKSTATUS;
 8006cf2:	7dfb      	ldrb	r3, [r7, #23]
 8006cf4:	2b42      	cmp	r3, #66	; 0x42
 8006cf6:	d008      	beq.n	8006d0a <sendto+0xfa>
 8006cf8:	7dfb      	ldrb	r3, [r7, #23]
 8006cfa:	2b22      	cmp	r3, #34	; 0x22
 8006cfc:	d005      	beq.n	8006d0a <sendto+0xfa>
 8006cfe:	7dfb      	ldrb	r3, [r7, #23]
 8006d00:	2b32      	cmp	r3, #50	; 0x32
 8006d02:	d002      	beq.n	8006d0a <sendto+0xfa>
 8006d04:	f06f 0306 	mvn.w	r3, #6
 8006d08:	e0b1      	b.n	8006e6e <sendto+0x25e>
//#else
//   if(tmp != SOCK_MACRAW && tmp != SOCK_UDP) return SOCKERR_SOCKSTATUS;
//#endif
      
   setSn_DIPR(sn,addr);
 8006d0a:	7bfb      	ldrb	r3, [r7, #15]
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	3301      	adds	r3, #1
 8006d10:	00db      	lsls	r3, r3, #3
 8006d12:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8006d16:	2204      	movs	r2, #4
 8006d18:	6879      	ldr	r1, [r7, #4]
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f002 faea 	bl	80092f4 <WIZCHIP_WRITE_BUF>
   setSn_DPORT(sn,port);      
 8006d20:	7bfb      	ldrb	r3, [r7, #15]
 8006d22:	009b      	lsls	r3, r3, #2
 8006d24:	3301      	adds	r3, #1
 8006d26:	00db      	lsls	r3, r3, #3
 8006d28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006d2c:	461a      	mov	r2, r3
 8006d2e:	8c3b      	ldrh	r3, [r7, #32]
 8006d30:	0a1b      	lsrs	r3, r3, #8
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	4619      	mov	r1, r3
 8006d38:	4610      	mov	r0, r2
 8006d3a:	f002 fa2d 	bl	8009198 <WIZCHIP_WRITE>
 8006d3e:	7bfb      	ldrb	r3, [r7, #15]
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	3301      	adds	r3, #1
 8006d44:	00db      	lsls	r3, r3, #3
 8006d46:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	8c3b      	ldrh	r3, [r7, #32]
 8006d4e:	b2db      	uxtb	r3, r3
 8006d50:	4619      	mov	r1, r3
 8006d52:	4610      	mov	r0, r2
 8006d54:	f002 fa20 	bl	8009198 <WIZCHIP_WRITE>
   freesize = getSn_TxMAX(sn);
 8006d58:	7bfb      	ldrb	r3, [r7, #15]
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	00db      	lsls	r3, r3, #3
 8006d60:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8006d64:	4618      	mov	r0, r3
 8006d66:	f002 f9cb 	bl	8009100 <WIZCHIP_READ>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	029b      	lsls	r3, r3, #10
 8006d70:	82bb      	strh	r3, [r7, #20]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8006d72:	89ba      	ldrh	r2, [r7, #12]
 8006d74:	8abb      	ldrh	r3, [r7, #20]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d901      	bls.n	8006d7e <sendto+0x16e>
 8006d7a:	8abb      	ldrh	r3, [r7, #20]
 8006d7c:	81bb      	strh	r3, [r7, #12]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8006d7e:	7bfb      	ldrb	r3, [r7, #15]
 8006d80:	4618      	mov	r0, r3
 8006d82:	f002 fb17 	bl	80093b4 <getSn_TX_FSR>
 8006d86:	4603      	mov	r3, r0
 8006d88:	82bb      	strh	r3, [r7, #20]
      if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 8006d8a:	7bfb      	ldrb	r3, [r7, #15]
 8006d8c:	009b      	lsls	r3, r3, #2
 8006d8e:	3301      	adds	r3, #1
 8006d90:	00db      	lsls	r3, r3, #3
 8006d92:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8006d96:	4618      	mov	r0, r3
 8006d98:	f002 f9b2 	bl	8009100 <WIZCHIP_READ>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d102      	bne.n	8006da8 <sendto+0x198>
 8006da2:	f06f 0303 	mvn.w	r3, #3
 8006da6:	e062      	b.n	8006e6e <sendto+0x25e>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8006da8:	4b33      	ldr	r3, [pc, #204]	; (8006e78 <sendto+0x268>)
 8006daa:	881b      	ldrh	r3, [r3, #0]
 8006dac:	461a      	mov	r2, r3
 8006dae:	7bfb      	ldrb	r3, [r7, #15]
 8006db0:	fa42 f303 	asr.w	r3, r2, r3
 8006db4:	f003 0301 	and.w	r3, r3, #1
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d005      	beq.n	8006dc8 <sendto+0x1b8>
 8006dbc:	89ba      	ldrh	r2, [r7, #12]
 8006dbe:	8abb      	ldrh	r3, [r7, #20]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d901      	bls.n	8006dc8 <sendto+0x1b8>
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	e052      	b.n	8006e6e <sendto+0x25e>
      if(len <= freesize) break;
 8006dc8:	89ba      	ldrh	r2, [r7, #12]
 8006dca:	8abb      	ldrh	r3, [r7, #20]
 8006dcc:	429a      	cmp	r2, r3
 8006dce:	d900      	bls.n	8006dd2 <sendto+0x1c2>
      freesize = getSn_TX_FSR(sn);
 8006dd0:	e7d5      	b.n	8006d7e <sendto+0x16e>
      if(len <= freesize) break;
 8006dd2:	bf00      	nop
   };
	wiz_send_data(sn, buf, len);
 8006dd4:	89ba      	ldrh	r2, [r7, #12]
 8006dd6:	7bfb      	ldrb	r3, [r7, #15]
 8006dd8:	68b9      	ldr	r1, [r7, #8]
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f002 fb80 	bl	80094e0 <wiz_send_data>
//A20150601 : For W5300
#if _WIZCHIP_ == 5300
   setSn_TX_WRSR(sn, len);
#endif
//   
	setSn_CR(sn,Sn_CR_SEND);
 8006de0:	7bfb      	ldrb	r3, [r7, #15]
 8006de2:	009b      	lsls	r3, r3, #2
 8006de4:	3301      	adds	r3, #1
 8006de6:	00db      	lsls	r3, r3, #3
 8006de8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006dec:	2120      	movs	r1, #32
 8006dee:	4618      	mov	r0, r3
 8006df0:	f002 f9d2 	bl	8009198 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8006df4:	bf00      	nop
 8006df6:	7bfb      	ldrb	r3, [r7, #15]
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	3301      	adds	r3, #1
 8006dfc:	00db      	lsls	r3, r3, #3
 8006dfe:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006e02:	4618      	mov	r0, r3
 8006e04:	f002 f97c 	bl	8009100 <WIZCHIP_READ>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d1f3      	bne.n	8006df6 <sendto+0x1e6>
   while(1)
   {
      tmp = getSn_IR(sn);
 8006e0e:	7bfb      	ldrb	r3, [r7, #15]
 8006e10:	009b      	lsls	r3, r3, #2
 8006e12:	3301      	adds	r3, #1
 8006e14:	00db      	lsls	r3, r3, #3
 8006e16:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f002 f970 	bl	8009100 <WIZCHIP_READ>
 8006e20:	4603      	mov	r3, r0
 8006e22:	f003 031f 	and.w	r3, r3, #31
 8006e26:	75fb      	strb	r3, [r7, #23]
      if(tmp & Sn_IR_SENDOK)
 8006e28:	7dfb      	ldrb	r3, [r7, #23]
 8006e2a:	f003 0310 	and.w	r3, r3, #16
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d00c      	beq.n	8006e4c <sendto+0x23c>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8006e32:	7bfb      	ldrb	r3, [r7, #15]
 8006e34:	009b      	lsls	r3, r3, #2
 8006e36:	3301      	adds	r3, #1
 8006e38:	00db      	lsls	r3, r3, #3
 8006e3a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006e3e:	2110      	movs	r1, #16
 8006e40:	4618      	mov	r0, r3
 8006e42:	f002 f9a9 	bl	8009198 <WIZCHIP_WRITE>
         break;
 8006e46:	bf00      	nop
   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      if(taddr) setSUBR((uint8_t*)&taddr);
   #endif
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8006e48:	89bb      	ldrh	r3, [r7, #12]
 8006e4a:	e010      	b.n	8006e6e <sendto+0x25e>
      else if(tmp & Sn_IR_TIMEOUT)
 8006e4c:	7dfb      	ldrb	r3, [r7, #23]
 8006e4e:	f003 0308 	and.w	r3, r3, #8
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d0db      	beq.n	8006e0e <sendto+0x1fe>
         setSn_IR(sn, Sn_IR_TIMEOUT);
 8006e56:	7bfb      	ldrb	r3, [r7, #15]
 8006e58:	009b      	lsls	r3, r3, #2
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	00db      	lsls	r3, r3, #3
 8006e5e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006e62:	2108      	movs	r1, #8
 8006e64:	4618      	mov	r0, r3
 8006e66:	f002 f997 	bl	8009198 <WIZCHIP_WRITE>
         return SOCKERR_TIMEOUT;
 8006e6a:	f06f 030c 	mvn.w	r3, #12
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3718      	adds	r7, #24
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	20000fbc 	.word	0x20000fbc

08006e7c <recvfrom>:



int32_t recvfrom(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b088      	sub	sp, #32
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	60b9      	str	r1, [r7, #8]
 8006e84:	607b      	str	r3, [r7, #4]
 8006e86:	4603      	mov	r3, r0
 8006e88:	73fb      	strb	r3, [r7, #15]
 8006e8a:	4613      	mov	r3, r2
 8006e8c:	81bb      	strh	r3, [r7, #12]
#else   
   uint8_t  mr;
#endif
//   
   uint8_t  head[8];
	uint16_t pack_len=0;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	83fb      	strh	r3, [r7, #30]

   CHECK_SOCKNUM();
 8006e92:	7bfb      	ldrb	r3, [r7, #15]
 8006e94:	2b08      	cmp	r3, #8
 8006e96:	d902      	bls.n	8006e9e <recvfrom+0x22>
 8006e98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006e9c:	e1d4      	b.n	8007248 <recvfrom+0x3cc>
//A20150601
#if _WIZCHIP_ == 5300
   mr1 = getMR();
#endif   

   switch((mr=getSn_MR(sn)) & 0x0F)
 8006e9e:	7bfb      	ldrb	r3, [r7, #15]
 8006ea0:	009b      	lsls	r3, r3, #2
 8006ea2:	3301      	adds	r3, #1
 8006ea4:	00db      	lsls	r3, r3, #3
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f002 f92a 	bl	8009100 <WIZCHIP_READ>
 8006eac:	4603      	mov	r3, r0
 8006eae:	777b      	strb	r3, [r7, #29]
 8006eb0:	7f7b      	ldrb	r3, [r7, #29]
 8006eb2:	f003 030f 	and.w	r3, r3, #15
 8006eb6:	3b02      	subs	r3, #2
 8006eb8:	2b02      	cmp	r3, #2
 8006eba:	d902      	bls.n	8006ec2 <recvfrom+0x46>
   #if ( _WIZCHIP_ < 5200 )         
      case Sn_MR_PPPoE:
         break;
   #endif
      default:
         return SOCKERR_SOCKMODE;
 8006ebc:	f06f 0304 	mvn.w	r3, #4
 8006ec0:	e1c2      	b.n	8007248 <recvfrom+0x3cc>
         break;
 8006ec2:	bf00      	nop
   }
   CHECK_SOCKDATA();
 8006ec4:	89bb      	ldrh	r3, [r7, #12]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d102      	bne.n	8006ed0 <recvfrom+0x54>
 8006eca:	f06f 030d 	mvn.w	r3, #13
 8006ece:	e1bb      	b.n	8007248 <recvfrom+0x3cc>
   if(sock_remained_size[sn] == 0)
 8006ed0:	7bfb      	ldrb	r3, [r7, #15]
 8006ed2:	4a88      	ldr	r2, [pc, #544]	; (80070f4 <recvfrom+0x278>)
 8006ed4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d128      	bne.n	8006f2e <recvfrom+0xb2>
   {
      while(1)
      {
         pack_len = getSn_RX_RSR(sn);
 8006edc:	7bfb      	ldrb	r3, [r7, #15]
 8006ede:	4618      	mov	r0, r3
 8006ee0:	f002 fab3 	bl	800944a <getSn_RX_RSR>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	83fb      	strh	r3, [r7, #30]
         if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 8006ee8:	7bfb      	ldrb	r3, [r7, #15]
 8006eea:	009b      	lsls	r3, r3, #2
 8006eec:	3301      	adds	r3, #1
 8006eee:	00db      	lsls	r3, r3, #3
 8006ef0:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f002 f903 	bl	8009100 <WIZCHIP_READ>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d102      	bne.n	8006f06 <recvfrom+0x8a>
 8006f00:	f06f 0303 	mvn.w	r3, #3
 8006f04:	e1a0      	b.n	8007248 <recvfrom+0x3cc>
         if( (sock_io_mode & (1<<sn)) && (pack_len == 0) ) return SOCK_BUSY;
 8006f06:	4b7c      	ldr	r3, [pc, #496]	; (80070f8 <recvfrom+0x27c>)
 8006f08:	881b      	ldrh	r3, [r3, #0]
 8006f0a:	461a      	mov	r2, r3
 8006f0c:	7bfb      	ldrb	r3, [r7, #15]
 8006f0e:	fa42 f303 	asr.w	r3, r2, r3
 8006f12:	f003 0301 	and.w	r3, r3, #1
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d004      	beq.n	8006f24 <recvfrom+0xa8>
 8006f1a:	8bfb      	ldrh	r3, [r7, #30]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d101      	bne.n	8006f24 <recvfrom+0xa8>
 8006f20:	2300      	movs	r3, #0
 8006f22:	e191      	b.n	8007248 <recvfrom+0x3cc>
         if(pack_len != 0) break;
 8006f24:	8bfb      	ldrh	r3, [r7, #30]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d100      	bne.n	8006f2c <recvfrom+0xb0>
         pack_len = getSn_RX_RSR(sn);
 8006f2a:	e7d7      	b.n	8006edc <recvfrom+0x60>
         if(pack_len != 0) break;
 8006f2c:	bf00      	nop
      };
   }
//D20150601 : Move it to bottom
// sock_pack_info[sn] = PACK_COMPLETED;
	switch (mr & 0x07)
 8006f2e:	7f7b      	ldrb	r3, [r7, #29]
 8006f30:	f003 0307 	and.w	r3, r3, #7
 8006f34:	2b04      	cmp	r3, #4
 8006f36:	d079      	beq.n	800702c <recvfrom+0x1b0>
 8006f38:	2b04      	cmp	r3, #4
 8006f3a:	f300 8142 	bgt.w	80071c2 <recvfrom+0x346>
 8006f3e:	2b02      	cmp	r3, #2
 8006f40:	d003      	beq.n	8006f4a <recvfrom+0xce>
 8006f42:	2b03      	cmp	r3, #3
 8006f44:	f000 80dc 	beq.w	8007100 <recvfrom+0x284>
 8006f48:	e13b      	b.n	80071c2 <recvfrom+0x346>
	{
	   case Sn_MR_UDP :
	      if(sock_remained_size[sn] == 0)
 8006f4a:	7bfb      	ldrb	r3, [r7, #15]
 8006f4c:	4a69      	ldr	r2, [pc, #420]	; (80070f4 <recvfrom+0x278>)
 8006f4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d152      	bne.n	8006ffc <recvfrom+0x180>
	      {
   			wiz_recv_data(sn, head, 8);
 8006f56:	f107 0114 	add.w	r1, r7, #20
 8006f5a:	7bfb      	ldrb	r3, [r7, #15]
 8006f5c:	2208      	movs	r2, #8
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f002 fb1a 	bl	8009598 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 8006f64:	7bfb      	ldrb	r3, [r7, #15]
 8006f66:	009b      	lsls	r3, r3, #2
 8006f68:	3301      	adds	r3, #1
 8006f6a:	00db      	lsls	r3, r3, #3
 8006f6c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006f70:	2140      	movs	r1, #64	; 0x40
 8006f72:	4618      	mov	r0, r3
 8006f74:	f002 f910 	bl	8009198 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 8006f78:	bf00      	nop
 8006f7a:	7bfb      	ldrb	r3, [r7, #15]
 8006f7c:	009b      	lsls	r3, r3, #2
 8006f7e:	3301      	adds	r3, #1
 8006f80:	00db      	lsls	r3, r3, #3
 8006f82:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8006f86:	4618      	mov	r0, r3
 8006f88:	f002 f8ba 	bl	8009100 <WIZCHIP_READ>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d1f3      	bne.n	8006f7a <recvfrom+0xfe>
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[6];
   		   }
            else
            {
         #endif
               addr[0] = head[0];
 8006f92:	7d3a      	ldrb	r2, [r7, #20]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	701a      	strb	r2, [r3, #0]
      			addr[1] = head[1];
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	3301      	adds	r3, #1
 8006f9c:	7d7a      	ldrb	r2, [r7, #21]
 8006f9e:	701a      	strb	r2, [r3, #0]
      			addr[2] = head[2];
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	3302      	adds	r3, #2
 8006fa4:	7dba      	ldrb	r2, [r7, #22]
 8006fa6:	701a      	strb	r2, [r3, #0]
      			addr[3] = head[3];
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	3303      	adds	r3, #3
 8006fac:	7dfa      	ldrb	r2, [r7, #23]
 8006fae:	701a      	strb	r2, [r3, #0]
      			*port = head[4];
 8006fb0:	7e3b      	ldrb	r3, [r7, #24]
 8006fb2:	b29a      	uxth	r2, r3
 8006fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fb6:	801a      	strh	r2, [r3, #0]
      			*port = (*port << 8) + head[5];
 8006fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fba:	881b      	ldrh	r3, [r3, #0]
 8006fbc:	021b      	lsls	r3, r3, #8
 8006fbe:	b29a      	uxth	r2, r3
 8006fc0:	7e7b      	ldrb	r3, [r7, #25]
 8006fc2:	b29b      	uxth	r3, r3
 8006fc4:	4413      	add	r3, r2
 8006fc6:	b29a      	uxth	r2, r3
 8006fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fca:	801a      	strh	r2, [r3, #0]
      			sock_remained_size[sn] = head[6];
 8006fcc:	7eba      	ldrb	r2, [r7, #26]
 8006fce:	7bfb      	ldrb	r3, [r7, #15]
 8006fd0:	b291      	uxth	r1, r2
 8006fd2:	4a48      	ldr	r2, [pc, #288]	; (80070f4 <recvfrom+0x278>)
 8006fd4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7];
 8006fd8:	7bfb      	ldrb	r3, [r7, #15]
 8006fda:	4a46      	ldr	r2, [pc, #280]	; (80070f4 <recvfrom+0x278>)
 8006fdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006fe0:	021b      	lsls	r3, r3, #8
 8006fe2:	b299      	uxth	r1, r3
 8006fe4:	7efb      	ldrb	r3, [r7, #27]
 8006fe6:	b29a      	uxth	r2, r3
 8006fe8:	7bfb      	ldrb	r3, [r7, #15]
 8006fea:	440a      	add	r2, r1
 8006fec:	b291      	uxth	r1, r2
 8006fee:	4a41      	ldr	r2, [pc, #260]	; (80070f4 <recvfrom+0x278>)
 8006ff0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
         #if _WIZCHIP_ == 5300
            }
         #endif
   			sock_pack_info[sn] = PACK_FIRST;
 8006ff4:	7bfb      	ldrb	r3, [r7, #15]
 8006ff6:	4a41      	ldr	r2, [pc, #260]	; (80070fc <recvfrom+0x280>)
 8006ff8:	2180      	movs	r1, #128	; 0x80
 8006ffa:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 8006ffc:	7bfb      	ldrb	r3, [r7, #15]
 8006ffe:	4a3d      	ldr	r2, [pc, #244]	; (80070f4 <recvfrom+0x278>)
 8007000:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007004:	89ba      	ldrh	r2, [r7, #12]
 8007006:	429a      	cmp	r2, r3
 8007008:	d202      	bcs.n	8007010 <recvfrom+0x194>
 800700a:	89bb      	ldrh	r3, [r7, #12]
 800700c:	83fb      	strh	r3, [r7, #30]
 800700e:	e004      	b.n	800701a <recvfrom+0x19e>
			else pack_len = sock_remained_size[sn];
 8007010:	7bfb      	ldrb	r3, [r7, #15]
 8007012:	4a38      	ldr	r2, [pc, #224]	; (80070f4 <recvfrom+0x278>)
 8007014:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007018:	83fb      	strh	r3, [r7, #30]
			//A20150601 : For W5300
			len = pack_len;
 800701a:	8bfb      	ldrh	r3, [r7, #30]
 800701c:	81bb      	strh	r3, [r7, #12]
			   }
			#endif
			//
			// Need to packet length check (default 1472)
			//
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 800701e:	8bfa      	ldrh	r2, [r7, #30]
 8007020:	7bfb      	ldrb	r3, [r7, #15]
 8007022:	68b9      	ldr	r1, [r7, #8]
 8007024:	4618      	mov	r0, r3
 8007026:	f002 fab7 	bl	8009598 <wiz_recv_data>
			break;
 800702a:	e0d6      	b.n	80071da <recvfrom+0x35e>
	   case Sn_MR_MACRAW :
	      if(sock_remained_size[sn] == 0)
 800702c:	7bfb      	ldrb	r3, [r7, #15]
 800702e:	4a31      	ldr	r2, [pc, #196]	; (80070f4 <recvfrom+0x278>)
 8007030:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d146      	bne.n	80070c6 <recvfrom+0x24a>
	      {
   			wiz_recv_data(sn, head, 2);
 8007038:	f107 0114 	add.w	r1, r7, #20
 800703c:	7bfb      	ldrb	r3, [r7, #15]
 800703e:	2202      	movs	r2, #2
 8007040:	4618      	mov	r0, r3
 8007042:	f002 faa9 	bl	8009598 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 8007046:	7bfb      	ldrb	r3, [r7, #15]
 8007048:	009b      	lsls	r3, r3, #2
 800704a:	3301      	adds	r3, #1
 800704c:	00db      	lsls	r3, r3, #3
 800704e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007052:	2140      	movs	r1, #64	; 0x40
 8007054:	4618      	mov	r0, r3
 8007056:	f002 f89f 	bl	8009198 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 800705a:	bf00      	nop
 800705c:	7bfb      	ldrb	r3, [r7, #15]
 800705e:	009b      	lsls	r3, r3, #2
 8007060:	3301      	adds	r3, #1
 8007062:	00db      	lsls	r3, r3, #3
 8007064:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007068:	4618      	mov	r0, r3
 800706a:	f002 f849 	bl	8009100 <WIZCHIP_READ>
 800706e:	4603      	mov	r3, r0
 8007070:	2b00      	cmp	r3, #0
 8007072:	d1f3      	bne.n	800705c <recvfrom+0x1e0>
   			// read peer's IP address, port number & packet length
    			sock_remained_size[sn] = head[0];
 8007074:	7d3a      	ldrb	r2, [r7, #20]
 8007076:	7bfb      	ldrb	r3, [r7, #15]
 8007078:	b291      	uxth	r1, r2
 800707a:	4a1e      	ldr	r2, [pc, #120]	; (80070f4 <recvfrom+0x278>)
 800707c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_remained_size[sn] = (sock_remained_size[sn] <<8) + head[1] -2;
 8007080:	7bfb      	ldrb	r3, [r7, #15]
 8007082:	4a1c      	ldr	r2, [pc, #112]	; (80070f4 <recvfrom+0x278>)
 8007084:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007088:	021b      	lsls	r3, r3, #8
 800708a:	b29a      	uxth	r2, r3
 800708c:	7d7b      	ldrb	r3, [r7, #21]
 800708e:	b29b      	uxth	r3, r3
 8007090:	4413      	add	r3, r2
 8007092:	b29a      	uxth	r2, r3
 8007094:	7bfb      	ldrb	r3, [r7, #15]
 8007096:	3a02      	subs	r2, #2
 8007098:	b291      	uxth	r1, r2
 800709a:	4a16      	ldr	r2, [pc, #88]	; (80070f4 <recvfrom+0x278>)
 800709c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			if(sock_remained_size[sn] & 0x01)
   				sock_remained_size[sn] = sock_remained_size[sn] + 1 - 4;
   			else
   				sock_remained_size[sn] -= 4;
			#endif
   			if(sock_remained_size[sn] > 1514) 
 80070a0:	7bfb      	ldrb	r3, [r7, #15]
 80070a2:	4a14      	ldr	r2, [pc, #80]	; (80070f4 <recvfrom+0x278>)
 80070a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070a8:	f240 52ea 	movw	r2, #1514	; 0x5ea
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d906      	bls.n	80070be <recvfrom+0x242>
   			{
   			   close(sn);
 80070b0:	7bfb      	ldrb	r3, [r7, #15]
 80070b2:	4618      	mov	r0, r3
 80070b4:	f7ff fd3e 	bl	8006b34 <close>
   			   return SOCKFATAL_PACKLEN;
 80070b8:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 80070bc:	e0c4      	b.n	8007248 <recvfrom+0x3cc>
   			}
   			sock_pack_info[sn] = PACK_FIRST;
 80070be:	7bfb      	ldrb	r3, [r7, #15]
 80070c0:	4a0e      	ldr	r2, [pc, #56]	; (80070fc <recvfrom+0x280>)
 80070c2:	2180      	movs	r1, #128	; 0x80
 80070c4:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 80070c6:	7bfb      	ldrb	r3, [r7, #15]
 80070c8:	4a0a      	ldr	r2, [pc, #40]	; (80070f4 <recvfrom+0x278>)
 80070ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070ce:	89ba      	ldrh	r2, [r7, #12]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d202      	bcs.n	80070da <recvfrom+0x25e>
 80070d4:	89bb      	ldrh	r3, [r7, #12]
 80070d6:	83fb      	strh	r3, [r7, #30]
 80070d8:	e004      	b.n	80070e4 <recvfrom+0x268>
			else pack_len = sock_remained_size[sn];
 80070da:	7bfb      	ldrb	r3, [r7, #15]
 80070dc:	4a05      	ldr	r2, [pc, #20]	; (80070f4 <recvfrom+0x278>)
 80070de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070e2:	83fb      	strh	r3, [r7, #30]
			wiz_recv_data(sn,buf,pack_len);
 80070e4:	8bfa      	ldrh	r2, [r7, #30]
 80070e6:	7bfb      	ldrb	r3, [r7, #15]
 80070e8:	68b9      	ldr	r1, [r7, #8]
 80070ea:	4618      	mov	r0, r3
 80070ec:	f002 fa54 	bl	8009598 <wiz_recv_data>
		   break;
 80070f0:	e073      	b.n	80071da <recvfrom+0x35e>
 80070f2:	bf00      	nop
 80070f4:	20000fc0 	.word	0x20000fc0
 80070f8:	20000fbc 	.word	0x20000fbc
 80070fc:	20000fd0 	.word	0x20000fd0
   //#if ( _WIZCHIP_ < 5200 )
		case Sn_MR_IPRAW:
		   if(sock_remained_size[sn] == 0)
 8007100:	7bfb      	ldrb	r3, [r7, #15]
 8007102:	4a53      	ldr	r2, [pc, #332]	; (8007250 <recvfrom+0x3d4>)
 8007104:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d144      	bne.n	8007196 <recvfrom+0x31a>
		   {
   			wiz_recv_data(sn, head, 6);
 800710c:	f107 0114 	add.w	r1, r7, #20
 8007110:	7bfb      	ldrb	r3, [r7, #15]
 8007112:	2206      	movs	r2, #6
 8007114:	4618      	mov	r0, r3
 8007116:	f002 fa3f 	bl	8009598 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 800711a:	7bfb      	ldrb	r3, [r7, #15]
 800711c:	009b      	lsls	r3, r3, #2
 800711e:	3301      	adds	r3, #1
 8007120:	00db      	lsls	r3, r3, #3
 8007122:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007126:	2140      	movs	r1, #64	; 0x40
 8007128:	4618      	mov	r0, r3
 800712a:	f002 f835 	bl	8009198 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 800712e:	bf00      	nop
 8007130:	7bfb      	ldrb	r3, [r7, #15]
 8007132:	009b      	lsls	r3, r3, #2
 8007134:	3301      	adds	r3, #1
 8007136:	00db      	lsls	r3, r3, #3
 8007138:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800713c:	4618      	mov	r0, r3
 800713e:	f001 ffdf 	bl	8009100 <WIZCHIP_READ>
 8007142:	4603      	mov	r3, r0
 8007144:	2b00      	cmp	r3, #0
 8007146:	d1f3      	bne.n	8007130 <recvfrom+0x2b4>
   			addr[0] = head[0];
 8007148:	7d3a      	ldrb	r2, [r7, #20]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	701a      	strb	r2, [r3, #0]
   			addr[1] = head[1];
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	3301      	adds	r3, #1
 8007152:	7d7a      	ldrb	r2, [r7, #21]
 8007154:	701a      	strb	r2, [r3, #0]
   			addr[2] = head[2];
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	3302      	adds	r3, #2
 800715a:	7dba      	ldrb	r2, [r7, #22]
 800715c:	701a      	strb	r2, [r3, #0]
   			addr[3] = head[3];
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	3303      	adds	r3, #3
 8007162:	7dfa      	ldrb	r2, [r7, #23]
 8007164:	701a      	strb	r2, [r3, #0]
   			sock_remained_size[sn] = head[4];
 8007166:	7e3a      	ldrb	r2, [r7, #24]
 8007168:	7bfb      	ldrb	r3, [r7, #15]
 800716a:	b291      	uxth	r1, r2
 800716c:	4a38      	ldr	r2, [pc, #224]	; (8007250 <recvfrom+0x3d4>)
 800716e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			//M20150401 : For Typing Error
   			//sock_remaiend_size[sn] = (sock_remained_size[sn] << 8) + head[5];
   			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[5];
 8007172:	7bfb      	ldrb	r3, [r7, #15]
 8007174:	4a36      	ldr	r2, [pc, #216]	; (8007250 <recvfrom+0x3d4>)
 8007176:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800717a:	021b      	lsls	r3, r3, #8
 800717c:	b299      	uxth	r1, r3
 800717e:	7e7b      	ldrb	r3, [r7, #25]
 8007180:	b29a      	uxth	r2, r3
 8007182:	7bfb      	ldrb	r3, [r7, #15]
 8007184:	440a      	add	r2, r1
 8007186:	b291      	uxth	r1, r2
 8007188:	4a31      	ldr	r2, [pc, #196]	; (8007250 <recvfrom+0x3d4>)
 800718a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_pack_info[sn] = PACK_FIRST;
 800718e:	7bfb      	ldrb	r3, [r7, #15]
 8007190:	4a30      	ldr	r2, [pc, #192]	; (8007254 <recvfrom+0x3d8>)
 8007192:	2180      	movs	r1, #128	; 0x80
 8007194:	54d1      	strb	r1, [r2, r3]
         }
			//
			// Need to packet length check
			//
			if(len < sock_remained_size[sn]) pack_len = len;
 8007196:	7bfb      	ldrb	r3, [r7, #15]
 8007198:	4a2d      	ldr	r2, [pc, #180]	; (8007250 <recvfrom+0x3d4>)
 800719a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800719e:	89ba      	ldrh	r2, [r7, #12]
 80071a0:	429a      	cmp	r2, r3
 80071a2:	d202      	bcs.n	80071aa <recvfrom+0x32e>
 80071a4:	89bb      	ldrh	r3, [r7, #12]
 80071a6:	83fb      	strh	r3, [r7, #30]
 80071a8:	e004      	b.n	80071b4 <recvfrom+0x338>
			else pack_len = sock_remained_size[sn];
 80071aa:	7bfb      	ldrb	r3, [r7, #15]
 80071ac:	4a28      	ldr	r2, [pc, #160]	; (8007250 <recvfrom+0x3d4>)
 80071ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80071b2:	83fb      	strh	r3, [r7, #30]
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 80071b4:	8bfa      	ldrh	r2, [r7, #30]
 80071b6:	7bfb      	ldrb	r3, [r7, #15]
 80071b8:	68b9      	ldr	r1, [r7, #8]
 80071ba:	4618      	mov	r0, r3
 80071bc:	f002 f9ec 	bl	8009598 <wiz_recv_data>
			break;
 80071c0:	e00b      	b.n	80071da <recvfrom+0x35e>
   //#endif
      default:
         wiz_recv_ignore(sn, pack_len); // data copy.
 80071c2:	8bfa      	ldrh	r2, [r7, #30]
 80071c4:	7bfb      	ldrb	r3, [r7, #15]
 80071c6:	4611      	mov	r1, r2
 80071c8:	4618      	mov	r0, r3
 80071ca:	f002 fa41 	bl	8009650 <wiz_recv_ignore>
         sock_remained_size[sn] = pack_len;
 80071ce:	7bfb      	ldrb	r3, [r7, #15]
 80071d0:	491f      	ldr	r1, [pc, #124]	; (8007250 <recvfrom+0x3d4>)
 80071d2:	8bfa      	ldrh	r2, [r7, #30]
 80071d4:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
         break;
 80071d8:	bf00      	nop
   }
	setSn_CR(sn,Sn_CR_RECV);
 80071da:	7bfb      	ldrb	r3, [r7, #15]
 80071dc:	009b      	lsls	r3, r3, #2
 80071de:	3301      	adds	r3, #1
 80071e0:	00db      	lsls	r3, r3, #3
 80071e2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80071e6:	2140      	movs	r1, #64	; 0x40
 80071e8:	4618      	mov	r0, r3
 80071ea:	f001 ffd5 	bl	8009198 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn)) ;
 80071ee:	bf00      	nop
 80071f0:	7bfb      	ldrb	r3, [r7, #15]
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	3301      	adds	r3, #1
 80071f6:	00db      	lsls	r3, r3, #3
 80071f8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80071fc:	4618      	mov	r0, r3
 80071fe:	f001 ff7f 	bl	8009100 <WIZCHIP_READ>
 8007202:	4603      	mov	r3, r0
 8007204:	2b00      	cmp	r3, #0
 8007206:	d1f3      	bne.n	80071f0 <recvfrom+0x374>
	sock_remained_size[sn] -= pack_len;
 8007208:	7bfb      	ldrb	r3, [r7, #15]
 800720a:	4a11      	ldr	r2, [pc, #68]	; (8007250 <recvfrom+0x3d4>)
 800720c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8007210:	7bfb      	ldrb	r3, [r7, #15]
 8007212:	8bfa      	ldrh	r2, [r7, #30]
 8007214:	1a8a      	subs	r2, r1, r2
 8007216:	b291      	uxth	r1, r2
 8007218:	4a0d      	ldr	r2, [pc, #52]	; (8007250 <recvfrom+0x3d4>)
 800721a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	//M20150601 : 
	//if(sock_remained_size[sn] != 0) sock_pack_info[sn] |= 0x01;
	if(sock_remained_size[sn] != 0)
 800721e:	7bfb      	ldrb	r3, [r7, #15]
 8007220:	4a0b      	ldr	r2, [pc, #44]	; (8007250 <recvfrom+0x3d4>)
 8007222:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d009      	beq.n	800723e <recvfrom+0x3c2>
	{
	   sock_pack_info[sn] |= PACK_REMAINED;
 800722a:	7bfb      	ldrb	r3, [r7, #15]
 800722c:	4a09      	ldr	r2, [pc, #36]	; (8007254 <recvfrom+0x3d8>)
 800722e:	5cd2      	ldrb	r2, [r2, r3]
 8007230:	7bfb      	ldrb	r3, [r7, #15]
 8007232:	f042 0201 	orr.w	r2, r2, #1
 8007236:	b2d1      	uxtb	r1, r2
 8007238:	4a06      	ldr	r2, [pc, #24]	; (8007254 <recvfrom+0x3d8>)
 800723a:	54d1      	strb	r1, [r2, r3]
 800723c:	e003      	b.n	8007246 <recvfrom+0x3ca>
   #if _WIZCHIP_ == 5300	   
	   if(pack_len & 0x01) sock_pack_info[sn] |= PACK_FIFOBYTE;
   #endif	      
	}
	else sock_pack_info[sn] = PACK_COMPLETED;
 800723e:	7bfb      	ldrb	r3, [r7, #15]
 8007240:	4a04      	ldr	r2, [pc, #16]	; (8007254 <recvfrom+0x3d8>)
 8007242:	2100      	movs	r1, #0
 8007244:	54d1      	strb	r1, [r2, r3]
   pack_len = len;
#endif
   //
   //M20150409 : Explicit Type Casting
   //return pack_len;
   return (int32_t)pack_len;
 8007246:	8bfb      	ldrh	r3, [r7, #30]
}
 8007248:	4618      	mov	r0, r3
 800724a:	3720      	adds	r7, #32
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}
 8007250:	20000fc0 	.word	0x20000fc0
 8007254:	20000fd0 	.word	0x20000fd0

08007258 <spline>:
 *                double output[29]
 * Return Type  : void
 */
void spline(const float x_data[], const int x_size[2], const float y[10],
            const float xx[29], float output[29])
{
 8007258:	b5b0      	push	{r4, r5, r7, lr}
 800725a:	f5ad 5d05 	sub.w	sp, sp, #8512	; 0x2140
 800725e:	b08a      	sub	sp, #40	; 0x28
 8007260:	af00      	add	r7, sp, #0
 8007262:	f507 74b4 	add.w	r4, r7, #360	; 0x168
 8007266:	f5a4 74ae 	sub.w	r4, r4, #348	; 0x15c
 800726a:	6020      	str	r0, [r4, #0]
 800726c:	f507 70b4 	add.w	r0, r7, #360	; 0x168
 8007270:	f5a0 70b0 	sub.w	r0, r0, #352	; 0x160
 8007274:	6001      	str	r1, [r0, #0]
 8007276:	f507 71b4 	add.w	r1, r7, #360	; 0x168
 800727a:	f5a1 71b2 	sub.w	r1, r1, #356	; 0x164
 800727e:	600a      	str	r2, [r1, #0]
 8007280:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007284:	f5a2 72b4 	sub.w	r2, r2, #360	; 0x168
 8007288:	6013      	str	r3, [r2, #0]
  int md_size_idx_1;
  int nxm1;
  int pp_coefs_size_idx_1;
  int yoffset;
  boolean_T has_endslopes;
  has_endslopes = (x_size[1] + 2 == 10);
 800728a:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800728e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	3304      	adds	r3, #4
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	2b08      	cmp	r3, #8
 800729a:	bf0c      	ite	eq
 800729c:	2301      	moveq	r3, #1
 800729e:	2300      	movne	r3, #0
 80072a0:	b2db      	uxtb	r3, r3
 80072a2:	f507 5204 	add.w	r2, r7, #8448	; 0x2100
 80072a6:	f102 023e 	add.w	r2, r2, #62	; 0x3e
 80072aa:	7013      	strb	r3, [r2, #0]
  if ((x_size[1] <= 2) || ((x_size[1] <= 3) && (!has_endslopes))) {
 80072ac:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80072b0:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	3304      	adds	r3, #4
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	dd11      	ble.n	80072e2 <spline+0x8a>
 80072be:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80072c2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	3304      	adds	r3, #4
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	2b03      	cmp	r3, #3
 80072ce:	f300 814b 	bgt.w	8007568 <spline+0x310>
 80072d2:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 80072d6:	f103 033e 	add.w	r3, r3, #62	; 0x3e
 80072da:	781b      	ldrb	r3, [r3, #0]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	f040 8143 	bne.w	8007568 <spline+0x310>
    if (x_size[1] <= 2) {
 80072e2:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80072e6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	3304      	adds	r3, #4
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2b02      	cmp	r3, #2
 80072f2:	dc6e      	bgt.n	80073d2 <spline+0x17a>
      pp_coefs_size_idx_1 = 2;
 80072f4:	2302      	movs	r3, #2
 80072f6:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80072fa:	f102 020c 	add.w	r2, r2, #12
 80072fe:	6013      	str	r3, [r2, #0]
      pp_coefs_data[0] = (y[1] - y[0]) / (x_data[1] - x_data[0]);
 8007300:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007304:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	3304      	adds	r3, #4
 800730c:	ed93 7a00 	vldr	s14, [r3]
 8007310:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007314:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	edd3 7a00 	vldr	s15, [r3]
 800731e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8007322:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007326:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	3304      	adds	r3, #4
 800732e:	ed93 7a00 	vldr	s14, [r3]
 8007332:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007336:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	edd3 7a00 	vldr	s15, [r3]
 8007340:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007344:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007348:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 800734c:	f103 0308 	add.w	r3, r3, #8
 8007350:	ed43 7a3a 	vstr	s15, [r3, #-232]	; 0xffffff18
      pp_coefs_data[1] = y[0];
 8007354:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007358:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 8007364:	f102 0208 	add.w	r2, r2, #8
 8007368:	f842 3ce4 	str.w	r3, [r2, #-228]
      md_size_idx_1 = x_size[1];
 800736c:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007370:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 800737c:	f102 0214 	add.w	r2, r2, #20
 8007380:	6013      	str	r3, [r2, #0]
      high_i = x_size[1];
 8007382:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007386:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8007392:	f102 0220 	add.w	r2, r2, #32
 8007396:	6013      	str	r3, [r2, #0]
      if (high_i - 1 >= 0) {
 8007398:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800739c:	f103 0320 	add.w	r3, r3, #32
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f341 8014 	ble.w	80083d0 <spline+0x1178>
        memcpy(&md_data[0], &x_data[0], (unsigned int)high_i * sizeof(double));
 80073a8:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80073ac:	f103 0320 	add.w	r3, r3, #32
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	00da      	lsls	r2, r3, #3
 80073b4:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80073b8:	f5a3 71ae 	sub.w	r1, r3, #348	; 0x15c
 80073bc:	f507 5389 	add.w	r3, r7, #4384	; 0x1120
 80073c0:	f103 0308 	add.w	r3, r3, #8
 80073c4:	3b18      	subs	r3, #24
 80073c6:	6809      	ldr	r1, [r1, #0]
 80073c8:	4618      	mov	r0, r3
 80073ca:	f00a f995 	bl	80116f8 <memcpy>
    if (x_size[1] <= 2) {
 80073ce:	f000 bfff 	b.w	80083d0 <spline+0x1178>
      }
    } else {
      pp_coefs_size_idx_1 = 3;
 80073d2:	2303      	movs	r3, #3
 80073d4:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80073d8:	f102 020c 	add.w	r2, r2, #12
 80073dc:	6013      	str	r3, [r2, #0]
      dzdxdx = x_data[1] - x_data[0];
 80073de:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80073e2:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	3304      	adds	r3, #4
 80073ea:	ed93 7a00 	vldr	s14, [r3]
 80073ee:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80073f2:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	edd3 7a00 	vldr	s15, [r3]
 80073fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007400:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 8007404:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8007408:	edc3 7a00 	vstr	s15, [r3]
      r = (y[1] - y[0]) / dzdxdx;
 800740c:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007410:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	3304      	adds	r3, #4
 8007418:	ed93 7a00 	vldr	s14, [r3]
 800741c:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007420:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	edd3 7a00 	vldr	s15, [r3]
 800742a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800742e:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 8007432:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8007436:	ed93 7a00 	vldr	s14, [r3]
 800743a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800743e:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007442:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8007446:	edc3 7a00 	vstr	s15, [r3]
      pp_coefs_data[0] = ((y[2] - y[1]) / (x_data[2] - x_data[1]) - r) /
 800744a:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800744e:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	3308      	adds	r3, #8
 8007456:	ed93 7a00 	vldr	s14, [r3]
 800745a:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800745e:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	3304      	adds	r3, #4
 8007466:	edd3 7a00 	vldr	s15, [r3]
 800746a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800746e:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007472:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	3308      	adds	r3, #8
 800747a:	ed93 7a00 	vldr	s14, [r3]
 800747e:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007482:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	3304      	adds	r3, #4
 800748a:	edd3 7a00 	vldr	s15, [r3]
 800748e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007492:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007496:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800749a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800749e:	edd3 7a00 	vldr	s15, [r3]
 80074a2:	ee77 6a67 	vsub.f32	s13, s14, s15
                         (x_data[2] - x_data[0]);
 80074a6:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80074aa:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	3308      	adds	r3, #8
 80074b2:	ed93 7a00 	vldr	s14, [r3]
 80074b6:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80074ba:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	edd3 7a00 	vldr	s15, [r3]
 80074c4:	ee37 7a67 	vsub.f32	s14, s14, s15
      pp_coefs_data[0] = ((y[2] - y[1]) / (x_data[2] - x_data[1]) - r) /
 80074c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074cc:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 80074d0:	f103 0308 	add.w	r3, r3, #8
 80074d4:	ed43 7a3a 	vstr	s15, [r3, #-232]	; 0xffffff18
      pp_coefs_data[1] = r - pp_coefs_data[0] * dzdxdx;
 80074d8:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 80074dc:	f103 0308 	add.w	r3, r3, #8
 80074e0:	ed13 7a3a 	vldr	s14, [r3, #-232]	; 0xffffff18
 80074e4:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 80074e8:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80074ec:	edd3 7a00 	vldr	s15, [r3]
 80074f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074f4:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80074f8:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80074fc:	ed93 7a00 	vldr	s14, [r3]
 8007500:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007504:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 8007508:	f103 0308 	add.w	r3, r3, #8
 800750c:	ed43 7a39 	vstr	s15, [r3, #-228]	; 0xffffff1c
      pp_coefs_data[2] = y[0];
 8007510:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007514:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 8007520:	f102 0208 	add.w	r2, r2, #8
 8007524:	f842 3ce0 	str.w	r3, [r2, #-224]
      md_size_idx_1 = 2;
 8007528:	2302      	movs	r3, #2
 800752a:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 800752e:	f102 0214 	add.w	r2, r2, #20
 8007532:	6013      	str	r3, [r2, #0]
      md_data[0] = x_data[0];
 8007534:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007538:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 8007544:	f102 0208 	add.w	r2, r2, #8
 8007548:	f842 3c58 	str.w	r3, [r2, #-88]
      md_data[1] = x_data[2];
 800754c:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007550:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	689b      	ldr	r3, [r3, #8]
 8007558:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 800755c:	f102 0208 	add.w	r2, r2, #8
 8007560:	f842 3c54 	str.w	r3, [r2, #-84]
    if (x_size[1] <= 2) {
 8007564:	f000 bf34 	b.w	80083d0 <spline+0x1178>
	  float s_data[10];
	  float dvdf_data[9];
	  float d31;
	  float dnnm2;
    signed char szs_idx_1;
    nxm1 = x_size[1] - 1;
 8007568:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800756c:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	3304      	adds	r3, #4
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	3b01      	subs	r3, #1
 8007578:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 800757c:	f102 0210 	add.w	r2, r2, #16
 8007580:	6013      	str	r3, [r2, #0]
    if (has_endslopes) {
 8007582:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 8007586:	f103 033e 	add.w	r3, r3, #62	; 0x3e
 800758a:	781b      	ldrb	r3, [r3, #0]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d00c      	beq.n	80075aa <spline+0x352>
      szs_idx_1 = 8;
 8007590:	2308      	movs	r3, #8
 8007592:	f507 5204 	add.w	r2, r7, #8448	; 0x2100
 8007596:	f102 023f 	add.w	r2, r2, #63	; 0x3f
 800759a:	7013      	strb	r3, [r2, #0]
      yoffset = 1;
 800759c:	2301      	movs	r3, #1
 800759e:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80075a2:	f102 0208 	add.w	r2, r2, #8
 80075a6:	6013      	str	r3, [r2, #0]
 80075a8:	e00b      	b.n	80075c2 <spline+0x36a>
    } else {
      szs_idx_1 = 10;
 80075aa:	230a      	movs	r3, #10
 80075ac:	f507 5204 	add.w	r2, r7, #8448	; 0x2100
 80075b0:	f102 023f 	add.w	r2, r2, #63	; 0x3f
 80075b4:	7013      	strb	r3, [r2, #0]
      yoffset = 0;
 80075b6:	2300      	movs	r3, #0
 80075b8:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80075bc:	f102 0208 	add.w	r2, r2, #8
 80075c0:	6013      	str	r3, [r2, #0]
    }
    for (low_ip1 = 0; low_ip1 < nxm1; low_ip1++) {
 80075c2:	2300      	movs	r3, #0
 80075c4:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80075c8:	f102 0218 	add.w	r2, r2, #24
 80075cc:	6013      	str	r3, [r2, #0]
 80075ce:	e084      	b.n	80076da <spline+0x482>
      dzdxdx = x_data[low_ip1 + 1] - x_data[low_ip1];
 80075d0:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80075d4:	f103 0318 	add.w	r3, r3, #24
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	3301      	adds	r3, #1
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 80075e2:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80075e6:	6812      	ldr	r2, [r2, #0]
 80075e8:	4413      	add	r3, r2
 80075ea:	ed93 7a00 	vldr	s14, [r3]
 80075ee:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80075f2:	f103 0318 	add.w	r3, r3, #24
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	009b      	lsls	r3, r3, #2
 80075fa:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 80075fe:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8007602:	6812      	ldr	r2, [r2, #0]
 8007604:	4413      	add	r3, r2
 8007606:	edd3 7a00 	vldr	s15, [r3]
 800760a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800760e:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 8007612:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8007616:	edc3 7a00 	vstr	s15, [r3]
      dx_data[low_ip1] = dzdxdx;
 800761a:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800761e:	f5a3 7286 	sub.w	r2, r3, #268	; 0x10c
 8007622:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007626:	f103 0318 	add.w	r3, r3, #24
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	009b      	lsls	r3, r3, #2
 800762e:	4413      	add	r3, r2
 8007630:	f507 5204 	add.w	r2, r7, #8448	; 0x2100
 8007634:	f102 0238 	add.w	r2, r2, #56	; 0x38
 8007638:	6812      	ldr	r2, [r2, #0]
 800763a:	601a      	str	r2, [r3, #0]
      high_i = yoffset + low_ip1;
 800763c:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007640:	f103 0308 	add.w	r3, r3, #8
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800764a:	f103 0318 	add.w	r3, r3, #24
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4413      	add	r3, r2
 8007652:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8007656:	f102 0220 	add.w	r2, r2, #32
 800765a:	6013      	str	r3, [r2, #0]
      dvdf_data[low_ip1] = (y[high_i + 1] - y[high_i]) / dzdxdx;
 800765c:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007660:	f103 0320 	add.w	r3, r3, #32
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	3301      	adds	r3, #1
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 800766e:	f5a2 72b2 	sub.w	r2, r2, #356	; 0x164
 8007672:	6812      	ldr	r2, [r2, #0]
 8007674:	4413      	add	r3, r2
 8007676:	ed93 7a00 	vldr	s14, [r3]
 800767a:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800767e:	f103 0320 	add.w	r3, r3, #32
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 800768a:	f5a2 72b2 	sub.w	r2, r2, #356	; 0x164
 800768e:	6812      	ldr	r2, [r2, #0]
 8007690:	4413      	add	r3, r2
 8007692:	edd3 7a00 	vldr	s15, [r3]
 8007696:	ee77 6a67 	vsub.f32	s13, s14, s15
 800769a:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 800769e:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80076a2:	ed93 7a00 	vldr	s14, [r3]
 80076a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076aa:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80076ae:	f5a3 72ac 	sub.w	r2, r3, #344	; 0x158
 80076b2:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80076b6:	f103 0318 	add.w	r3, r3, #24
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	009b      	lsls	r3, r3, #2
 80076be:	4413      	add	r3, r2
 80076c0:	edc3 7a00 	vstr	s15, [r3]
    for (low_ip1 = 0; low_ip1 < nxm1; low_ip1++) {
 80076c4:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80076c8:	f103 0318 	add.w	r3, r3, #24
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	3301      	adds	r3, #1
 80076d0:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80076d4:	f102 0218 	add.w	r2, r2, #24
 80076d8:	6013      	str	r3, [r2, #0]
 80076da:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80076de:	f103 0318 	add.w	r3, r3, #24
 80076e2:	681a      	ldr	r2, [r3, #0]
 80076e4:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80076e8:	f103 0310 	add.w	r3, r3, #16
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	429a      	cmp	r2, r3
 80076f0:	f6ff af6e 	blt.w	80075d0 <spline+0x378>
    }
    for (low_ip1 = 2; low_ip1 <= nxm1; low_ip1++) {
 80076f4:	2302      	movs	r3, #2
 80076f6:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80076fa:	f102 0218 	add.w	r2, r2, #24
 80076fe:	6013      	str	r3, [r2, #0]
 8007700:	e05a      	b.n	80077b8 <spline+0x560>
      s_data[low_ip1 - 1] =
          3.0 * (dx_data[low_ip1 - 1] * dvdf_data[low_ip1 - 2] +
 8007702:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007706:	f103 0318 	add.w	r3, r3, #24
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	3b01      	subs	r3, #1
 800770e:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007712:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	4413      	add	r3, r2
 800771a:	ed93 7a00 	vldr	s14, [r3]
 800771e:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007722:	f103 0318 	add.w	r3, r3, #24
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	3b02      	subs	r3, #2
 800772a:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 800772e:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8007732:	009b      	lsls	r3, r3, #2
 8007734:	4413      	add	r3, r2
 8007736:	edd3 7a00 	vldr	s15, [r3]
 800773a:	ee27 7a27 	vmul.f32	s14, s14, s15
                 dx_data[low_ip1 - 2] * dvdf_data[low_ip1 - 1]);
 800773e:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007742:	f103 0318 	add.w	r3, r3, #24
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	3b02      	subs	r3, #2
 800774a:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 800774e:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8007752:	009b      	lsls	r3, r3, #2
 8007754:	4413      	add	r3, r2
 8007756:	edd3 6a00 	vldr	s13, [r3]
 800775a:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800775e:	f103 0318 	add.w	r3, r3, #24
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	3b01      	subs	r3, #1
 8007766:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 800776a:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800776e:	009b      	lsls	r3, r3, #2
 8007770:	4413      	add	r3, r2
 8007772:	edd3 7a00 	vldr	s15, [r3]
 8007776:	ee66 7aa7 	vmul.f32	s15, s13, s15
          3.0 * (dx_data[low_ip1 - 1] * dvdf_data[low_ip1 - 2] +
 800777a:	ee77 7a27 	vadd.f32	s15, s14, s15
      s_data[low_ip1 - 1] =
 800777e:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007782:	f103 0318 	add.w	r3, r3, #24
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	3b01      	subs	r3, #1
          3.0 * (dx_data[low_ip1 - 1] * dvdf_data[low_ip1 - 2] +
 800778a:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800778e:	ee67 7a87 	vmul.f32	s15, s15, s14
      s_data[low_ip1 - 1] =
 8007792:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007796:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 800779a:	009b      	lsls	r3, r3, #2
 800779c:	4413      	add	r3, r2
 800779e:	edc3 7a00 	vstr	s15, [r3]
    for (low_ip1 = 2; low_ip1 <= nxm1; low_ip1++) {
 80077a2:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80077a6:	f103 0318 	add.w	r3, r3, #24
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	3301      	adds	r3, #1
 80077ae:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80077b2:	f102 0218 	add.w	r2, r2, #24
 80077b6:	6013      	str	r3, [r2, #0]
 80077b8:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80077bc:	f103 0318 	add.w	r3, r3, #24
 80077c0:	681a      	ldr	r2, [r3, #0]
 80077c2:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80077c6:	f103 0310 	add.w	r3, r3, #16
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	dd98      	ble.n	8007702 <spline+0x4aa>
    }
    if (has_endslopes) {
 80077d0:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 80077d4:	f103 033e 	add.w	r3, r3, #62	; 0x3e
 80077d8:	781b      	ldrb	r3, [r3, #0]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d054      	beq.n	8007888 <spline+0x630>
      d31 = 0.0;
 80077de:	f04f 0300 	mov.w	r3, #0
 80077e2:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80077e6:	f102 0204 	add.w	r2, r2, #4
 80077ea:	6013      	str	r3, [r2, #0]
      dnnm2 = 0.0;
 80077ec:	f04f 0300 	mov.w	r3, #0
 80077f0:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80077f4:	6013      	str	r3, [r2, #0]
      s_data[0] = y[0] * dx_data[1];
 80077f6:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80077fa:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	ed93 7a00 	vldr	s14, [r3]
 8007804:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007808:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800780c:	edd3 7a01 	vldr	s15, [r3, #4]
 8007810:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007814:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007818:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800781c:	edc3 7a00 	vstr	s15, [r3]
      s_data[x_size[1] - 1] = dx_data[x_size[1] - 3] * y[x_size[1] + 1];
 8007820:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007824:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	3304      	adds	r3, #4
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	3b03      	subs	r3, #3
 8007830:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007834:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	4413      	add	r3, r2
 800783c:	ed93 7a00 	vldr	s14, [r3]
 8007840:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007844:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	3304      	adds	r3, #4
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	3301      	adds	r3, #1
 8007850:	009b      	lsls	r3, r3, #2
 8007852:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007856:	f5a2 72b2 	sub.w	r2, r2, #356	; 0x164
 800785a:	6812      	ldr	r2, [r2, #0]
 800785c:	4413      	add	r3, r2
 800785e:	edd3 7a00 	vldr	s15, [r3]
 8007862:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007866:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	3304      	adds	r3, #4
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	3b01      	subs	r3, #1
 8007872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007876:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 800787a:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 800787e:	009b      	lsls	r3, r3, #2
 8007880:	4413      	add	r3, r2
 8007882:	edc3 7a00 	vstr	s15, [r3]
 8007886:	e173      	b.n	8007b70 <spline+0x918>
    } else {
      d31 = x_data[2] - x_data[0];
 8007888:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800788c:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	3308      	adds	r3, #8
 8007894:	ed93 7a00 	vldr	s14, [r3]
 8007898:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800789c:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	edd3 7a00 	vldr	s15, [r3]
 80078a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80078aa:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80078ae:	f103 0304 	add.w	r3, r3, #4
 80078b2:	edc3 7a00 	vstr	s15, [r3]
      dnnm2 = x_data[x_size[1] - 1] - x_data[x_size[1] - 3];
 80078b6:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80078ba:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	3304      	adds	r3, #4
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80078c8:	3b01      	subs	r3, #1
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 80078d0:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80078d4:	6812      	ldr	r2, [r2, #0]
 80078d6:	4413      	add	r3, r2
 80078d8:	ed93 7a00 	vldr	s14, [r3]
 80078dc:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80078e0:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	3304      	adds	r3, #4
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80078ee:	3b03      	subs	r3, #3
 80078f0:	009b      	lsls	r3, r3, #2
 80078f2:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 80078f6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80078fa:	6812      	ldr	r2, [r2, #0]
 80078fc:	4413      	add	r3, r2
 80078fe:	edd3 7a00 	vldr	s15, [r3]
 8007902:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007906:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800790a:	edc3 7a00 	vstr	s15, [r3]
      s_data[0] = ((dx_data[0] + 2.0 * d31) * dx_data[1] * dvdf_data[0] +
 800790e:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007912:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4618      	mov	r0, r3
 800791a:	f7f8 fe3d 	bl	8000598 <__aeabi_f2d>
 800791e:	4604      	mov	r4, r0
 8007920:	460d      	mov	r5, r1
 8007922:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007926:	f103 0304 	add.w	r3, r3, #4
 800792a:	6818      	ldr	r0, [r3, #0]
 800792c:	f7f8 fe34 	bl	8000598 <__aeabi_f2d>
 8007930:	4602      	mov	r2, r0
 8007932:	460b      	mov	r3, r1
 8007934:	f7f8 fcd2 	bl	80002dc <__adddf3>
 8007938:	4602      	mov	r2, r0
 800793a:	460b      	mov	r3, r1
 800793c:	4620      	mov	r0, r4
 800793e:	4629      	mov	r1, r5
 8007940:	f7f8 fccc 	bl	80002dc <__adddf3>
 8007944:	4602      	mov	r2, r0
 8007946:	460b      	mov	r3, r1
 8007948:	4614      	mov	r4, r2
 800794a:	461d      	mov	r5, r3
 800794c:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007950:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	4618      	mov	r0, r3
 8007958:	f7f8 fe1e 	bl	8000598 <__aeabi_f2d>
 800795c:	4602      	mov	r2, r0
 800795e:	460b      	mov	r3, r1
 8007960:	4620      	mov	r0, r4
 8007962:	4629      	mov	r1, r5
 8007964:	f7f8 fe70 	bl	8000648 <__aeabi_dmul>
 8007968:	4602      	mov	r2, r0
 800796a:	460b      	mov	r3, r1
 800796c:	4614      	mov	r4, r2
 800796e:	461d      	mov	r5, r3
 8007970:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007974:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	4618      	mov	r0, r3
 800797c:	f7f8 fe0c 	bl	8000598 <__aeabi_f2d>
 8007980:	4602      	mov	r2, r0
 8007982:	460b      	mov	r3, r1
 8007984:	4620      	mov	r0, r4
 8007986:	4629      	mov	r1, r5
 8007988:	f7f8 fe5e 	bl	8000648 <__aeabi_dmul>
 800798c:	4602      	mov	r2, r0
 800798e:	460b      	mov	r3, r1
 8007990:	4614      	mov	r4, r2
 8007992:	461d      	mov	r5, r3
                   dx_data[0] * dx_data[0] * dvdf_data[1]) /
 8007994:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007998:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800799c:	ed93 7a00 	vldr	s14, [r3]
 80079a0:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80079a4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80079a8:	edd3 7a00 	vldr	s15, [r3]
 80079ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80079b0:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80079b4:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 80079b8:	edd3 7a01 	vldr	s15, [r3, #4]
 80079bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079c0:	ee17 0a90 	vmov	r0, s15
 80079c4:	f7f8 fde8 	bl	8000598 <__aeabi_f2d>
 80079c8:	4602      	mov	r2, r0
 80079ca:	460b      	mov	r3, r1
      s_data[0] = ((dx_data[0] + 2.0 * d31) * dx_data[1] * dvdf_data[0] +
 80079cc:	4620      	mov	r0, r4
 80079ce:	4629      	mov	r1, r5
 80079d0:	f7f8 fc84 	bl	80002dc <__adddf3>
 80079d4:	4602      	mov	r2, r0
 80079d6:	460b      	mov	r3, r1
 80079d8:	4614      	mov	r4, r2
 80079da:	461d      	mov	r5, r3
                   dx_data[0] * dx_data[0] * dvdf_data[1]) /
 80079dc:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80079e0:	f103 0304 	add.w	r3, r3, #4
 80079e4:	6818      	ldr	r0, [r3, #0]
 80079e6:	f7f8 fdd7 	bl	8000598 <__aeabi_f2d>
 80079ea:	4602      	mov	r2, r0
 80079ec:	460b      	mov	r3, r1
 80079ee:	4620      	mov	r0, r4
 80079f0:	4629      	mov	r1, r5
 80079f2:	f7f8 ff53 	bl	800089c <__aeabi_ddiv>
 80079f6:	4602      	mov	r2, r0
 80079f8:	460b      	mov	r3, r1
 80079fa:	4610      	mov	r0, r2
 80079fc:	4619      	mov	r1, r3
 80079fe:	f7f9 f8fb 	bl	8000bf8 <__aeabi_d2f>
 8007a02:	4602      	mov	r2, r0
      s_data[0] = ((dx_data[0] + 2.0 * d31) * dx_data[1] * dvdf_data[0] +
 8007a04:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007a08:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8007a0c:	601a      	str	r2, [r3, #0]
                  d31;
      dzdxdx = dx_data[x_size[1] - 2];
 8007a0e:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007a12:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	3304      	adds	r3, #4
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	3b02      	subs	r3, #2
 8007a1e:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007a22:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8007a26:	009b      	lsls	r3, r3, #2
 8007a28:	4413      	add	r3, r2
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f507 5204 	add.w	r2, r7, #8448	; 0x2100
 8007a30:	f102 0238 	add.w	r2, r2, #56	; 0x38
 8007a34:	6013      	str	r3, [r2, #0]
      s_data[x_size[1] - 1] = ((dzdxdx + 2.0 * dnnm2) * dx_data[x_size[1] - 3] *
 8007a36:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 8007a3a:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8007a3e:	6818      	ldr	r0, [r3, #0]
 8007a40:	f7f8 fdaa 	bl	8000598 <__aeabi_f2d>
 8007a44:	4604      	mov	r4, r0
 8007a46:	460d      	mov	r5, r1
 8007a48:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007a4c:	6818      	ldr	r0, [r3, #0]
 8007a4e:	f7f8 fda3 	bl	8000598 <__aeabi_f2d>
 8007a52:	4602      	mov	r2, r0
 8007a54:	460b      	mov	r3, r1
 8007a56:	f7f8 fc41 	bl	80002dc <__adddf3>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	460b      	mov	r3, r1
 8007a5e:	4620      	mov	r0, r4
 8007a60:	4629      	mov	r1, r5
 8007a62:	f7f8 fc3b 	bl	80002dc <__adddf3>
 8007a66:	4602      	mov	r2, r0
 8007a68:	460b      	mov	r3, r1
 8007a6a:	4614      	mov	r4, r2
 8007a6c:	461d      	mov	r5, r3
 8007a6e:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007a72:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	3304      	adds	r3, #4
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	3b03      	subs	r3, #3
 8007a7e:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007a82:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	4413      	add	r3, r2
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	f7f8 fd83 	bl	8000598 <__aeabi_f2d>
 8007a92:	4602      	mov	r2, r0
 8007a94:	460b      	mov	r3, r1
 8007a96:	4620      	mov	r0, r4
 8007a98:	4629      	mov	r1, r5
 8007a9a:	f7f8 fdd5 	bl	8000648 <__aeabi_dmul>
 8007a9e:	4602      	mov	r2, r0
 8007aa0:	460b      	mov	r3, r1
 8007aa2:	4614      	mov	r4, r2
 8007aa4:	461d      	mov	r5, r3
                                   dvdf_data[x_size[1] - 2] +
 8007aa6:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007aaa:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	3304      	adds	r3, #4
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	3b02      	subs	r3, #2
 8007ab6:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007aba:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8007abe:	009b      	lsls	r3, r3, #2
 8007ac0:	4413      	add	r3, r2
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f7f8 fd67 	bl	8000598 <__aeabi_f2d>
 8007aca:	4602      	mov	r2, r0
 8007acc:	460b      	mov	r3, r1
      s_data[x_size[1] - 1] = ((dzdxdx + 2.0 * dnnm2) * dx_data[x_size[1] - 3] *
 8007ace:	4620      	mov	r0, r4
 8007ad0:	4629      	mov	r1, r5
 8007ad2:	f7f8 fdb9 	bl	8000648 <__aeabi_dmul>
 8007ad6:	4602      	mov	r2, r0
 8007ad8:	460b      	mov	r3, r1
 8007ada:	4614      	mov	r4, r2
 8007adc:	461d      	mov	r5, r3
                               dzdxdx * dzdxdx * dvdf_data[x_size[1] - 3]) /
 8007ade:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 8007ae2:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8007ae6:	edd3 7a00 	vldr	s15, [r3]
 8007aea:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8007aee:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007af2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	3304      	adds	r3, #4
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	3b03      	subs	r3, #3
 8007afe:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007b02:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8007b06:	009b      	lsls	r3, r3, #2
 8007b08:	4413      	add	r3, r2
 8007b0a:	edd3 7a00 	vldr	s15, [r3]
 8007b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b12:	ee17 0a90 	vmov	r0, s15
 8007b16:	f7f8 fd3f 	bl	8000598 <__aeabi_f2d>
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	460b      	mov	r3, r1
                                   dvdf_data[x_size[1] - 2] +
 8007b1e:	4620      	mov	r0, r4
 8007b20:	4629      	mov	r1, r5
 8007b22:	f7f8 fbdb 	bl	80002dc <__adddf3>
 8007b26:	4602      	mov	r2, r0
 8007b28:	460b      	mov	r3, r1
 8007b2a:	4614      	mov	r4, r2
 8007b2c:	461d      	mov	r5, r3
                               dzdxdx * dzdxdx * dvdf_data[x_size[1] - 3]) /
 8007b2e:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007b32:	6818      	ldr	r0, [r3, #0]
 8007b34:	f7f8 fd30 	bl	8000598 <__aeabi_f2d>
 8007b38:	4602      	mov	r2, r0
 8007b3a:	460b      	mov	r3, r1
 8007b3c:	4620      	mov	r0, r4
 8007b3e:	4629      	mov	r1, r5
 8007b40:	f7f8 feac 	bl	800089c <__aeabi_ddiv>
 8007b44:	4602      	mov	r2, r0
 8007b46:	460b      	mov	r3, r1
 8007b48:	4610      	mov	r0, r2
 8007b4a:	4619      	mov	r1, r3
      s_data[x_size[1] - 1] = ((dzdxdx + 2.0 * dnnm2) * dx_data[x_size[1] - 3] *
 8007b4c:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007b50:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	3304      	adds	r3, #4
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	1e5c      	subs	r4, r3, #1
                               dzdxdx * dzdxdx * dvdf_data[x_size[1] - 3]) /
 8007b5c:	f7f9 f84c 	bl	8000bf8 <__aeabi_d2f>
 8007b60:	4601      	mov	r1, r0
      s_data[x_size[1] - 1] = ((dzdxdx + 2.0 * dnnm2) * dx_data[x_size[1] - 3] *
 8007b62:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007b66:	f5a3 729a 	sub.w	r2, r3, #308	; 0x134
 8007b6a:	00a3      	lsls	r3, r4, #2
 8007b6c:	4413      	add	r3, r2
 8007b6e:	6019      	str	r1, [r3, #0]
                              dnnm2;
    }
    md_data[0] = dx_data[1];
 8007b70:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007b74:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007b78:	685b      	ldr	r3, [r3, #4]
 8007b7a:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 8007b7e:	f102 0208 	add.w	r2, r2, #8
 8007b82:	f842 3c58 	str.w	r3, [r2, #-88]
    dzdxdx = dx_data[x_size[1] - 3];
 8007b86:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007b8a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	3304      	adds	r3, #4
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	3b03      	subs	r3, #3
 8007b96:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007b9a:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	4413      	add	r3, r2
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f507 5204 	add.w	r2, r7, #8448	; 0x2100
 8007ba8:	f102 0238 	add.w	r2, r2, #56	; 0x38
 8007bac:	6013      	str	r3, [r2, #0]
    md_data[x_size[1] - 1] = dzdxdx;
 8007bae:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007bb2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	3304      	adds	r3, #4
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	3b01      	subs	r3, #1
 8007bbe:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 8007bc2:	f102 0208 	add.w	r2, r2, #8
 8007bc6:	009b      	lsls	r3, r3, #2
 8007bc8:	4413      	add	r3, r2
 8007bca:	3b58      	subs	r3, #88	; 0x58
 8007bcc:	f507 5204 	add.w	r2, r7, #8448	; 0x2100
 8007bd0:	f102 0238 	add.w	r2, r2, #56	; 0x38
 8007bd4:	6812      	ldr	r2, [r2, #0]
 8007bd6:	601a      	str	r2, [r3, #0]
    for (low_ip1 = 2; low_ip1 <= nxm1; low_ip1++) {
 8007bd8:	2302      	movs	r3, #2
 8007bda:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8007bde:	f102 0218 	add.w	r2, r2, #24
 8007be2:	6013      	str	r3, [r2, #0]
 8007be4:	e039      	b.n	8007c5a <spline+0xa02>
      md_data[low_ip1 - 1] =
          2.0 * (dx_data[low_ip1 - 1] + dx_data[low_ip1 - 2]);
 8007be6:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007bea:	f103 0318 	add.w	r3, r3, #24
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	3b01      	subs	r3, #1
 8007bf2:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007bf6:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8007bfa:	009b      	lsls	r3, r3, #2
 8007bfc:	4413      	add	r3, r2
 8007bfe:	ed93 7a00 	vldr	s14, [r3]
 8007c02:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007c06:	f103 0318 	add.w	r3, r3, #24
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	3b02      	subs	r3, #2
 8007c0e:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007c12:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	4413      	add	r3, r2
 8007c1a:	edd3 7a00 	vldr	s15, [r3]
 8007c1e:	ee77 7a27 	vadd.f32	s15, s14, s15
      md_data[low_ip1 - 1] =
 8007c22:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007c26:	f103 0318 	add.w	r3, r3, #24
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	3b01      	subs	r3, #1
          2.0 * (dx_data[low_ip1 - 1] + dx_data[low_ip1 - 2]);
 8007c2e:	ee77 7aa7 	vadd.f32	s15, s15, s15
      md_data[low_ip1 - 1] =
 8007c32:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 8007c36:	f102 0208 	add.w	r2, r2, #8
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	4413      	add	r3, r2
 8007c3e:	3b58      	subs	r3, #88	; 0x58
 8007c40:	edc3 7a00 	vstr	s15, [r3]
    for (low_ip1 = 2; low_ip1 <= nxm1; low_ip1++) {
 8007c44:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007c48:	f103 0318 	add.w	r3, r3, #24
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	3301      	adds	r3, #1
 8007c50:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8007c54:	f102 0218 	add.w	r2, r2, #24
 8007c58:	6013      	str	r3, [r2, #0]
 8007c5a:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007c5e:	f103 0318 	add.w	r3, r3, #24
 8007c62:	681a      	ldr	r2, [r3, #0]
 8007c64:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007c68:	f103 0310 	add.w	r3, r3, #16
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	ddb9      	ble.n	8007be6 <spline+0x98e>
    }
    r = dx_data[1] / md_data[0];
 8007c72:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007c76:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007c7a:	edd3 6a01 	vldr	s13, [r3, #4]
 8007c7e:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 8007c82:	f103 0308 	add.w	r3, r3, #8
 8007c86:	ed13 7a16 	vldr	s14, [r3, #-88]	; 0xffffffa8
 8007c8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c8e:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007c92:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8007c96:	edc3 7a00 	vstr	s15, [r3]
    md_data[1] -= r * d31;
 8007c9a:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 8007c9e:	f103 0308 	add.w	r3, r3, #8
 8007ca2:	ed13 7a15 	vldr	s14, [r3, #-84]	; 0xffffffac
 8007ca6:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007caa:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8007cae:	edd3 6a00 	vldr	s13, [r3]
 8007cb2:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007cb6:	f103 0304 	add.w	r3, r3, #4
 8007cba:	edd3 7a00 	vldr	s15, [r3]
 8007cbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007cc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007cc6:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 8007cca:	f103 0308 	add.w	r3, r3, #8
 8007cce:	ed43 7a15 	vstr	s15, [r3, #-84]	; 0xffffffac
    s_data[1] -= r * s_data[0];
 8007cd2:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007cd6:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8007cda:	ed93 7a01 	vldr	s14, [r3, #4]
 8007cde:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007ce2:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8007ce6:	edd3 6a00 	vldr	s13, [r3]
 8007cea:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007cee:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8007cf2:	edd3 7a00 	vldr	s15, [r3]
 8007cf6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007cfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007cfe:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007d02:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8007d06:	edc3 7a01 	vstr	s15, [r3, #4]
    for (low_ip1 = 3; low_ip1 <= nxm1; low_ip1++) {
 8007d0a:	2303      	movs	r3, #3
 8007d0c:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8007d10:	f102 0218 	add.w	r2, r2, #24
 8007d14:	6013      	str	r3, [r2, #0]
 8007d16:	e099      	b.n	8007e4c <spline+0xbf4>
      r = dx_data[low_ip1 - 1] / md_data[low_ip1 - 2];
 8007d18:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007d1c:	f103 0318 	add.w	r3, r3, #24
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	3b01      	subs	r3, #1
 8007d24:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007d28:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8007d2c:	009b      	lsls	r3, r3, #2
 8007d2e:	4413      	add	r3, r2
 8007d30:	edd3 6a00 	vldr	s13, [r3]
 8007d34:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007d38:	f103 0318 	add.w	r3, r3, #24
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	3b02      	subs	r3, #2
 8007d40:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 8007d44:	f102 0208 	add.w	r2, r2, #8
 8007d48:	009b      	lsls	r3, r3, #2
 8007d4a:	4413      	add	r3, r2
 8007d4c:	3b58      	subs	r3, #88	; 0x58
 8007d4e:	ed93 7a00 	vldr	s14, [r3]
 8007d52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d56:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007d5a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8007d5e:	edc3 7a00 	vstr	s15, [r3]
      md_data[low_ip1 - 1] -= r * dx_data[low_ip1 - 3];
 8007d62:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007d66:	f103 0318 	add.w	r3, r3, #24
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	3b01      	subs	r3, #1
 8007d6e:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 8007d72:	f102 0208 	add.w	r2, r2, #8
 8007d76:	009b      	lsls	r3, r3, #2
 8007d78:	4413      	add	r3, r2
 8007d7a:	3b58      	subs	r3, #88	; 0x58
 8007d7c:	ed93 7a00 	vldr	s14, [r3]
 8007d80:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007d84:	f103 0318 	add.w	r3, r3, #24
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	3b03      	subs	r3, #3
 8007d8c:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007d90:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8007d94:	009b      	lsls	r3, r3, #2
 8007d96:	4413      	add	r3, r2
 8007d98:	edd3 6a00 	vldr	s13, [r3]
 8007d9c:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007da0:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8007da4:	edd3 7a00 	vldr	s15, [r3]
 8007da8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007dac:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007db0:	f103 0318 	add.w	r3, r3, #24
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	3b01      	subs	r3, #1
 8007db8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007dbc:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 8007dc0:	f102 0208 	add.w	r2, r2, #8
 8007dc4:	009b      	lsls	r3, r3, #2
 8007dc6:	4413      	add	r3, r2
 8007dc8:	3b58      	subs	r3, #88	; 0x58
 8007dca:	edc3 7a00 	vstr	s15, [r3]
      s_data[low_ip1 - 1] -= r * s_data[low_ip1 - 2];
 8007dce:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007dd2:	f103 0318 	add.w	r3, r3, #24
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	3b01      	subs	r3, #1
 8007dda:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007dde:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	4413      	add	r3, r2
 8007de6:	ed93 7a00 	vldr	s14, [r3]
 8007dea:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007dee:	f103 0318 	add.w	r3, r3, #24
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	3b02      	subs	r3, #2
 8007df6:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007dfa:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8007dfe:	009b      	lsls	r3, r3, #2
 8007e00:	4413      	add	r3, r2
 8007e02:	edd3 6a00 	vldr	s13, [r3]
 8007e06:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007e0a:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8007e0e:	edd3 7a00 	vldr	s15, [r3]
 8007e12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007e16:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007e1a:	f103 0318 	add.w	r3, r3, #24
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	3b01      	subs	r3, #1
 8007e22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007e26:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007e2a:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8007e2e:	009b      	lsls	r3, r3, #2
 8007e30:	4413      	add	r3, r2
 8007e32:	edc3 7a00 	vstr	s15, [r3]
    for (low_ip1 = 3; low_ip1 <= nxm1; low_ip1++) {
 8007e36:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007e3a:	f103 0318 	add.w	r3, r3, #24
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	3301      	adds	r3, #1
 8007e42:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8007e46:	f102 0218 	add.w	r2, r2, #24
 8007e4a:	6013      	str	r3, [r2, #0]
 8007e4c:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007e50:	f103 0318 	add.w	r3, r3, #24
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007e5a:	f103 0310 	add.w	r3, r3, #16
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	429a      	cmp	r2, r3
 8007e62:	f77f af59 	ble.w	8007d18 <spline+0xac0>
    }
    r = dnnm2 / md_data[x_size[1] - 2];
 8007e66:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007e6a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	3304      	adds	r3, #4
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	3b02      	subs	r3, #2
 8007e76:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 8007e7a:	f102 0208 	add.w	r2, r2, #8
 8007e7e:	009b      	lsls	r3, r3, #2
 8007e80:	4413      	add	r3, r2
 8007e82:	3b58      	subs	r3, #88	; 0x58
 8007e84:	ed93 7a00 	vldr	s14, [r3]
 8007e88:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007e8c:	edd3 6a00 	vldr	s13, [r3]
 8007e90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007e94:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007e98:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8007e9c:	edc3 7a00 	vstr	s15, [r3]
    md_data[x_size[1] - 1] -= r * dzdxdx;
 8007ea0:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007ea4:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	3304      	adds	r3, #4
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	3b01      	subs	r3, #1
 8007eb0:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 8007eb4:	f102 0208 	add.w	r2, r2, #8
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	4413      	add	r3, r2
 8007ebc:	3b58      	subs	r3, #88	; 0x58
 8007ebe:	ed93 7a00 	vldr	s14, [r3]
 8007ec2:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007ec6:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8007eca:	edd3 6a00 	vldr	s13, [r3]
 8007ece:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 8007ed2:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8007ed6:	edd3 7a00 	vldr	s15, [r3]
 8007eda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007ede:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007ee2:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	3304      	adds	r3, #4
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	3b01      	subs	r3, #1
 8007eee:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007ef2:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 8007ef6:	f102 0208 	add.w	r2, r2, #8
 8007efa:	009b      	lsls	r3, r3, #2
 8007efc:	4413      	add	r3, r2
 8007efe:	3b58      	subs	r3, #88	; 0x58
 8007f00:	edc3 7a00 	vstr	s15, [r3]
    s_data[x_size[1] - 1] -= r * s_data[x_size[1] - 2];
 8007f04:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007f08:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	3304      	adds	r3, #4
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	3b01      	subs	r3, #1
 8007f14:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007f18:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8007f1c:	009b      	lsls	r3, r3, #2
 8007f1e:	4413      	add	r3, r2
 8007f20:	ed93 7a00 	vldr	s14, [r3]
 8007f24:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007f28:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	3304      	adds	r3, #4
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	3b02      	subs	r3, #2
 8007f34:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007f38:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8007f3c:	009b      	lsls	r3, r3, #2
 8007f3e:	4413      	add	r3, r2
 8007f40:	edd3 6a00 	vldr	s13, [r3]
 8007f44:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007f48:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8007f4c:	edd3 7a00 	vldr	s15, [r3]
 8007f50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007f54:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007f58:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	3304      	adds	r3, #4
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	3b01      	subs	r3, #1
 8007f64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007f68:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007f6c:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8007f70:	009b      	lsls	r3, r3, #2
 8007f72:	4413      	add	r3, r2
 8007f74:	edc3 7a00 	vstr	s15, [r3]
    s_data[x_size[1] - 1] /= md_data[x_size[1] - 1];
 8007f78:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007f7c:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	3304      	adds	r3, #4
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	3b01      	subs	r3, #1
 8007f88:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007f8c:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8007f90:	009b      	lsls	r3, r3, #2
 8007f92:	4413      	add	r3, r2
 8007f94:	edd3 6a00 	vldr	s13, [r3]
 8007f98:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007f9c:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	3304      	adds	r3, #4
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	3b01      	subs	r3, #1
 8007fa8:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 8007fac:	f102 0208 	add.w	r2, r2, #8
 8007fb0:	009b      	lsls	r3, r3, #2
 8007fb2:	4413      	add	r3, r2
 8007fb4:	3b58      	subs	r3, #88	; 0x58
 8007fb6:	ed93 7a00 	vldr	s14, [r3]
 8007fba:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8007fbe:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	3304      	adds	r3, #4
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	3b01      	subs	r3, #1
 8007fca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007fce:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8007fd2:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8007fd6:	009b      	lsls	r3, r3, #2
 8007fd8:	4413      	add	r3, r2
 8007fda:	edc3 7a00 	vstr	s15, [r3]
    for (low_ip1 = nxm1; low_ip1 >= 2; low_ip1--) {
 8007fde:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007fe2:	f103 0310 	add.w	r3, r3, #16
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8007fec:	f102 0218 	add.w	r2, r2, #24
 8007ff0:	6013      	str	r3, [r2, #0]
 8007ff2:	e056      	b.n	80080a2 <spline+0xe4a>
      s_data[low_ip1 - 1] =
          (s_data[low_ip1 - 1] - dx_data[low_ip1 - 2] * s_data[low_ip1]) /
 8007ff4:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8007ff8:	f103 0318 	add.w	r3, r3, #24
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	3b01      	subs	r3, #1
 8008000:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8008004:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8008008:	009b      	lsls	r3, r3, #2
 800800a:	4413      	add	r3, r2
 800800c:	ed93 7a00 	vldr	s14, [r3]
 8008010:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008014:	f103 0318 	add.w	r3, r3, #24
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	3b02      	subs	r3, #2
 800801c:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8008020:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8008024:	009b      	lsls	r3, r3, #2
 8008026:	4413      	add	r3, r2
 8008028:	edd3 6a00 	vldr	s13, [r3]
 800802c:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8008030:	f5a3 729a 	sub.w	r2, r3, #308	; 0x134
 8008034:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008038:	f103 0318 	add.w	r3, r3, #24
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	009b      	lsls	r3, r3, #2
 8008040:	4413      	add	r3, r2
 8008042:	edd3 7a00 	vldr	s15, [r3]
 8008046:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800804a:	ee77 6a67 	vsub.f32	s13, s14, s15
          md_data[low_ip1 - 1];
 800804e:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008052:	f103 0318 	add.w	r3, r3, #24
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	3b01      	subs	r3, #1
 800805a:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 800805e:	f102 0208 	add.w	r2, r2, #8
 8008062:	009b      	lsls	r3, r3, #2
 8008064:	4413      	add	r3, r2
 8008066:	3b58      	subs	r3, #88	; 0x58
 8008068:	ed93 7a00 	vldr	s14, [r3]
      s_data[low_ip1 - 1] =
 800806c:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008070:	f103 0318 	add.w	r3, r3, #24
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	3b01      	subs	r3, #1
          (s_data[low_ip1 - 1] - dx_data[low_ip1 - 2] * s_data[low_ip1]) /
 8008078:	eec6 7a87 	vdiv.f32	s15, s13, s14
      s_data[low_ip1 - 1] =
 800807c:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8008080:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8008084:	009b      	lsls	r3, r3, #2
 8008086:	4413      	add	r3, r2
 8008088:	edc3 7a00 	vstr	s15, [r3]
    for (low_ip1 = nxm1; low_ip1 >= 2; low_ip1--) {
 800808c:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008090:	f103 0318 	add.w	r3, r3, #24
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	3b01      	subs	r3, #1
 8008098:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 800809c:	f102 0218 	add.w	r2, r2, #24
 80080a0:	6013      	str	r3, [r2, #0]
 80080a2:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80080a6:	f103 0318 	add.w	r3, r3, #24
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	dca1      	bgt.n	8007ff4 <spline+0xd9c>
    }
    s_data[0] = (s_data[0] - d31 * s_data[1]) / md_data[0];
 80080b0:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80080b4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80080b8:	ed93 7a00 	vldr	s14, [r3]
 80080bc:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80080c0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80080c4:	edd3 6a01 	vldr	s13, [r3, #4]
 80080c8:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80080cc:	f103 0304 	add.w	r3, r3, #4
 80080d0:	edd3 7a00 	vldr	s15, [r3]
 80080d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80080d8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80080dc:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 80080e0:	f103 0308 	add.w	r3, r3, #8
 80080e4:	ed13 7a16 	vldr	s14, [r3, #-88]	; 0xffffffa8
 80080e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80080ec:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80080f0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80080f4:	edc3 7a00 	vstr	s15, [r3]
    nxm1 = x_size[1];
 80080f8:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80080fc:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8008108:	f102 0210 	add.w	r2, r2, #16
 800810c:	6013      	str	r3, [r2, #0]
    pp_coefs_size_idx_1 = 4;
 800810e:	2304      	movs	r3, #4
 8008110:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8008114:	f102 020c 	add.w	r2, r2, #12
 8008118:	6013      	str	r3, [r2, #0]
    for (high_i = 0; high_i <= nxm1 - 2; high_i++) {
 800811a:	2300      	movs	r3, #0
 800811c:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8008120:	f102 0220 	add.w	r2, r2, #32
 8008124:	6013      	str	r3, [r2, #0]
 8008126:	e11b      	b.n	8008360 <spline+0x1108>
      dzdxdx = dvdf_data[high_i];
 8008128:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800812c:	f5a3 72ac 	sub.w	r2, r3, #344	; 0x158
 8008130:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008134:	f103 0320 	add.w	r3, r3, #32
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	009b      	lsls	r3, r3, #2
 800813c:	4413      	add	r3, r2
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f507 5204 	add.w	r2, r7, #8448	; 0x2100
 8008144:	f102 0238 	add.w	r2, r2, #56	; 0x38
 8008148:	6013      	str	r3, [r2, #0]
      r = s_data[high_i];
 800814a:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800814e:	f5a3 729a 	sub.w	r2, r3, #308	; 0x134
 8008152:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008156:	f103 0320 	add.w	r3, r3, #32
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	009b      	lsls	r3, r3, #2
 800815e:	4413      	add	r3, r2
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8008166:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800816a:	6013      	str	r3, [r2, #0]
      d31 = dx_data[high_i];
 800816c:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8008170:	f5a3 7286 	sub.w	r2, r3, #268	; 0x10c
 8008174:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008178:	f103 0320 	add.w	r3, r3, #32
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	009b      	lsls	r3, r3, #2
 8008180:	4413      	add	r3, r2
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8008188:	f102 0204 	add.w	r2, r2, #4
 800818c:	6013      	str	r3, [r2, #0]
      dnnm2 = (dzdxdx - r) / d31;
 800818e:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 8008192:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8008196:	ed93 7a00 	vldr	s14, [r3]
 800819a:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800819e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80081a2:	edd3 7a00 	vldr	s15, [r3]
 80081a6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80081aa:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80081ae:	f103 0304 	add.w	r3, r3, #4
 80081b2:	ed93 7a00 	vldr	s14, [r3]
 80081b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80081ba:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80081be:	edc3 7a00 	vstr	s15, [r3]
      dzdxdx = (s_data[high_i + 1] - dzdxdx) / d31;
 80081c2:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80081c6:	f103 0320 	add.w	r3, r3, #32
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	3301      	adds	r3, #1
 80081ce:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 80081d2:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 80081d6:	009b      	lsls	r3, r3, #2
 80081d8:	4413      	add	r3, r2
 80081da:	ed93 7a00 	vldr	s14, [r3]
 80081de:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 80081e2:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80081e6:	edd3 7a00 	vldr	s15, [r3]
 80081ea:	ee77 6a67 	vsub.f32	s13, s14, s15
 80081ee:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80081f2:	f103 0304 	add.w	r3, r3, #4
 80081f6:	ed93 7a00 	vldr	s14, [r3]
 80081fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80081fe:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 8008202:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8008206:	edc3 7a00 	vstr	s15, [r3]
      pp_coefs_data[high_i] = (dzdxdx - dnnm2) / d31;
 800820a:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 800820e:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8008212:	ed93 7a00 	vldr	s14, [r3]
 8008216:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800821a:	edd3 7a00 	vldr	s15, [r3]
 800821e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8008222:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008226:	f103 0304 	add.w	r3, r3, #4
 800822a:	ed93 7a00 	vldr	s14, [r3]
 800822e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008232:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 8008236:	f103 0308 	add.w	r3, r3, #8
 800823a:	461a      	mov	r2, r3
 800823c:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008240:	f103 0320 	add.w	r3, r3, #32
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	4413      	add	r3, r2
 800824a:	3be8      	subs	r3, #232	; 0xe8
 800824c:	edc3 7a00 	vstr	s15, [r3]
      pp_coefs_data[(szs_idx_1 + high_i) - 1] = 2.0 * dnnm2 - dzdxdx;
 8008250:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008254:	6818      	ldr	r0, [r3, #0]
 8008256:	f7f8 f99f 	bl	8000598 <__aeabi_f2d>
 800825a:	4602      	mov	r2, r0
 800825c:	460b      	mov	r3, r1
 800825e:	f7f8 f83d 	bl	80002dc <__adddf3>
 8008262:	4602      	mov	r2, r0
 8008264:	460b      	mov	r3, r1
 8008266:	4614      	mov	r4, r2
 8008268:	461d      	mov	r5, r3
 800826a:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 800826e:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8008272:	6818      	ldr	r0, [r3, #0]
 8008274:	f7f8 f990 	bl	8000598 <__aeabi_f2d>
 8008278:	4602      	mov	r2, r0
 800827a:	460b      	mov	r3, r1
 800827c:	4620      	mov	r0, r4
 800827e:	4629      	mov	r1, r5
 8008280:	f7f8 f82a 	bl	80002d8 <__aeabi_dsub>
 8008284:	4602      	mov	r2, r0
 8008286:	460b      	mov	r3, r1
 8008288:	4610      	mov	r0, r2
 800828a:	4619      	mov	r1, r3
 800828c:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 8008290:	f103 033f 	add.w	r3, r3, #63	; 0x3f
 8008294:	f993 2000 	ldrsb.w	r2, [r3]
 8008298:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800829c:	f103 0320 	add.w	r3, r3, #32
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4413      	add	r3, r2
 80082a4:	1e5c      	subs	r4, r3, #1
 80082a6:	f7f8 fca7 	bl	8000bf8 <__aeabi_d2f>
 80082aa:	4602      	mov	r2, r0
 80082ac:	f507 538b 	add.w	r3, r7, #4448	; 0x1160
 80082b0:	f103 0308 	add.w	r3, r3, #8
 80082b4:	4619      	mov	r1, r3
 80082b6:	00a3      	lsls	r3, r4, #2
 80082b8:	440b      	add	r3, r1
 80082ba:	3be8      	subs	r3, #232	; 0xe8
 80082bc:	601a      	str	r2, [r3, #0]
      pp_coefs_data[((szs_idx_1 - 1) << 1) + high_i] = r;
 80082be:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 80082c2:	f103 033f 	add.w	r3, r3, #63	; 0x3f
 80082c6:	f993 3000 	ldrsb.w	r3, [r3]
 80082ca:	3b01      	subs	r3, #1
 80082cc:	005a      	lsls	r2, r3, #1
 80082ce:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80082d2:	f103 0320 	add.w	r3, r3, #32
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4413      	add	r3, r2
 80082da:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 80082de:	f102 0208 	add.w	r2, r2, #8
 80082e2:	009b      	lsls	r3, r3, #2
 80082e4:	4413      	add	r3, r2
 80082e6:	3be8      	subs	r3, #232	; 0xe8
 80082e8:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80082ec:	f102 0224 	add.w	r2, r2, #36	; 0x24
 80082f0:	6812      	ldr	r2, [r2, #0]
 80082f2:	601a      	str	r2, [r3, #0]
      pp_coefs_data[3 * (szs_idx_1 - 1) + high_i] = y[yoffset + high_i];
 80082f4:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80082f8:	f103 0308 	add.w	r3, r3, #8
 80082fc:	681a      	ldr	r2, [r3, #0]
 80082fe:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008302:	f103 0320 	add.w	r3, r3, #32
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4413      	add	r3, r2
 800830a:	009b      	lsls	r3, r3, #2
 800830c:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8008310:	f5a2 72b2 	sub.w	r2, r2, #356	; 0x164
 8008314:	6812      	ldr	r2, [r2, #0]
 8008316:	18d1      	adds	r1, r2, r3
 8008318:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 800831c:	f103 033f 	add.w	r3, r3, #63	; 0x3f
 8008320:	f993 3000 	ldrsb.w	r3, [r3]
 8008324:	1e5a      	subs	r2, r3, #1
 8008326:	4613      	mov	r3, r2
 8008328:	005b      	lsls	r3, r3, #1
 800832a:	441a      	add	r2, r3
 800832c:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008330:	f103 0320 	add.w	r3, r3, #32
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4413      	add	r3, r2
 8008338:	680a      	ldr	r2, [r1, #0]
 800833a:	f507 518b 	add.w	r1, r7, #4448	; 0x1160
 800833e:	f101 0108 	add.w	r1, r1, #8
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	440b      	add	r3, r1
 8008346:	3be8      	subs	r3, #232	; 0xe8
 8008348:	601a      	str	r2, [r3, #0]
    for (high_i = 0; high_i <= nxm1 - 2; high_i++) {
 800834a:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800834e:	f103 0320 	add.w	r3, r3, #32
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	3301      	adds	r3, #1
 8008356:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 800835a:	f102 0220 	add.w	r2, r2, #32
 800835e:	6013      	str	r3, [r2, #0]
 8008360:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008364:	f103 0310 	add.w	r3, r3, #16
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	3b01      	subs	r3, #1
 800836c:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8008370:	f102 0220 	add.w	r2, r2, #32
 8008374:	6812      	ldr	r2, [r2, #0]
 8008376:	429a      	cmp	r2, r3
 8008378:	f6ff aed6 	blt.w	8008128 <spline+0xed0>
    }
    md_size_idx_1 = x_size[1];
 800837c:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8008380:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 800838c:	f102 0214 	add.w	r2, r2, #20
 8008390:	6013      	str	r3, [r2, #0]
    high_i = x_size[1];
 8008392:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8008396:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80083a2:	f102 0220 	add.w	r2, r2, #32
 80083a6:	6013      	str	r3, [r2, #0]
    memcpy(&md_data[0], &x_data[0], (unsigned int)high_i * sizeof(float));
 80083a8:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80083ac:	f103 0320 	add.w	r3, r3, #32
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	009a      	lsls	r2, r3, #2
 80083b4:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 80083b8:	f5a3 71ae 	sub.w	r1, r3, #348	; 0x15c
 80083bc:	f507 5389 	add.w	r3, r7, #4384	; 0x1120
 80083c0:	f103 0308 	add.w	r3, r3, #8
 80083c4:	3b18      	subs	r3, #24
 80083c6:	6809      	ldr	r1, [r1, #0]
 80083c8:	4618      	mov	r0, r3
 80083ca:	f009 f995 	bl	80116f8 <memcpy>
 80083ce:	e000      	b.n	80083d2 <spline+0x117a>
    if (x_size[1] <= 2) {
 80083d0:	bf00      	nop
  }
  for (ix = 0; ix < 29; ix++) {
 80083d2:	2300      	movs	r3, #0
 80083d4:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80083d8:	f102 021c 	add.w	r2, r2, #28
 80083dc:	6013      	str	r3, [r2, #0]
 80083de:	e161      	b.n	80086a4 <spline+0x144c>
    if (rtIsNaN(xx[ix])) {
 80083e0:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80083e4:	f103 031c 	add.w	r3, r3, #28
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	009b      	lsls	r3, r3, #2
 80083ec:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 80083f0:	f5a2 72b4 	sub.w	r2, r2, #360	; 0x168
 80083f4:	6812      	ldr	r2, [r2, #0]
 80083f6:	4413      	add	r3, r2
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4618      	mov	r0, r3
 80083fc:	f7f8 f8cc 	bl	8000598 <__aeabi_f2d>
 8008400:	4602      	mov	r2, r0
 8008402:	460b      	mov	r3, r1
 8008404:	ec43 2b10 	vmov	d0, r2, r3
 8008408:	f7fe fa68 	bl	80068dc <rtIsNaN>
 800840c:	4603      	mov	r3, r0
 800840e:	2b00      	cmp	r3, #0
 8008410:	d00d      	beq.n	800842e <spline+0x11d6>
      r = rtNaN;
 8008412:	4bac      	ldr	r3, [pc, #688]	; (80086c4 <spline+0x146c>)
 8008414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008418:	4610      	mov	r0, r2
 800841a:	4619      	mov	r1, r3
 800841c:	f7f8 fbec 	bl	8000bf8 <__aeabi_d2f>
 8008420:	4603      	mov	r3, r0
 8008422:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8008426:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800842a:	6013      	str	r3, [r2, #0]
 800842c:	e11d      	b.n	800866a <spline+0x1412>
    } else {
      high_i = md_size_idx_1;
 800842e:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008432:	f103 0314 	add.w	r3, r3, #20
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 800843c:	f102 0220 	add.w	r2, r2, #32
 8008440:	6013      	str	r3, [r2, #0]
      yoffset = 1;
 8008442:	2301      	movs	r3, #1
 8008444:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8008448:	f102 0208 	add.w	r2, r2, #8
 800844c:	6013      	str	r3, [r2, #0]
      low_ip1 = 2;
 800844e:	2302      	movs	r3, #2
 8008450:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8008454:	f102 0218 	add.w	r2, r2, #24
 8008458:	6013      	str	r3, [r2, #0]
      while (high_i > low_ip1) {
 800845a:	e070      	b.n	800853e <spline+0x12e6>
        nxm1 = (yoffset >> 1) + (high_i >> 1);
 800845c:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008460:	f103 0308 	add.w	r3, r3, #8
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	105a      	asrs	r2, r3, #1
 8008468:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800846c:	f103 0320 	add.w	r3, r3, #32
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	105b      	asrs	r3, r3, #1
 8008474:	4413      	add	r3, r2
 8008476:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 800847a:	f102 0210 	add.w	r2, r2, #16
 800847e:	6013      	str	r3, [r2, #0]
        if (((yoffset & 1) == 1) && ((high_i & 1) == 1)) {
 8008480:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008484:	f103 0308 	add.w	r3, r3, #8
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f003 0301 	and.w	r3, r3, #1
 800848e:	2b00      	cmp	r3, #0
 8008490:	d013      	beq.n	80084ba <spline+0x1262>
 8008492:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008496:	f103 0320 	add.w	r3, r3, #32
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	f003 0301 	and.w	r3, r3, #1
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d00a      	beq.n	80084ba <spline+0x1262>
          nxm1++;
 80084a4:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80084a8:	f103 0310 	add.w	r3, r3, #16
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	3301      	adds	r3, #1
 80084b0:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80084b4:	f102 0210 	add.w	r2, r2, #16
 80084b8:	6013      	str	r3, [r2, #0]
        }
        if (xx[ix] >= md_data[nxm1 - 1]) {
 80084ba:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80084be:	f103 031c 	add.w	r3, r3, #28
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	009b      	lsls	r3, r3, #2
 80084c6:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 80084ca:	f5a2 72b4 	sub.w	r2, r2, #360	; 0x168
 80084ce:	6812      	ldr	r2, [r2, #0]
 80084d0:	4413      	add	r3, r2
 80084d2:	ed93 7a00 	vldr	s14, [r3]
 80084d6:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80084da:	f103 0310 	add.w	r3, r3, #16
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	3b01      	subs	r3, #1
 80084e2:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 80084e6:	f102 0208 	add.w	r2, r2, #8
 80084ea:	009b      	lsls	r3, r3, #2
 80084ec:	4413      	add	r3, r2
 80084ee:	3b58      	subs	r3, #88	; 0x58
 80084f0:	edd3 7a00 	vldr	s15, [r3]
 80084f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80084f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084fc:	db15      	blt.n	800852a <spline+0x12d2>
          yoffset = nxm1;
 80084fe:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008502:	f103 0310 	add.w	r3, r3, #16
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 800850c:	f102 0208 	add.w	r2, r2, #8
 8008510:	6013      	str	r3, [r2, #0]
          low_ip1 = nxm1 + 1;
 8008512:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008516:	f103 0310 	add.w	r3, r3, #16
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	3301      	adds	r3, #1
 800851e:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8008522:	f102 0218 	add.w	r2, r2, #24
 8008526:	6013      	str	r3, [r2, #0]
 8008528:	e009      	b.n	800853e <spline+0x12e6>
        } else {
          high_i = nxm1;
 800852a:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800852e:	f103 0310 	add.w	r3, r3, #16
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8008538:	f102 0220 	add.w	r2, r2, #32
 800853c:	6013      	str	r3, [r2, #0]
      while (high_i > low_ip1) {
 800853e:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008542:	f103 0320 	add.w	r3, r3, #32
 8008546:	681a      	ldr	r2, [r3, #0]
 8008548:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800854c:	f103 0318 	add.w	r3, r3, #24
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	429a      	cmp	r2, r3
 8008554:	dc82      	bgt.n	800845c <spline+0x1204>
        }
      }
      dzdxdx = xx[ix] - md_data[yoffset - 1];
 8008556:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800855a:	f103 031c 	add.w	r3, r3, #28
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	009b      	lsls	r3, r3, #2
 8008562:	f507 72b4 	add.w	r2, r7, #360	; 0x168
 8008566:	f5a2 72b4 	sub.w	r2, r2, #360	; 0x168
 800856a:	6812      	ldr	r2, [r2, #0]
 800856c:	4413      	add	r3, r2
 800856e:	ed93 7a00 	vldr	s14, [r3]
 8008572:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008576:	f103 0308 	add.w	r3, r3, #8
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	3b01      	subs	r3, #1
 800857e:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 8008582:	f102 0208 	add.w	r2, r2, #8
 8008586:	009b      	lsls	r3, r3, #2
 8008588:	4413      	add	r3, r2
 800858a:	3b58      	subs	r3, #88	; 0x58
 800858c:	edd3 7a00 	vldr	s15, [r3]
 8008590:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008594:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 8008598:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800859c:	edc3 7a00 	vstr	s15, [r3]
      r = pp_coefs_data[yoffset - 1];
 80085a0:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80085a4:	f103 0308 	add.w	r3, r3, #8
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	3b01      	subs	r3, #1
 80085ac:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 80085b0:	f102 0208 	add.w	r2, r2, #8
 80085b4:	009b      	lsls	r3, r3, #2
 80085b6:	4413      	add	r3, r2
 80085b8:	3be8      	subs	r3, #232	; 0xe8
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80085c0:	f102 0224 	add.w	r2, r2, #36	; 0x24
 80085c4:	6013      	str	r3, [r2, #0]
      for (high_i = 2; high_i <= pp_coefs_size_idx_1; high_i++) {
 80085c6:	2302      	movs	r3, #2
 80085c8:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 80085cc:	f102 0220 	add.w	r2, r2, #32
 80085d0:	6013      	str	r3, [r2, #0]
 80085d2:	e03e      	b.n	8008652 <spline+0x13fa>
        r = dzdxdx * r +
 80085d4:	f507 5304 	add.w	r3, r7, #8448	; 0x2100
 80085d8:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80085dc:	ed93 7a00 	vldr	s14, [r3]
 80085e0:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80085e4:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80085e8:	edd3 7a00 	vldr	s15, [r3]
 80085ec:	ee27 7a27 	vmul.f32	s14, s14, s15
            pp_coefs_data[(yoffset + (high_i - 1) * (md_size_idx_1 - 1)) - 1];
 80085f0:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80085f4:	f103 0320 	add.w	r3, r3, #32
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	3b01      	subs	r3, #1
 80085fc:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8008600:	f102 0214 	add.w	r2, r2, #20
 8008604:	6812      	ldr	r2, [r2, #0]
 8008606:	3a01      	subs	r2, #1
 8008608:	fb03 f202 	mul.w	r2, r3, r2
 800860c:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008610:	f103 0308 	add.w	r3, r3, #8
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4413      	add	r3, r2
 8008618:	3b01      	subs	r3, #1
 800861a:	f507 528b 	add.w	r2, r7, #4448	; 0x1160
 800861e:	f102 0208 	add.w	r2, r2, #8
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	4413      	add	r3, r2
 8008626:	3be8      	subs	r3, #232	; 0xe8
 8008628:	edd3 7a00 	vldr	s15, [r3]
        r = dzdxdx * r +
 800862c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008630:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008634:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8008638:	edc3 7a00 	vstr	s15, [r3]
      for (high_i = 2; high_i <= pp_coefs_size_idx_1; high_i++) {
 800863c:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008640:	f103 0320 	add.w	r3, r3, #32
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	3301      	adds	r3, #1
 8008648:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 800864c:	f102 0220 	add.w	r2, r2, #32
 8008650:	6013      	str	r3, [r2, #0]
 8008652:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008656:	f103 0320 	add.w	r3, r3, #32
 800865a:	681a      	ldr	r2, [r3, #0]
 800865c:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008660:	f103 030c 	add.w	r3, r3, #12
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	429a      	cmp	r2, r3
 8008668:	ddb4      	ble.n	80085d4 <spline+0x137c>
      }
    }
    output[ix] = r;
 800866a:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 800866e:	f103 031c 	add.w	r3, r3, #28
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 800867a:	f102 0238 	add.w	r2, r2, #56	; 0x38
 800867e:	6812      	ldr	r2, [r2, #0]
 8008680:	4413      	add	r3, r2
 8008682:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 8008686:	f102 0224 	add.w	r2, r2, #36	; 0x24
 800868a:	6812      	ldr	r2, [r2, #0]
 800868c:	601a      	str	r2, [r3, #0]
  for (ix = 0; ix < 29; ix++) {
 800868e:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 8008692:	f103 031c 	add.w	r3, r3, #28
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	3301      	adds	r3, #1
 800869a:	f507 5205 	add.w	r2, r7, #8512	; 0x2140
 800869e:	f102 021c 	add.w	r2, r2, #28
 80086a2:	6013      	str	r3, [r2, #0]
 80086a4:	f507 5305 	add.w	r3, r7, #8512	; 0x2140
 80086a8:	f103 031c 	add.w	r3, r3, #28
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	2b1c      	cmp	r3, #28
 80086b0:	f77f ae96 	ble.w	80083e0 <spline+0x1188>
  }
}
 80086b4:	bf00      	nop
 80086b6:	bf00      	nop
 80086b8:	f507 5705 	add.w	r7, r7, #8512	; 0x2140
 80086bc:	3728      	adds	r7, #40	; 0x28
 80086be:	46bd      	mov	sp, r7
 80086c0:	bdb0      	pop	{r4, r5, r7, pc}
 80086c2:	bf00      	nop
 80086c4:	20000370 	.word	0x20000370

080086c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b083      	sub	sp, #12
 80086cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80086ce:	4b0f      	ldr	r3, [pc, #60]	; (800870c <HAL_MspInit+0x44>)
 80086d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086d2:	4a0e      	ldr	r2, [pc, #56]	; (800870c <HAL_MspInit+0x44>)
 80086d4:	f043 0301 	orr.w	r3, r3, #1
 80086d8:	6613      	str	r3, [r2, #96]	; 0x60
 80086da:	4b0c      	ldr	r3, [pc, #48]	; (800870c <HAL_MspInit+0x44>)
 80086dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086de:	f003 0301 	and.w	r3, r3, #1
 80086e2:	607b      	str	r3, [r7, #4]
 80086e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80086e6:	4b09      	ldr	r3, [pc, #36]	; (800870c <HAL_MspInit+0x44>)
 80086e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086ea:	4a08      	ldr	r2, [pc, #32]	; (800870c <HAL_MspInit+0x44>)
 80086ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086f0:	6593      	str	r3, [r2, #88]	; 0x58
 80086f2:	4b06      	ldr	r3, [pc, #24]	; (800870c <HAL_MspInit+0x44>)
 80086f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086fa:	603b      	str	r3, [r7, #0]
 80086fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80086fe:	bf00      	nop
 8008700:	370c      	adds	r7, #12
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr
 800870a:	bf00      	nop
 800870c:	40021000 	.word	0x40021000

08008710 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8008710:	b580      	push	{r7, lr}
 8008712:	b09e      	sub	sp, #120	; 0x78
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008718:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800871c:	2200      	movs	r2, #0
 800871e:	601a      	str	r2, [r3, #0]
 8008720:	605a      	str	r2, [r3, #4]
 8008722:	609a      	str	r2, [r3, #8]
 8008724:	60da      	str	r2, [r3, #12]
 8008726:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008728:	f107 0310 	add.w	r3, r7, #16
 800872c:	2254      	movs	r2, #84	; 0x54
 800872e:	2100      	movs	r1, #0
 8008730:	4618      	mov	r0, r3
 8008732:	f008 ffef 	bl	8011714 <memset>
  if(hadc->Instance==ADC1)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800873e:	d15e      	bne.n	80087fe <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8008740:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008744:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8008746:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800874a:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800874c:	f107 0310 	add.w	r3, r7, #16
 8008750:	4618      	mov	r0, r3
 8008752:	f005 f9cd 	bl	800daf0 <HAL_RCCEx_PeriphCLKConfig>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d001      	beq.n	8008760 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800875c:	f7fc fdec 	bl	8005338 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8008760:	4b29      	ldr	r3, [pc, #164]	; (8008808 <HAL_ADC_MspInit+0xf8>)
 8008762:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008764:	4a28      	ldr	r2, [pc, #160]	; (8008808 <HAL_ADC_MspInit+0xf8>)
 8008766:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800876a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800876c:	4b26      	ldr	r3, [pc, #152]	; (8008808 <HAL_ADC_MspInit+0xf8>)
 800876e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008770:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008774:	60fb      	str	r3, [r7, #12]
 8008776:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008778:	4b23      	ldr	r3, [pc, #140]	; (8008808 <HAL_ADC_MspInit+0xf8>)
 800877a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800877c:	4a22      	ldr	r2, [pc, #136]	; (8008808 <HAL_ADC_MspInit+0xf8>)
 800877e:	f043 0302 	orr.w	r3, r3, #2
 8008782:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008784:	4b20      	ldr	r3, [pc, #128]	; (8008808 <HAL_ADC_MspInit+0xf8>)
 8008786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008788:	f003 0302 	and.w	r3, r3, #2
 800878c:	60bb      	str	r3, [r7, #8]
 800878e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = AIn_Pin;
 8008790:	2301      	movs	r3, #1
 8008792:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008794:	2303      	movs	r3, #3
 8008796:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008798:	2300      	movs	r3, #0
 800879a:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(AIn_GPIO_Port, &GPIO_InitStruct);
 800879c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80087a0:	4619      	mov	r1, r3
 80087a2:	481a      	ldr	r0, [pc, #104]	; (800880c <HAL_ADC_MspInit+0xfc>)
 80087a4:	f003 fbdc 	bl	800bf60 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80087a8:	4b19      	ldr	r3, [pc, #100]	; (8008810 <HAL_ADC_MspInit+0x100>)
 80087aa:	4a1a      	ldr	r2, [pc, #104]	; (8008814 <HAL_ADC_MspInit+0x104>)
 80087ac:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80087ae:	4b18      	ldr	r3, [pc, #96]	; (8008810 <HAL_ADC_MspInit+0x100>)
 80087b0:	2205      	movs	r2, #5
 80087b2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80087b4:	4b16      	ldr	r3, [pc, #88]	; (8008810 <HAL_ADC_MspInit+0x100>)
 80087b6:	2200      	movs	r2, #0
 80087b8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80087ba:	4b15      	ldr	r3, [pc, #84]	; (8008810 <HAL_ADC_MspInit+0x100>)
 80087bc:	2200      	movs	r2, #0
 80087be:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80087c0:	4b13      	ldr	r3, [pc, #76]	; (8008810 <HAL_ADC_MspInit+0x100>)
 80087c2:	2280      	movs	r2, #128	; 0x80
 80087c4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80087c6:	4b12      	ldr	r3, [pc, #72]	; (8008810 <HAL_ADC_MspInit+0x100>)
 80087c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80087cc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80087ce:	4b10      	ldr	r3, [pc, #64]	; (8008810 <HAL_ADC_MspInit+0x100>)
 80087d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80087d4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80087d6:	4b0e      	ldr	r3, [pc, #56]	; (8008810 <HAL_ADC_MspInit+0x100>)
 80087d8:	2200      	movs	r2, #0
 80087da:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80087dc:	4b0c      	ldr	r3, [pc, #48]	; (8008810 <HAL_ADC_MspInit+0x100>)
 80087de:	2200      	movs	r2, #0
 80087e0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80087e2:	480b      	ldr	r0, [pc, #44]	; (8008810 <HAL_ADC_MspInit+0x100>)
 80087e4:	f003 f8f0 	bl	800b9c8 <HAL_DMA_Init>
 80087e8:	4603      	mov	r3, r0
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d001      	beq.n	80087f2 <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 80087ee:	f7fc fda3 	bl	8005338 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	4a06      	ldr	r2, [pc, #24]	; (8008810 <HAL_ADC_MspInit+0x100>)
 80087f6:	655a      	str	r2, [r3, #84]	; 0x54
 80087f8:	4a05      	ldr	r2, [pc, #20]	; (8008810 <HAL_ADC_MspInit+0x100>)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80087fe:	bf00      	nop
 8008800:	3778      	adds	r7, #120	; 0x78
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}
 8008806:	bf00      	nop
 8008808:	40021000 	.word	0x40021000
 800880c:	48000400 	.word	0x48000400
 8008810:	20000774 	.word	0x20000774
 8008814:	40020008 	.word	0x40020008

08008818 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b0a0      	sub	sp, #128	; 0x80
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008820:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8008824:	2200      	movs	r2, #0
 8008826:	601a      	str	r2, [r3, #0]
 8008828:	605a      	str	r2, [r3, #4]
 800882a:	609a      	str	r2, [r3, #8]
 800882c:	60da      	str	r2, [r3, #12]
 800882e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008830:	f107 0318 	add.w	r3, r7, #24
 8008834:	2254      	movs	r2, #84	; 0x54
 8008836:	2100      	movs	r1, #0
 8008838:	4618      	mov	r0, r3
 800883a:	f008 ff6b 	bl	8011714 <memset>
  if(hi2c->Instance==I2C1)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4a2e      	ldr	r2, [pc, #184]	; (80088fc <HAL_I2C_MspInit+0xe4>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d154      	bne.n	80088f2 <HAL_I2C_MspInit+0xda>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8008848:	2340      	movs	r3, #64	; 0x40
 800884a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800884c:	2300      	movs	r3, #0
 800884e:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008850:	f107 0318 	add.w	r3, r7, #24
 8008854:	4618      	mov	r0, r3
 8008856:	f005 f94b 	bl	800daf0 <HAL_RCCEx_PeriphCLKConfig>
 800885a:	4603      	mov	r3, r0
 800885c:	2b00      	cmp	r3, #0
 800885e:	d001      	beq.n	8008864 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8008860:	f7fc fd6a 	bl	8005338 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008864:	4b26      	ldr	r3, [pc, #152]	; (8008900 <HAL_I2C_MspInit+0xe8>)
 8008866:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008868:	4a25      	ldr	r2, [pc, #148]	; (8008900 <HAL_I2C_MspInit+0xe8>)
 800886a:	f043 0301 	orr.w	r3, r3, #1
 800886e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008870:	4b23      	ldr	r3, [pc, #140]	; (8008900 <HAL_I2C_MspInit+0xe8>)
 8008872:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008874:	f003 0301 	and.w	r3, r3, #1
 8008878:	617b      	str	r3, [r7, #20]
 800887a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800887c:	4b20      	ldr	r3, [pc, #128]	; (8008900 <HAL_I2C_MspInit+0xe8>)
 800887e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008880:	4a1f      	ldr	r2, [pc, #124]	; (8008900 <HAL_I2C_MspInit+0xe8>)
 8008882:	f043 0302 	orr.w	r3, r3, #2
 8008886:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008888:	4b1d      	ldr	r3, [pc, #116]	; (8008900 <HAL_I2C_MspInit+0xe8>)
 800888a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800888c:	f003 0302 	and.w	r3, r3, #2
 8008890:	613b      	str	r3, [r7, #16]
 8008892:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin;
 8008894:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008898:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800889a:	2312      	movs	r3, #18
 800889c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800889e:	2301      	movs	r3, #1
 80088a0:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088a2:	2300      	movs	r3, #0
 80088a4:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80088a6:	2304      	movs	r3, #4
 80088a8:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(SCL_GPIO_Port, &GPIO_InitStruct);
 80088aa:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80088ae:	4619      	mov	r1, r3
 80088b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80088b4:	f003 fb54 	bl	800bf60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDA_Pin;
 80088b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80088bc:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80088be:	2312      	movs	r3, #18
 80088c0:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80088c2:	2301      	movs	r3, #1
 80088c4:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088c6:	2300      	movs	r3, #0
 80088c8:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80088ca:	2304      	movs	r3, #4
 80088cc:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(SDA_GPIO_Port, &GPIO_InitStruct);
 80088ce:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80088d2:	4619      	mov	r1, r3
 80088d4:	480b      	ldr	r0, [pc, #44]	; (8008904 <HAL_I2C_MspInit+0xec>)
 80088d6:	f003 fb43 	bl	800bf60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80088da:	4b09      	ldr	r3, [pc, #36]	; (8008900 <HAL_I2C_MspInit+0xe8>)
 80088dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088de:	4a08      	ldr	r2, [pc, #32]	; (8008900 <HAL_I2C_MspInit+0xe8>)
 80088e0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80088e4:	6593      	str	r3, [r2, #88]	; 0x58
 80088e6:	4b06      	ldr	r3, [pc, #24]	; (8008900 <HAL_I2C_MspInit+0xe8>)
 80088e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80088ee:	60fb      	str	r3, [r7, #12]
 80088f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80088f2:	bf00      	nop
 80088f4:	3780      	adds	r7, #128	; 0x80
 80088f6:	46bd      	mov	sp, r7
 80088f8:	bd80      	pop	{r7, pc}
 80088fa:	bf00      	nop
 80088fc:	40005400 	.word	0x40005400
 8008900:	40021000 	.word	0x40021000
 8008904:	48000400 	.word	0x48000400

08008908 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b08a      	sub	sp, #40	; 0x28
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008910:	f107 0314 	add.w	r3, r7, #20
 8008914:	2200      	movs	r2, #0
 8008916:	601a      	str	r2, [r3, #0]
 8008918:	605a      	str	r2, [r3, #4]
 800891a:	609a      	str	r2, [r3, #8]
 800891c:	60da      	str	r2, [r3, #12]
 800891e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	4a17      	ldr	r2, [pc, #92]	; (8008984 <HAL_SPI_MspInit+0x7c>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d128      	bne.n	800897c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800892a:	4b17      	ldr	r3, [pc, #92]	; (8008988 <HAL_SPI_MspInit+0x80>)
 800892c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800892e:	4a16      	ldr	r2, [pc, #88]	; (8008988 <HAL_SPI_MspInit+0x80>)
 8008930:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008934:	6613      	str	r3, [r2, #96]	; 0x60
 8008936:	4b14      	ldr	r3, [pc, #80]	; (8008988 <HAL_SPI_MspInit+0x80>)
 8008938:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800893a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800893e:	613b      	str	r3, [r7, #16]
 8008940:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008942:	4b11      	ldr	r3, [pc, #68]	; (8008988 <HAL_SPI_MspInit+0x80>)
 8008944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008946:	4a10      	ldr	r2, [pc, #64]	; (8008988 <HAL_SPI_MspInit+0x80>)
 8008948:	f043 0301 	orr.w	r3, r3, #1
 800894c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800894e:	4b0e      	ldr	r3, [pc, #56]	; (8008988 <HAL_SPI_MspInit+0x80>)
 8008950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008952:	f003 0301 	and.w	r3, r3, #1
 8008956:	60fb      	str	r3, [r7, #12]
 8008958:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = W5500_SCK_Pin|W5500_MISO_Pin|W5500_MOSI_Pin;
 800895a:	23e0      	movs	r3, #224	; 0xe0
 800895c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800895e:	2302      	movs	r3, #2
 8008960:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008962:	2300      	movs	r3, #0
 8008964:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008966:	2300      	movs	r3, #0
 8008968:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800896a:	2305      	movs	r3, #5
 800896c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800896e:	f107 0314 	add.w	r3, r7, #20
 8008972:	4619      	mov	r1, r3
 8008974:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008978:	f003 faf2 	bl	800bf60 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800897c:	bf00      	nop
 800897e:	3728      	adds	r7, #40	; 0x28
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}
 8008984:	40013000 	.word	0x40013000
 8008988:	40021000 	.word	0x40021000

0800898c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b086      	sub	sp, #24
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a23      	ldr	r2, [pc, #140]	; (8008a28 <HAL_TIM_Base_MspInit+0x9c>)
 800899a:	4293      	cmp	r3, r2
 800899c:	d10c      	bne.n	80089b8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800899e:	4b23      	ldr	r3, [pc, #140]	; (8008a2c <HAL_TIM_Base_MspInit+0xa0>)
 80089a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089a2:	4a22      	ldr	r2, [pc, #136]	; (8008a2c <HAL_TIM_Base_MspInit+0xa0>)
 80089a4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80089a8:	6613      	str	r3, [r2, #96]	; 0x60
 80089aa:	4b20      	ldr	r3, [pc, #128]	; (8008a2c <HAL_TIM_Base_MspInit+0xa0>)
 80089ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80089b2:	617b      	str	r3, [r7, #20]
 80089b4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80089b6:	e032      	b.n	8008a1e <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM3)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a1c      	ldr	r2, [pc, #112]	; (8008a30 <HAL_TIM_Base_MspInit+0xa4>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d114      	bne.n	80089ec <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80089c2:	4b1a      	ldr	r3, [pc, #104]	; (8008a2c <HAL_TIM_Base_MspInit+0xa0>)
 80089c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80089c6:	4a19      	ldr	r2, [pc, #100]	; (8008a2c <HAL_TIM_Base_MspInit+0xa0>)
 80089c8:	f043 0302 	orr.w	r3, r3, #2
 80089cc:	6593      	str	r3, [r2, #88]	; 0x58
 80089ce:	4b17      	ldr	r3, [pc, #92]	; (8008a2c <HAL_TIM_Base_MspInit+0xa0>)
 80089d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80089d2:	f003 0302 	and.w	r3, r3, #2
 80089d6:	613b      	str	r3, [r7, #16]
 80089d8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80089da:	2200      	movs	r2, #0
 80089dc:	2100      	movs	r1, #0
 80089de:	201d      	movs	r0, #29
 80089e0:	f002 ffb9 	bl	800b956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80089e4:	201d      	movs	r0, #29
 80089e6:	f002 ffd0 	bl	800b98a <HAL_NVIC_EnableIRQ>
}
 80089ea:	e018      	b.n	8008a1e <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM4)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	4a10      	ldr	r2, [pc, #64]	; (8008a34 <HAL_TIM_Base_MspInit+0xa8>)
 80089f2:	4293      	cmp	r3, r2
 80089f4:	d113      	bne.n	8008a1e <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80089f6:	4b0d      	ldr	r3, [pc, #52]	; (8008a2c <HAL_TIM_Base_MspInit+0xa0>)
 80089f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80089fa:	4a0c      	ldr	r2, [pc, #48]	; (8008a2c <HAL_TIM_Base_MspInit+0xa0>)
 80089fc:	f043 0304 	orr.w	r3, r3, #4
 8008a00:	6593      	str	r3, [r2, #88]	; 0x58
 8008a02:	4b0a      	ldr	r3, [pc, #40]	; (8008a2c <HAL_TIM_Base_MspInit+0xa0>)
 8008a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a06:	f003 0304 	and.w	r3, r3, #4
 8008a0a:	60fb      	str	r3, [r7, #12]
 8008a0c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8008a0e:	2200      	movs	r2, #0
 8008a10:	2100      	movs	r1, #0
 8008a12:	201e      	movs	r0, #30
 8008a14:	f002 ff9f 	bl	800b956 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8008a18:	201e      	movs	r0, #30
 8008a1a:	f002 ffb6 	bl	800b98a <HAL_NVIC_EnableIRQ>
}
 8008a1e:	bf00      	nop
 8008a20:	3718      	adds	r7, #24
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}
 8008a26:	bf00      	nop
 8008a28:	40012c00 	.word	0x40012c00
 8008a2c:	40021000 	.word	0x40021000
 8008a30:	40000400 	.word	0x40000400
 8008a34:	40000800 	.word	0x40000800

08008a38 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b088      	sub	sp, #32
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008a40:	f107 030c 	add.w	r3, r7, #12
 8008a44:	2200      	movs	r2, #0
 8008a46:	601a      	str	r2, [r3, #0]
 8008a48:	605a      	str	r2, [r3, #4]
 8008a4a:	609a      	str	r2, [r3, #8]
 8008a4c:	60da      	str	r2, [r3, #12]
 8008a4e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4a1b      	ldr	r2, [pc, #108]	; (8008ac4 <HAL_TIM_MspPostInit+0x8c>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d12f      	bne.n	8008aba <HAL_TIM_MspPostInit+0x82>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008a5a:	4b1b      	ldr	r3, [pc, #108]	; (8008ac8 <HAL_TIM_MspPostInit+0x90>)
 8008a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a5e:	4a1a      	ldr	r2, [pc, #104]	; (8008ac8 <HAL_TIM_MspPostInit+0x90>)
 8008a60:	f043 0301 	orr.w	r3, r3, #1
 8008a64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008a66:	4b18      	ldr	r3, [pc, #96]	; (8008ac8 <HAL_TIM_MspPostInit+0x90>)
 8008a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a6a:	f003 0301 	and.w	r3, r3, #1
 8008a6e:	60bb      	str	r3, [r7, #8]
 8008a70:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Z1_Pin|Z2_Pin|Z3_Pin;
 8008a72:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8008a76:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a78:	2302      	movs	r3, #2
 8008a7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a80:	2300      	movs	r3, #0
 8008a82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8008a84:	2306      	movs	r3, #6
 8008a86:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008a88:	f107 030c 	add.w	r3, r7, #12
 8008a8c:	4619      	mov	r1, r3
 8008a8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008a92:	f003 fa65 	bl	800bf60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Z4_Pin;
 8008a96:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a9a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a9c:	2302      	movs	r3, #2
 8008a9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8008aa8:	230b      	movs	r3, #11
 8008aaa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Z4_GPIO_Port, &GPIO_InitStruct);
 8008aac:	f107 030c 	add.w	r3, r7, #12
 8008ab0:	4619      	mov	r1, r3
 8008ab2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008ab6:	f003 fa53 	bl	800bf60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8008aba:	bf00      	nop
 8008abc:	3720      	adds	r7, #32
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bd80      	pop	{r7, pc}
 8008ac2:	bf00      	nop
 8008ac4:	40012c00 	.word	0x40012c00
 8008ac8:	40021000 	.word	0x40021000

08008acc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b09e      	sub	sp, #120	; 0x78
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008ad4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8008ad8:	2200      	movs	r2, #0
 8008ada:	601a      	str	r2, [r3, #0]
 8008adc:	605a      	str	r2, [r3, #4]
 8008ade:	609a      	str	r2, [r3, #8]
 8008ae0:	60da      	str	r2, [r3, #12]
 8008ae2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008ae4:	f107 0310 	add.w	r3, r7, #16
 8008ae8:	2254      	movs	r2, #84	; 0x54
 8008aea:	2100      	movs	r1, #0
 8008aec:	4618      	mov	r0, r3
 8008aee:	f008 fe11 	bl	8011714 <memset>
  if(huart->Instance==USART1)
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a1e      	ldr	r2, [pc, #120]	; (8008b70 <HAL_UART_MspInit+0xa4>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d135      	bne.n	8008b68 <HAL_UART_MspInit+0x9c>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8008afc:	2301      	movs	r3, #1
 8008afe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_HSI;
 8008b00:	2302      	movs	r3, #2
 8008b02:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008b04:	f107 0310 	add.w	r3, r7, #16
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f004 fff1 	bl	800daf0 <HAL_RCCEx_PeriphCLKConfig>
 8008b0e:	4603      	mov	r3, r0
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d001      	beq.n	8008b18 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8008b14:	f7fc fc10 	bl	8005338 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8008b18:	4b16      	ldr	r3, [pc, #88]	; (8008b74 <HAL_UART_MspInit+0xa8>)
 8008b1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b1c:	4a15      	ldr	r2, [pc, #84]	; (8008b74 <HAL_UART_MspInit+0xa8>)
 8008b1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008b22:	6613      	str	r3, [r2, #96]	; 0x60
 8008b24:	4b13      	ldr	r3, [pc, #76]	; (8008b74 <HAL_UART_MspInit+0xa8>)
 8008b26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008b2c:	60fb      	str	r3, [r7, #12]
 8008b2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008b30:	4b10      	ldr	r3, [pc, #64]	; (8008b74 <HAL_UART_MspInit+0xa8>)
 8008b32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b34:	4a0f      	ldr	r2, [pc, #60]	; (8008b74 <HAL_UART_MspInit+0xa8>)
 8008b36:	f043 0302 	orr.w	r3, r3, #2
 8008b3a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008b3c:	4b0d      	ldr	r3, [pc, #52]	; (8008b74 <HAL_UART_MspInit+0xa8>)
 8008b3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b40:	f003 0302 	and.w	r3, r3, #2
 8008b44:	60bb      	str	r3, [r7, #8]
 8008b46:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 8008b48:	23c0      	movs	r3, #192	; 0xc0
 8008b4a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b4c:	2302      	movs	r3, #2
 8008b4e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b50:	2300      	movs	r3, #0
 8008b52:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008b54:	2300      	movs	r3, #0
 8008b56:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008b58:	2307      	movs	r3, #7
 8008b5a:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008b5c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8008b60:	4619      	mov	r1, r3
 8008b62:	4805      	ldr	r0, [pc, #20]	; (8008b78 <HAL_UART_MspInit+0xac>)
 8008b64:	f003 f9fc 	bl	800bf60 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8008b68:	bf00      	nop
 8008b6a:	3778      	adds	r7, #120	; 0x78
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}
 8008b70:	40013800 	.word	0x40013800
 8008b74:	40021000 	.word	0x40021000
 8008b78:	48000400 	.word	0x48000400

08008b7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008b80:	e7fe      	b.n	8008b80 <NMI_Handler+0x4>

08008b82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008b82:	b480      	push	{r7}
 8008b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008b86:	e7fe      	b.n	8008b86 <HardFault_Handler+0x4>

08008b88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008b88:	b480      	push	{r7}
 8008b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008b8c:	e7fe      	b.n	8008b8c <MemManage_Handler+0x4>

08008b8e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008b8e:	b480      	push	{r7}
 8008b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008b92:	e7fe      	b.n	8008b92 <BusFault_Handler+0x4>

08008b94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008b94:	b480      	push	{r7}
 8008b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008b98:	e7fe      	b.n	8008b98 <UsageFault_Handler+0x4>

08008b9a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008b9a:	b480      	push	{r7}
 8008b9c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008b9e:	bf00      	nop
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr

08008ba8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008bac:	bf00      	nop
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr

08008bb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008bb6:	b480      	push	{r7}
 8008bb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008bba:	bf00      	nop
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc2:	4770      	bx	lr

08008bc4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	static uint16_t ticks = 0;
	ticks++;
 8008bc8:	4b09      	ldr	r3, [pc, #36]	; (8008bf0 <SysTick_Handler+0x2c>)
 8008bca:	881b      	ldrh	r3, [r3, #0]
 8008bcc:	3301      	adds	r3, #1
 8008bce:	b29a      	uxth	r2, r3
 8008bd0:	4b07      	ldr	r3, [pc, #28]	; (8008bf0 <SysTick_Handler+0x2c>)
 8008bd2:	801a      	strh	r2, [r3, #0]
	if(ticks >= 1000) {
 8008bd4:	4b06      	ldr	r3, [pc, #24]	; (8008bf0 <SysTick_Handler+0x2c>)
 8008bd6:	881b      	ldrh	r3, [r3, #0]
 8008bd8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008bdc:	d304      	bcc.n	8008be8 <SysTick_Handler+0x24>
		DHCP_time_handler();
 8008bde:	f7fb fb33 	bl	8004248 <DHCP_time_handler>
		ticks = 0;
 8008be2:	4b03      	ldr	r3, [pc, #12]	; (8008bf0 <SysTick_Handler+0x2c>)
 8008be4:	2200      	movs	r2, #0
 8008be6:	801a      	strh	r2, [r3, #0]
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008be8:	f000 fff0 	bl	8009bcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008bec:	bf00      	nop
 8008bee:	bd80      	pop	{r7, pc}
 8008bf0:	200027f0 	.word	0x200027f0

08008bf4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b082      	sub	sp, #8
 8008bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	if ( (haftConf--) == 0) { // Половина преобразования
 8008bfa:	4b94      	ldr	r3, [pc, #592]	; (8008e4c <DMA1_Channel1_IRQHandler+0x258>)
 8008bfc:	881b      	ldrh	r3, [r3, #0]
 8008bfe:	1e5a      	subs	r2, r3, #1
 8008c00:	b291      	uxth	r1, r2
 8008c02:	4a92      	ldr	r2, [pc, #584]	; (8008e4c <DMA1_Channel1_IRQHandler+0x258>)
 8008c04:	8011      	strh	r1, [r2, #0]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	f040 8118 	bne.w	8008e3c <DMA1_Channel1_IRQHandler+0x248>
		LED_PULSE
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008c12:	488f      	ldr	r0, [pc, #572]	; (8008e50 <DMA1_Channel1_IRQHandler+0x25c>)
 8008c14:	f003 fb26 	bl	800c264 <HAL_GPIO_WritePin>
 8008c18:	2200      	movs	r2, #0
 8008c1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008c1e:	488c      	ldr	r0, [pc, #560]	; (8008e50 <DMA1_Channel1_IRQHandler+0x25c>)
 8008c20:	f003 fb20 	bl	800c264 <HAL_GPIO_WritePin>
		HAL_ADC_Stop_DMA(&hadc1);
 8008c24:	488b      	ldr	r0, [pc, #556]	; (8008e54 <DMA1_Channel1_IRQHandler+0x260>)
 8008c26:	f001 fd17 	bl	800a658 <HAL_ADC_Stop_DMA>
		if (ajustCount++ > AJUST_DELAY) {
 8008c2a:	4b8b      	ldr	r3, [pc, #556]	; (8008e58 <DMA1_Channel1_IRQHandler+0x264>)
 8008c2c:	881b      	ldrh	r3, [r3, #0]
 8008c2e:	1c5a      	adds	r2, r3, #1
 8008c30:	b291      	uxth	r1, r2
 8008c32:	4a89      	ldr	r2, [pc, #548]	; (8008e58 <DMA1_Channel1_IRQHandler+0x264>)
 8008c34:	8011      	strh	r1, [r2, #0]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	f000 80c8 	beq.w	8008dcc <DMA1_Channel1_IRQHandler+0x1d8>
			/* Автоматическая регулировка уровня сигнала */
			ajustCount = 0;
 8008c3c:	4b86      	ldr	r3, [pc, #536]	; (8008e58 <DMA1_Channel1_IRQHandler+0x264>)
 8008c3e:	2200      	movs	r2, #0
 8008c40:	801a      	strh	r2, [r3, #0]
			maxLevel = 0, minLevel = 4096, avgLevel = 0;
 8008c42:	4b86      	ldr	r3, [pc, #536]	; (8008e5c <DMA1_Channel1_IRQHandler+0x268>)
 8008c44:	2200      	movs	r2, #0
 8008c46:	801a      	strh	r2, [r3, #0]
 8008c48:	4b85      	ldr	r3, [pc, #532]	; (8008e60 <DMA1_Channel1_IRQHandler+0x26c>)
 8008c4a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008c4e:	801a      	strh	r2, [r3, #0]
 8008c50:	4b84      	ldr	r3, [pc, #528]	; (8008e64 <DMA1_Channel1_IRQHandler+0x270>)
 8008c52:	f04f 0200 	mov.w	r2, #0
 8008c56:	601a      	str	r2, [r3, #0]
			for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 8008c58:	2300      	movs	r3, #0
 8008c5a:	607b      	str	r3, [r7, #4]
 8008c5c:	e02e      	b.n	8008cbc <DMA1_Channel1_IRQHandler+0xc8>
				avgLevel = avgLevel + adcBuffer[ii];
 8008c5e:	4a82      	ldr	r2, [pc, #520]	; (8008e68 <DMA1_Channel1_IRQHandler+0x274>)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c66:	ee07 3a90 	vmov	s15, r3
 8008c6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008c6e:	4b7d      	ldr	r3, [pc, #500]	; (8008e64 <DMA1_Channel1_IRQHandler+0x270>)
 8008c70:	edd3 7a00 	vldr	s15, [r3]
 8008c74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008c78:	4b7a      	ldr	r3, [pc, #488]	; (8008e64 <DMA1_Channel1_IRQHandler+0x270>)
 8008c7a:	edc3 7a00 	vstr	s15, [r3]
				if (maxLevel < adcBuffer[ii]) {
 8008c7e:	4a7a      	ldr	r2, [pc, #488]	; (8008e68 <DMA1_Channel1_IRQHandler+0x274>)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8008c86:	4b75      	ldr	r3, [pc, #468]	; (8008e5c <DMA1_Channel1_IRQHandler+0x268>)
 8008c88:	881b      	ldrh	r3, [r3, #0]
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	d905      	bls.n	8008c9a <DMA1_Channel1_IRQHandler+0xa6>
					maxLevel = adcBuffer[ii];
 8008c8e:	4a76      	ldr	r2, [pc, #472]	; (8008e68 <DMA1_Channel1_IRQHandler+0x274>)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8008c96:	4b71      	ldr	r3, [pc, #452]	; (8008e5c <DMA1_Channel1_IRQHandler+0x268>)
 8008c98:	801a      	strh	r2, [r3, #0]
				}
				if (minLevel > adcBuffer[ii]) {
 8008c9a:	4a73      	ldr	r2, [pc, #460]	; (8008e68 <DMA1_Channel1_IRQHandler+0x274>)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8008ca2:	4b6f      	ldr	r3, [pc, #444]	; (8008e60 <DMA1_Channel1_IRQHandler+0x26c>)
 8008ca4:	881b      	ldrh	r3, [r3, #0]
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d205      	bcs.n	8008cb6 <DMA1_Channel1_IRQHandler+0xc2>
					minLevel = adcBuffer[ii];
 8008caa:	4a6f      	ldr	r2, [pc, #444]	; (8008e68 <DMA1_Channel1_IRQHandler+0x274>)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8008cb2:	4b6b      	ldr	r3, [pc, #428]	; (8008e60 <DMA1_Channel1_IRQHandler+0x26c>)
 8008cb4:	801a      	strh	r2, [r3, #0]
			for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	3301      	adds	r3, #1
 8008cba:	607b      	str	r3, [r7, #4]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008cc2:	dbcc      	blt.n	8008c5e <DMA1_Channel1_IRQHandler+0x6a>
				}
			}
			avgLevel = avgLevel / CONVERSION_COUNT;
 8008cc4:	4b67      	ldr	r3, [pc, #412]	; (8008e64 <DMA1_Channel1_IRQHandler+0x270>)
 8008cc6:	ed93 7a00 	vldr	s14, [r3]
 8008cca:	eddf 6a68 	vldr	s13, [pc, #416]	; 8008e6c <DMA1_Channel1_IRQHandler+0x278>
 8008cce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008cd2:	4b64      	ldr	r3, [pc, #400]	; (8008e64 <DMA1_Channel1_IRQHandler+0x270>)
 8008cd4:	edc3 7a00 	vstr	s15, [r3]
			if (abs(minLevel - avgLevel) > abs(maxLevel - avgLevel)) {
 8008cd8:	4b61      	ldr	r3, [pc, #388]	; (8008e60 <DMA1_Channel1_IRQHandler+0x26c>)
 8008cda:	881b      	ldrh	r3, [r3, #0]
 8008cdc:	ee07 3a90 	vmov	s15, r3
 8008ce0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008ce4:	4b5f      	ldr	r3, [pc, #380]	; (8008e64 <DMA1_Channel1_IRQHandler+0x270>)
 8008ce6:	edd3 7a00 	vldr	s15, [r3]
 8008cea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008cee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008cf2:	ee17 3a90 	vmov	r3, s15
 8008cf6:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8008cfa:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8008cfe:	4b57      	ldr	r3, [pc, #348]	; (8008e5c <DMA1_Channel1_IRQHandler+0x268>)
 8008d00:	881b      	ldrh	r3, [r3, #0]
 8008d02:	ee07 3a90 	vmov	s15, r3
 8008d06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008d0a:	4b56      	ldr	r3, [pc, #344]	; (8008e64 <DMA1_Channel1_IRQHandler+0x270>)
 8008d0c:	edd3 7a00 	vldr	s15, [r3]
 8008d10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008d14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008d18:	ee17 3a90 	vmov	r3, s15
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	bfb8      	it	lt
 8008d20:	425b      	neglt	r3, r3
 8008d22:	429a      	cmp	r2, r3
 8008d24:	dd15      	ble.n	8008d52 <DMA1_Channel1_IRQHandler+0x15e>
				maxLevel = abs(minLevel - avgLevel);
 8008d26:	4b4e      	ldr	r3, [pc, #312]	; (8008e60 <DMA1_Channel1_IRQHandler+0x26c>)
 8008d28:	881b      	ldrh	r3, [r3, #0]
 8008d2a:	ee07 3a90 	vmov	s15, r3
 8008d2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008d32:	4b4c      	ldr	r3, [pc, #304]	; (8008e64 <DMA1_Channel1_IRQHandler+0x270>)
 8008d34:	edd3 7a00 	vldr	s15, [r3]
 8008d38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008d3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008d40:	ee17 3a90 	vmov	r3, s15
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	bfb8      	it	lt
 8008d48:	425b      	neglt	r3, r3
 8008d4a:	b29a      	uxth	r2, r3
 8008d4c:	4b43      	ldr	r3, [pc, #268]	; (8008e5c <DMA1_Channel1_IRQHandler+0x268>)
 8008d4e:	801a      	strh	r2, [r3, #0]
 8008d50:	e014      	b.n	8008d7c <DMA1_Channel1_IRQHandler+0x188>
			} else {
				maxLevel = abs(maxLevel - avgLevel);
 8008d52:	4b42      	ldr	r3, [pc, #264]	; (8008e5c <DMA1_Channel1_IRQHandler+0x268>)
 8008d54:	881b      	ldrh	r3, [r3, #0]
 8008d56:	ee07 3a90 	vmov	s15, r3
 8008d5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008d5e:	4b41      	ldr	r3, [pc, #260]	; (8008e64 <DMA1_Channel1_IRQHandler+0x270>)
 8008d60:	edd3 7a00 	vldr	s15, [r3]
 8008d64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008d68:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008d6c:	ee17 3a90 	vmov	r3, s15
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	bfb8      	it	lt
 8008d74:	425b      	neglt	r3, r3
 8008d76:	b29a      	uxth	r2, r3
 8008d78:	4b38      	ldr	r3, [pc, #224]	; (8008e5c <DMA1_Channel1_IRQHandler+0x268>)
 8008d7a:	801a      	strh	r2, [r3, #0]
			}
			if (abs(maxLevel - NOMINAL_LEVEL) > ACURACY_LEVEL) {
 8008d7c:	4b37      	ldr	r3, [pc, #220]	; (8008e5c <DMA1_Channel1_IRQHandler+0x268>)
 8008d7e:	881b      	ldrh	r3, [r3, #0]
 8008d80:	f5a3 73e1 	sub.w	r3, r3, #450	; 0x1c2
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	bfb8      	it	lt
 8008d88:	425b      	neglt	r3, r3
 8008d8a:	2b32      	cmp	r3, #50	; 0x32
 8008d8c:	dd1b      	ble.n	8008dc6 <DMA1_Channel1_IRQHandler+0x1d2>
				if (maxLevel - NOMINAL_LEVEL > 0) {
 8008d8e:	4b33      	ldr	r3, [pc, #204]	; (8008e5c <DMA1_Channel1_IRQHandler+0x268>)
 8008d90:	881b      	ldrh	r3, [r3, #0]
 8008d92:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8008d96:	d90c      	bls.n	8008db2 <DMA1_Channel1_IRQHandler+0x1be>
					levelNominal = false;
 8008d98:	4b35      	ldr	r3, [pc, #212]	; (8008e70 <DMA1_Channel1_IRQHandler+0x27c>)
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	701a      	strb	r2, [r3, #0]
					/* Сигнал сильный, понижаем уровень */
					#ifdef AD5245
					AD5245level(currentLevel--);
 8008d9e:	4b35      	ldr	r3, [pc, #212]	; (8008e74 <DMA1_Channel1_IRQHandler+0x280>)
 8008da0:	781b      	ldrb	r3, [r3, #0]
 8008da2:	1e5a      	subs	r2, r3, #1
 8008da4:	b2d1      	uxtb	r1, r2
 8008da6:	4a33      	ldr	r2, [pc, #204]	; (8008e74 <DMA1_Channel1_IRQHandler+0x280>)
 8008da8:	7011      	strb	r1, [r2, #0]
 8008daa:	4618      	mov	r0, r3
 8008dac:	f7fb fb1a 	bl	80043e4 <AD5245level>
 8008db0:	e00c      	b.n	8008dcc <DMA1_Channel1_IRQHandler+0x1d8>
					#endif
				} else {
					/* Сигнал слабый, повышаем уровень */
					#ifdef AD5245
					AD5245level(currentLevel++);
 8008db2:	4b30      	ldr	r3, [pc, #192]	; (8008e74 <DMA1_Channel1_IRQHandler+0x280>)
 8008db4:	781b      	ldrb	r3, [r3, #0]
 8008db6:	1c5a      	adds	r2, r3, #1
 8008db8:	b2d1      	uxtb	r1, r2
 8008dba:	4a2e      	ldr	r2, [pc, #184]	; (8008e74 <DMA1_Channel1_IRQHandler+0x280>)
 8008dbc:	7011      	strb	r1, [r2, #0]
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f7fb fb10 	bl	80043e4 <AD5245level>
 8008dc4:	e002      	b.n	8008dcc <DMA1_Channel1_IRQHandler+0x1d8>
					#endif
				}
			} else {  /* Уровень в норме. Накапливаем данные для усреднения */
				levelNominal = true;
 8008dc6:	4b2a      	ldr	r3, [pc, #168]	; (8008e70 <DMA1_Channel1_IRQHandler+0x27c>)
 8008dc8:	2201      	movs	r2, #1
 8008dca:	701a      	strb	r2, [r3, #0]
			}
		}
		if (levelNominal) {
 8008dcc:	4b28      	ldr	r3, [pc, #160]	; (8008e70 <DMA1_Channel1_IRQHandler+0x27c>)
 8008dce:	781b      	ldrb	r3, [r3, #0]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d033      	beq.n	8008e3c <DMA1_Channel1_IRQHandler+0x248>
			if (mesCount < MEASURE_COUNT - 1) {
 8008dd4:	4b28      	ldr	r3, [pc, #160]	; (8008e78 <DMA1_Channel1_IRQHandler+0x284>)
 8008dd6:	881b      	ldrh	r3, [r3, #0]
 8008dd8:	2b0e      	cmp	r3, #14
 8008dda:	d826      	bhi.n	8008e2a <DMA1_Channel1_IRQHandler+0x236>
				for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 8008ddc:	2300      	movs	r3, #0
 8008dde:	603b      	str	r3, [r7, #0]
 8008de0:	e018      	b.n	8008e14 <DMA1_Channel1_IRQHandler+0x220>
					measArray[ii] = measArray[ii] + adcBuffer[ii];
 8008de2:	4a26      	ldr	r2, [pc, #152]	; (8008e7c <DMA1_Channel1_IRQHandler+0x288>)
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	009b      	lsls	r3, r3, #2
 8008de8:	4413      	add	r3, r2
 8008dea:	ed93 7a00 	vldr	s14, [r3]
 8008dee:	4a1e      	ldr	r2, [pc, #120]	; (8008e68 <DMA1_Channel1_IRQHandler+0x274>)
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008df6:	ee07 3a90 	vmov	s15, r3
 8008dfa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008dfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008e02:	4a1e      	ldr	r2, [pc, #120]	; (8008e7c <DMA1_Channel1_IRQHandler+0x288>)
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	009b      	lsls	r3, r3, #2
 8008e08:	4413      	add	r3, r2
 8008e0a:	edc3 7a00 	vstr	s15, [r3]
				for (int ii = 0; ii < CONVERSION_COUNT; ii++) {
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	3301      	adds	r3, #1
 8008e12:	603b      	str	r3, [r7, #0]
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e1a:	dbe2      	blt.n	8008de2 <DMA1_Channel1_IRQHandler+0x1ee>
				}
				mesCount++;
 8008e1c:	4b16      	ldr	r3, [pc, #88]	; (8008e78 <DMA1_Channel1_IRQHandler+0x284>)
 8008e1e:	881b      	ldrh	r3, [r3, #0]
 8008e20:	3301      	adds	r3, #1
 8008e22:	b29a      	uxth	r2, r3
 8008e24:	4b14      	ldr	r3, [pc, #80]	; (8008e78 <DMA1_Channel1_IRQHandler+0x284>)
 8008e26:	801a      	strh	r2, [r3, #0]
 8008e28:	e008      	b.n	8008e3c <DMA1_Channel1_IRQHandler+0x248>
			} else { /* Можно выполнять свертку */
				HAL_TIM_Base_Stop_IT(&htim4);
 8008e2a:	4815      	ldr	r0, [pc, #84]	; (8008e80 <DMA1_Channel1_IRQHandler+0x28c>)
 8008e2c:	f006 f896 	bl	800ef5c <HAL_TIM_Base_Stop_IT>
				mesCount = 0;
 8008e30:	4b11      	ldr	r3, [pc, #68]	; (8008e78 <DMA1_Channel1_IRQHandler+0x284>)
 8008e32:	2200      	movs	r2, #0
 8008e34:	801a      	strh	r2, [r3, #0]
				readyData = true;
 8008e36:	4b13      	ldr	r3, [pc, #76]	; (8008e84 <DMA1_Channel1_IRQHandler+0x290>)
 8008e38:	2201      	movs	r2, #1
 8008e3a:	701a      	strb	r2, [r3, #0]
			}
		}
	}

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8008e3c:	4812      	ldr	r0, [pc, #72]	; (8008e88 <DMA1_Channel1_IRQHandler+0x294>)
 8008e3e:	f002 ff3f 	bl	800bcc0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8008e42:	bf00      	nop
 8008e44:	3708      	adds	r7, #8
 8008e46:	46bd      	mov	sp, r7
 8008e48:	bd80      	pop	{r7, pc}
 8008e4a:	bf00      	nop
 8008e4c:	200017d8 	.word	0x200017d8
 8008e50:	48000800 	.word	0x48000800
 8008e54:	20000708 	.word	0x20000708
 8008e58:	200017dc 	.word	0x200017dc
 8008e5c:	200017de 	.word	0x200017de
 8008e60:	200017e0 	.word	0x200017e0
 8008e64:	200017e8 	.word	0x200017e8
 8008e68:	20000fd8 	.word	0x20000fd8
 8008e6c:	44800000 	.word	0x44800000
 8008e70:	200017e4 	.word	0x200017e4
 8008e74:	20000a08 	.word	0x20000a08
 8008e78:	200017da 	.word	0x200017da
 8008e7c:	200017ec 	.word	0x200017ec
 8008e80:	2000092c 	.word	0x2000092c
 8008e84:	200017e2 	.word	0x200017e2
 8008e88:	20000774 	.word	0x20000774

08008e8c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LED_PULSE
 8008e90:	2201      	movs	r2, #1
 8008e92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008e96:	4808      	ldr	r0, [pc, #32]	; (8008eb8 <TIM3_IRQHandler+0x2c>)
 8008e98:	f003 f9e4 	bl	800c264 <HAL_GPIO_WritePin>
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008ea2:	4805      	ldr	r0, [pc, #20]	; (8008eb8 <TIM3_IRQHandler+0x2c>)
 8008ea4:	f003 f9de 	bl	800c264 <HAL_GPIO_WritePin>
	readyCapture = true;
 8008ea8:	4b04      	ldr	r3, [pc, #16]	; (8008ebc <TIM3_IRQHandler+0x30>)
 8008eaa:	2201      	movs	r2, #1
 8008eac:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8008eae:	4804      	ldr	r0, [pc, #16]	; (8008ec0 <TIM3_IRQHandler+0x34>)
 8008eb0:	f006 faec 	bl	800f48c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8008eb4:	bf00      	nop
 8008eb6:	bd80      	pop	{r7, pc}
 8008eb8:	48000800 	.word	0x48000800
 8008ebc:	200017e3 	.word	0x200017e3
 8008ec0:	200008e0 	.word	0x200008e0

08008ec4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	HAL_TIM_OC_Stop(&htim1, TIM_CHANNEL_1);
 8008ec8:	2100      	movs	r1, #0
 8008eca:	4818      	ldr	r0, [pc, #96]	; (8008f2c <TIM4_IRQHandler+0x68>)
 8008ecc:	f006 f9e8 	bl	800f2a0 <HAL_TIM_OC_Stop>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_1);
 8008ed0:	2100      	movs	r1, #0
 8008ed2:	4816      	ldr	r0, [pc, #88]	; (8008f2c <TIM4_IRQHandler+0x68>)
 8008ed4:	f006 f8d2 	bl	800f07c <HAL_TIM_OC_Start>
	//HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_1);
	//HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
	HAL_GPIO_WritePin(selZ1_GPIO_Port, selZ1_Pin, GPIO_PIN_SET);
 8008ed8:	2201      	movs	r2, #1
 8008eda:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008ede:	4814      	ldr	r0, [pc, #80]	; (8008f30 <TIM4_IRQHandler+0x6c>)
 8008ee0:	f003 f9c0 	bl	800c264 <HAL_GPIO_WritePin>
	haftConf = 1;
 8008ee4:	4b13      	ldr	r3, [pc, #76]	; (8008f34 <TIM4_IRQHandler+0x70>)
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	801a      	strh	r2, [r3, #0]
	readyCapture = true;
 8008eea:	4b13      	ldr	r3, [pc, #76]	; (8008f38 <TIM4_IRQHandler+0x74>)
 8008eec:	2201      	movs	r2, #1
 8008eee:	701a      	strb	r2, [r3, #0]
	LED_PULSE
 8008ef0:	2201      	movs	r2, #1
 8008ef2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008ef6:	4811      	ldr	r0, [pc, #68]	; (8008f3c <TIM4_IRQHandler+0x78>)
 8008ef8:	f003 f9b4 	bl	800c264 <HAL_GPIO_WritePin>
 8008efc:	2200      	movs	r2, #0
 8008efe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008f02:	480e      	ldr	r0, [pc, #56]	; (8008f3c <TIM4_IRQHandler+0x78>)
 8008f04:	f003 f9ae 	bl	800c264 <HAL_GPIO_WritePin>
	if (! readyData) {
 8008f08:	4b0d      	ldr	r3, [pc, #52]	; (8008f40 <TIM4_IRQHandler+0x7c>)
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	f083 0301 	eor.w	r3, r3, #1
 8008f10:	b2db      	uxtb	r3, r3
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d005      	beq.n	8008f22 <TIM4_IRQHandler+0x5e>
		//HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcBuffer, CONVERSION_COUNT);
 8008f16:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008f1a:	490a      	ldr	r1, [pc, #40]	; (8008f44 <TIM4_IRQHandler+0x80>)
 8008f1c:	480a      	ldr	r0, [pc, #40]	; (8008f48 <TIM4_IRQHandler+0x84>)
 8008f1e:	f001 fac7 	bl	800a4b0 <HAL_ADC_Start_DMA>
	}

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8008f22:	480a      	ldr	r0, [pc, #40]	; (8008f4c <TIM4_IRQHandler+0x88>)
 8008f24:	f006 fab2 	bl	800f48c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8008f28:	bf00      	nop
 8008f2a:	bd80      	pop	{r7, pc}
 8008f2c:	20000894 	.word	0x20000894
 8008f30:	48000400 	.word	0x48000400
 8008f34:	200017d8 	.word	0x200017d8
 8008f38:	200017e3 	.word	0x200017e3
 8008f3c:	48000800 	.word	0x48000800
 8008f40:	200017e2 	.word	0x200017e2
 8008f44:	20000fd8 	.word	0x20000fd8
 8008f48:	20000708 	.word	0x20000708
 8008f4c:	2000092c 	.word	0x2000092c

08008f50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8008f50:	b480      	push	{r7}
 8008f52:	af00      	add	r7, sp, #0
  return 1;
 8008f54:	2301      	movs	r3, #1
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5e:	4770      	bx	lr

08008f60 <_kill>:

int _kill(int pid, int sig)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b082      	sub	sp, #8
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8008f6a:	f008 fb9b 	bl	80116a4 <__errno>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	2216      	movs	r2, #22
 8008f72:	601a      	str	r2, [r3, #0]
  return -1;
 8008f74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3708      	adds	r7, #8
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <_exit>:

void _exit (int status)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b082      	sub	sp, #8
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8008f88:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f7ff ffe7 	bl	8008f60 <_kill>
  while (1) {}    /* Make sure we hang here */
 8008f92:	e7fe      	b.n	8008f92 <_exit+0x12>

08008f94 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b086      	sub	sp, #24
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	60f8      	str	r0, [r7, #12]
 8008f9c:	60b9      	str	r1, [r7, #8]
 8008f9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	617b      	str	r3, [r7, #20]
 8008fa4:	e00a      	b.n	8008fbc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8008fa6:	f3af 8000 	nop.w
 8008faa:	4601      	mov	r1, r0
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	1c5a      	adds	r2, r3, #1
 8008fb0:	60ba      	str	r2, [r7, #8]
 8008fb2:	b2ca      	uxtb	r2, r1
 8008fb4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008fb6:	697b      	ldr	r3, [r7, #20]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	617b      	str	r3, [r7, #20]
 8008fbc:	697a      	ldr	r2, [r7, #20]
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	429a      	cmp	r2, r3
 8008fc2:	dbf0      	blt.n	8008fa6 <_read+0x12>
  }

  return len;
 8008fc4:	687b      	ldr	r3, [r7, #4]
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3718      	adds	r7, #24
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}

08008fce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008fce:	b580      	push	{r7, lr}
 8008fd0:	b086      	sub	sp, #24
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	60f8      	str	r0, [r7, #12]
 8008fd6:	60b9      	str	r1, [r7, #8]
 8008fd8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008fda:	2300      	movs	r3, #0
 8008fdc:	617b      	str	r3, [r7, #20]
 8008fde:	e009      	b.n	8008ff4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	1c5a      	adds	r2, r3, #1
 8008fe4:	60ba      	str	r2, [r7, #8]
 8008fe6:	781b      	ldrb	r3, [r3, #0]
 8008fe8:	4618      	mov	r0, r3
 8008fea:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	3301      	adds	r3, #1
 8008ff2:	617b      	str	r3, [r7, #20]
 8008ff4:	697a      	ldr	r2, [r7, #20]
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	429a      	cmp	r2, r3
 8008ffa:	dbf1      	blt.n	8008fe0 <_write+0x12>
  }
  return len;
 8008ffc:	687b      	ldr	r3, [r7, #4]
}
 8008ffe:	4618      	mov	r0, r3
 8009000:	3718      	adds	r7, #24
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}

08009006 <_close>:

int _close(int file)
{
 8009006:	b480      	push	{r7}
 8009008:	b083      	sub	sp, #12
 800900a:	af00      	add	r7, sp, #0
 800900c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800900e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8009012:	4618      	mov	r0, r3
 8009014:	370c      	adds	r7, #12
 8009016:	46bd      	mov	sp, r7
 8009018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901c:	4770      	bx	lr

0800901e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800901e:	b480      	push	{r7}
 8009020:	b083      	sub	sp, #12
 8009022:	af00      	add	r7, sp, #0
 8009024:	6078      	str	r0, [r7, #4]
 8009026:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800902e:	605a      	str	r2, [r3, #4]
  return 0;
 8009030:	2300      	movs	r3, #0
}
 8009032:	4618      	mov	r0, r3
 8009034:	370c      	adds	r7, #12
 8009036:	46bd      	mov	sp, r7
 8009038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903c:	4770      	bx	lr

0800903e <_isatty>:

int _isatty(int file)
{
 800903e:	b480      	push	{r7}
 8009040:	b083      	sub	sp, #12
 8009042:	af00      	add	r7, sp, #0
 8009044:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8009046:	2301      	movs	r3, #1
}
 8009048:	4618      	mov	r0, r3
 800904a:	370c      	adds	r7, #12
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr

08009054 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8009054:	b480      	push	{r7}
 8009056:	b085      	sub	sp, #20
 8009058:	af00      	add	r7, sp, #0
 800905a:	60f8      	str	r0, [r7, #12]
 800905c:	60b9      	str	r1, [r7, #8]
 800905e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8009060:	2300      	movs	r3, #0
}
 8009062:	4618      	mov	r0, r3
 8009064:	3714      	adds	r7, #20
 8009066:	46bd      	mov	sp, r7
 8009068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906c:	4770      	bx	lr
	...

08009070 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009070:	b580      	push	{r7, lr}
 8009072:	b086      	sub	sp, #24
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009078:	4a14      	ldr	r2, [pc, #80]	; (80090cc <_sbrk+0x5c>)
 800907a:	4b15      	ldr	r3, [pc, #84]	; (80090d0 <_sbrk+0x60>)
 800907c:	1ad3      	subs	r3, r2, r3
 800907e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8009084:	4b13      	ldr	r3, [pc, #76]	; (80090d4 <_sbrk+0x64>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d102      	bne.n	8009092 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800908c:	4b11      	ldr	r3, [pc, #68]	; (80090d4 <_sbrk+0x64>)
 800908e:	4a12      	ldr	r2, [pc, #72]	; (80090d8 <_sbrk+0x68>)
 8009090:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8009092:	4b10      	ldr	r3, [pc, #64]	; (80090d4 <_sbrk+0x64>)
 8009094:	681a      	ldr	r2, [r3, #0]
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	4413      	add	r3, r2
 800909a:	693a      	ldr	r2, [r7, #16]
 800909c:	429a      	cmp	r2, r3
 800909e:	d207      	bcs.n	80090b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80090a0:	f008 fb00 	bl	80116a4 <__errno>
 80090a4:	4603      	mov	r3, r0
 80090a6:	220c      	movs	r2, #12
 80090a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80090aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80090ae:	e009      	b.n	80090c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80090b0:	4b08      	ldr	r3, [pc, #32]	; (80090d4 <_sbrk+0x64>)
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80090b6:	4b07      	ldr	r3, [pc, #28]	; (80090d4 <_sbrk+0x64>)
 80090b8:	681a      	ldr	r2, [r3, #0]
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	4413      	add	r3, r2
 80090be:	4a05      	ldr	r2, [pc, #20]	; (80090d4 <_sbrk+0x64>)
 80090c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80090c2:	68fb      	ldr	r3, [r7, #12]
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	3718      	adds	r7, #24
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}
 80090cc:	20020000 	.word	0x20020000
 80090d0:	00000400 	.word	0x00000400
 80090d4:	200027f4 	.word	0x200027f4
 80090d8:	20002818 	.word	0x20002818

080090dc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80090dc:	b480      	push	{r7}
 80090de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80090e0:	4b06      	ldr	r3, [pc, #24]	; (80090fc <SystemInit+0x20>)
 80090e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090e6:	4a05      	ldr	r2, [pc, #20]	; (80090fc <SystemInit+0x20>)
 80090e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80090ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80090f0:	bf00      	nop
 80090f2:	46bd      	mov	sp, r7
 80090f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f8:	4770      	bx	lr
 80090fa:	bf00      	nop
 80090fc:	e000ed00 	.word	0xe000ed00

08009100 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8009100:	b580      	push	{r7, lr}
 8009102:	b084      	sub	sp, #16
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8009108:	4b22      	ldr	r3, [pc, #136]	; (8009194 <WIZCHIP_READ+0x94>)
 800910a:	68db      	ldr	r3, [r3, #12]
 800910c:	4798      	blx	r3
   WIZCHIP.CS._select();
 800910e:	4b21      	ldr	r3, [pc, #132]	; (8009194 <WIZCHIP_READ+0x94>)
 8009110:	695b      	ldr	r3, [r3, #20]
 8009112:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8009114:	4b1f      	ldr	r3, [pc, #124]	; (8009194 <WIZCHIP_READ+0x94>)
 8009116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009118:	2b00      	cmp	r3, #0
 800911a:	d003      	beq.n	8009124 <WIZCHIP_READ+0x24>
 800911c:	4b1d      	ldr	r3, [pc, #116]	; (8009194 <WIZCHIP_READ+0x94>)
 800911e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009120:	2b00      	cmp	r3, #0
 8009122:	d114      	bne.n	800914e <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8009124:	4b1b      	ldr	r3, [pc, #108]	; (8009194 <WIZCHIP_READ+0x94>)
 8009126:	6a1b      	ldr	r3, [r3, #32]
 8009128:	687a      	ldr	r2, [r7, #4]
 800912a:	0c12      	lsrs	r2, r2, #16
 800912c:	b2d2      	uxtb	r2, r2
 800912e:	4610      	mov	r0, r2
 8009130:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8009132:	4b18      	ldr	r3, [pc, #96]	; (8009194 <WIZCHIP_READ+0x94>)
 8009134:	6a1b      	ldr	r3, [r3, #32]
 8009136:	687a      	ldr	r2, [r7, #4]
 8009138:	0a12      	lsrs	r2, r2, #8
 800913a:	b2d2      	uxtb	r2, r2
 800913c:	4610      	mov	r0, r2
 800913e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8009140:	4b14      	ldr	r3, [pc, #80]	; (8009194 <WIZCHIP_READ+0x94>)
 8009142:	6a1b      	ldr	r3, [r3, #32]
 8009144:	687a      	ldr	r2, [r7, #4]
 8009146:	b2d2      	uxtb	r2, r2
 8009148:	4610      	mov	r0, r2
 800914a:	4798      	blx	r3
 800914c:	e011      	b.n	8009172 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	0c1b      	lsrs	r3, r3, #16
 8009152:	b2db      	uxtb	r3, r3
 8009154:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	0a1b      	lsrs	r3, r3, #8
 800915a:	b2db      	uxtb	r3, r3
 800915c:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	b2db      	uxtb	r3, r3
 8009162:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8009164:	4b0b      	ldr	r3, [pc, #44]	; (8009194 <WIZCHIP_READ+0x94>)
 8009166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009168:	f107 020c 	add.w	r2, r7, #12
 800916c:	2103      	movs	r1, #3
 800916e:	4610      	mov	r0, r2
 8009170:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8009172:	4b08      	ldr	r3, [pc, #32]	; (8009194 <WIZCHIP_READ+0x94>)
 8009174:	69db      	ldr	r3, [r3, #28]
 8009176:	4798      	blx	r3
 8009178:	4603      	mov	r3, r0
 800917a:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 800917c:	4b05      	ldr	r3, [pc, #20]	; (8009194 <WIZCHIP_READ+0x94>)
 800917e:	699b      	ldr	r3, [r3, #24]
 8009180:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8009182:	4b04      	ldr	r3, [pc, #16]	; (8009194 <WIZCHIP_READ+0x94>)
 8009184:	691b      	ldr	r3, [r3, #16]
 8009186:	4798      	blx	r3
   return ret;
 8009188:	7bfb      	ldrb	r3, [r7, #15]
}
 800918a:	4618      	mov	r0, r3
 800918c:	3710      	adds	r7, #16
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}
 8009192:	bf00      	nop
 8009194:	20000380 	.word	0x20000380

08009198 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b084      	sub	sp, #16
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
 80091a0:	460b      	mov	r3, r1
 80091a2:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 80091a4:	4b22      	ldr	r3, [pc, #136]	; (8009230 <WIZCHIP_WRITE+0x98>)
 80091a6:	68db      	ldr	r3, [r3, #12]
 80091a8:	4798      	blx	r3
   WIZCHIP.CS._select();
 80091aa:	4b21      	ldr	r3, [pc, #132]	; (8009230 <WIZCHIP_WRITE+0x98>)
 80091ac:	695b      	ldr	r3, [r3, #20]
 80091ae:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f043 0304 	orr.w	r3, r3, #4
 80091b6:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80091b8:	4b1d      	ldr	r3, [pc, #116]	; (8009230 <WIZCHIP_WRITE+0x98>)
 80091ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d119      	bne.n	80091f4 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80091c0:	4b1b      	ldr	r3, [pc, #108]	; (8009230 <WIZCHIP_WRITE+0x98>)
 80091c2:	6a1b      	ldr	r3, [r3, #32]
 80091c4:	687a      	ldr	r2, [r7, #4]
 80091c6:	0c12      	lsrs	r2, r2, #16
 80091c8:	b2d2      	uxtb	r2, r2
 80091ca:	4610      	mov	r0, r2
 80091cc:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80091ce:	4b18      	ldr	r3, [pc, #96]	; (8009230 <WIZCHIP_WRITE+0x98>)
 80091d0:	6a1b      	ldr	r3, [r3, #32]
 80091d2:	687a      	ldr	r2, [r7, #4]
 80091d4:	0a12      	lsrs	r2, r2, #8
 80091d6:	b2d2      	uxtb	r2, r2
 80091d8:	4610      	mov	r0, r2
 80091da:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80091dc:	4b14      	ldr	r3, [pc, #80]	; (8009230 <WIZCHIP_WRITE+0x98>)
 80091de:	6a1b      	ldr	r3, [r3, #32]
 80091e0:	687a      	ldr	r2, [r7, #4]
 80091e2:	b2d2      	uxtb	r2, r2
 80091e4:	4610      	mov	r0, r2
 80091e6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 80091e8:	4b11      	ldr	r3, [pc, #68]	; (8009230 <WIZCHIP_WRITE+0x98>)
 80091ea:	6a1b      	ldr	r3, [r3, #32]
 80091ec:	78fa      	ldrb	r2, [r7, #3]
 80091ee:	4610      	mov	r0, r2
 80091f0:	4798      	blx	r3
 80091f2:	e013      	b.n	800921c <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	0c1b      	lsrs	r3, r3, #16
 80091f8:	b2db      	uxtb	r3, r3
 80091fa:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	0a1b      	lsrs	r3, r3, #8
 8009200:	b2db      	uxtb	r3, r3
 8009202:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	b2db      	uxtb	r3, r3
 8009208:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 800920a:	78fb      	ldrb	r3, [r7, #3]
 800920c:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 800920e:	4b08      	ldr	r3, [pc, #32]	; (8009230 <WIZCHIP_WRITE+0x98>)
 8009210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009212:	f107 020c 	add.w	r2, r7, #12
 8009216:	2104      	movs	r1, #4
 8009218:	4610      	mov	r0, r2
 800921a:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 800921c:	4b04      	ldr	r3, [pc, #16]	; (8009230 <WIZCHIP_WRITE+0x98>)
 800921e:	699b      	ldr	r3, [r3, #24]
 8009220:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8009222:	4b03      	ldr	r3, [pc, #12]	; (8009230 <WIZCHIP_WRITE+0x98>)
 8009224:	691b      	ldr	r3, [r3, #16]
 8009226:	4798      	blx	r3
}
 8009228:	bf00      	nop
 800922a:	3710      	adds	r7, #16
 800922c:	46bd      	mov	sp, r7
 800922e:	bd80      	pop	{r7, pc}
 8009230:	20000380 	.word	0x20000380

08009234 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8009234:	b590      	push	{r4, r7, lr}
 8009236:	b087      	sub	sp, #28
 8009238:	af00      	add	r7, sp, #0
 800923a:	60f8      	str	r0, [r7, #12]
 800923c:	60b9      	str	r1, [r7, #8]
 800923e:	4613      	mov	r3, r2
 8009240:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8009242:	4b2b      	ldr	r3, [pc, #172]	; (80092f0 <WIZCHIP_READ_BUF+0xbc>)
 8009244:	68db      	ldr	r3, [r3, #12]
 8009246:	4798      	blx	r3
   WIZCHIP.CS._select();
 8009248:	4b29      	ldr	r3, [pc, #164]	; (80092f0 <WIZCHIP_READ_BUF+0xbc>)
 800924a:	695b      	ldr	r3, [r3, #20]
 800924c:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800924e:	4b28      	ldr	r3, [pc, #160]	; (80092f0 <WIZCHIP_READ_BUF+0xbc>)
 8009250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009252:	2b00      	cmp	r3, #0
 8009254:	d003      	beq.n	800925e <WIZCHIP_READ_BUF+0x2a>
 8009256:	4b26      	ldr	r3, [pc, #152]	; (80092f0 <WIZCHIP_READ_BUF+0xbc>)
 8009258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800925a:	2b00      	cmp	r3, #0
 800925c:	d126      	bne.n	80092ac <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800925e:	4b24      	ldr	r3, [pc, #144]	; (80092f0 <WIZCHIP_READ_BUF+0xbc>)
 8009260:	6a1b      	ldr	r3, [r3, #32]
 8009262:	68fa      	ldr	r2, [r7, #12]
 8009264:	0c12      	lsrs	r2, r2, #16
 8009266:	b2d2      	uxtb	r2, r2
 8009268:	4610      	mov	r0, r2
 800926a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800926c:	4b20      	ldr	r3, [pc, #128]	; (80092f0 <WIZCHIP_READ_BUF+0xbc>)
 800926e:	6a1b      	ldr	r3, [r3, #32]
 8009270:	68fa      	ldr	r2, [r7, #12]
 8009272:	0a12      	lsrs	r2, r2, #8
 8009274:	b2d2      	uxtb	r2, r2
 8009276:	4610      	mov	r0, r2
 8009278:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800927a:	4b1d      	ldr	r3, [pc, #116]	; (80092f0 <WIZCHIP_READ_BUF+0xbc>)
 800927c:	6a1b      	ldr	r3, [r3, #32]
 800927e:	68fa      	ldr	r2, [r7, #12]
 8009280:	b2d2      	uxtb	r2, r2
 8009282:	4610      	mov	r0, r2
 8009284:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8009286:	2300      	movs	r3, #0
 8009288:	82fb      	strh	r3, [r7, #22]
 800928a:	e00a      	b.n	80092a2 <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 800928c:	4b18      	ldr	r3, [pc, #96]	; (80092f0 <WIZCHIP_READ_BUF+0xbc>)
 800928e:	69db      	ldr	r3, [r3, #28]
 8009290:	8afa      	ldrh	r2, [r7, #22]
 8009292:	68b9      	ldr	r1, [r7, #8]
 8009294:	188c      	adds	r4, r1, r2
 8009296:	4798      	blx	r3
 8009298:	4603      	mov	r3, r0
 800929a:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 800929c:	8afb      	ldrh	r3, [r7, #22]
 800929e:	3301      	adds	r3, #1
 80092a0:	82fb      	strh	r3, [r7, #22]
 80092a2:	8afa      	ldrh	r2, [r7, #22]
 80092a4:	88fb      	ldrh	r3, [r7, #6]
 80092a6:	429a      	cmp	r2, r3
 80092a8:	d3f0      	bcc.n	800928c <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80092aa:	e017      	b.n	80092dc <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	0c1b      	lsrs	r3, r3, #16
 80092b0:	b2db      	uxtb	r3, r3
 80092b2:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	0a1b      	lsrs	r3, r3, #8
 80092b8:	b2db      	uxtb	r3, r3
 80092ba:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80092c2:	4b0b      	ldr	r3, [pc, #44]	; (80092f0 <WIZCHIP_READ_BUF+0xbc>)
 80092c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092c6:	f107 0210 	add.w	r2, r7, #16
 80092ca:	2103      	movs	r1, #3
 80092cc:	4610      	mov	r0, r2
 80092ce:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 80092d0:	4b07      	ldr	r3, [pc, #28]	; (80092f0 <WIZCHIP_READ_BUF+0xbc>)
 80092d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092d4:	88fa      	ldrh	r2, [r7, #6]
 80092d6:	4611      	mov	r1, r2
 80092d8:	68b8      	ldr	r0, [r7, #8]
 80092da:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80092dc:	4b04      	ldr	r3, [pc, #16]	; (80092f0 <WIZCHIP_READ_BUF+0xbc>)
 80092de:	699b      	ldr	r3, [r3, #24]
 80092e0:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80092e2:	4b03      	ldr	r3, [pc, #12]	; (80092f0 <WIZCHIP_READ_BUF+0xbc>)
 80092e4:	691b      	ldr	r3, [r3, #16]
 80092e6:	4798      	blx	r3
}
 80092e8:	bf00      	nop
 80092ea:	371c      	adds	r7, #28
 80092ec:	46bd      	mov	sp, r7
 80092ee:	bd90      	pop	{r4, r7, pc}
 80092f0:	20000380 	.word	0x20000380

080092f4 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b086      	sub	sp, #24
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	60f8      	str	r0, [r7, #12]
 80092fc:	60b9      	str	r1, [r7, #8]
 80092fe:	4613      	mov	r3, r2
 8009300:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8009302:	4b2b      	ldr	r3, [pc, #172]	; (80093b0 <WIZCHIP_WRITE_BUF+0xbc>)
 8009304:	68db      	ldr	r3, [r3, #12]
 8009306:	4798      	blx	r3
   WIZCHIP.CS._select();
 8009308:	4b29      	ldr	r3, [pc, #164]	; (80093b0 <WIZCHIP_WRITE_BUF+0xbc>)
 800930a:	695b      	ldr	r3, [r3, #20]
 800930c:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	f043 0304 	orr.w	r3, r3, #4
 8009314:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8009316:	4b26      	ldr	r3, [pc, #152]	; (80093b0 <WIZCHIP_WRITE_BUF+0xbc>)
 8009318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800931a:	2b00      	cmp	r3, #0
 800931c:	d126      	bne.n	800936c <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800931e:	4b24      	ldr	r3, [pc, #144]	; (80093b0 <WIZCHIP_WRITE_BUF+0xbc>)
 8009320:	6a1b      	ldr	r3, [r3, #32]
 8009322:	68fa      	ldr	r2, [r7, #12]
 8009324:	0c12      	lsrs	r2, r2, #16
 8009326:	b2d2      	uxtb	r2, r2
 8009328:	4610      	mov	r0, r2
 800932a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800932c:	4b20      	ldr	r3, [pc, #128]	; (80093b0 <WIZCHIP_WRITE_BUF+0xbc>)
 800932e:	6a1b      	ldr	r3, [r3, #32]
 8009330:	68fa      	ldr	r2, [r7, #12]
 8009332:	0a12      	lsrs	r2, r2, #8
 8009334:	b2d2      	uxtb	r2, r2
 8009336:	4610      	mov	r0, r2
 8009338:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800933a:	4b1d      	ldr	r3, [pc, #116]	; (80093b0 <WIZCHIP_WRITE_BUF+0xbc>)
 800933c:	6a1b      	ldr	r3, [r3, #32]
 800933e:	68fa      	ldr	r2, [r7, #12]
 8009340:	b2d2      	uxtb	r2, r2
 8009342:	4610      	mov	r0, r2
 8009344:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8009346:	2300      	movs	r3, #0
 8009348:	82fb      	strh	r3, [r7, #22]
 800934a:	e00a      	b.n	8009362 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 800934c:	4b18      	ldr	r3, [pc, #96]	; (80093b0 <WIZCHIP_WRITE_BUF+0xbc>)
 800934e:	6a1b      	ldr	r3, [r3, #32]
 8009350:	8afa      	ldrh	r2, [r7, #22]
 8009352:	68b9      	ldr	r1, [r7, #8]
 8009354:	440a      	add	r2, r1
 8009356:	7812      	ldrb	r2, [r2, #0]
 8009358:	4610      	mov	r0, r2
 800935a:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800935c:	8afb      	ldrh	r3, [r7, #22]
 800935e:	3301      	adds	r3, #1
 8009360:	82fb      	strh	r3, [r7, #22]
 8009362:	8afa      	ldrh	r2, [r7, #22]
 8009364:	88fb      	ldrh	r3, [r7, #6]
 8009366:	429a      	cmp	r2, r3
 8009368:	d3f0      	bcc.n	800934c <WIZCHIP_WRITE_BUF+0x58>
 800936a:	e017      	b.n	800939c <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	0c1b      	lsrs	r3, r3, #16
 8009370:	b2db      	uxtb	r3, r3
 8009372:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	0a1b      	lsrs	r3, r3, #8
 8009378:	b2db      	uxtb	r3, r3
 800937a:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	b2db      	uxtb	r3, r3
 8009380:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8009382:	4b0b      	ldr	r3, [pc, #44]	; (80093b0 <WIZCHIP_WRITE_BUF+0xbc>)
 8009384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009386:	f107 0210 	add.w	r2, r7, #16
 800938a:	2103      	movs	r1, #3
 800938c:	4610      	mov	r0, r2
 800938e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8009390:	4b07      	ldr	r3, [pc, #28]	; (80093b0 <WIZCHIP_WRITE_BUF+0xbc>)
 8009392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009394:	88fa      	ldrh	r2, [r7, #6]
 8009396:	4611      	mov	r1, r2
 8009398:	68b8      	ldr	r0, [r7, #8]
 800939a:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 800939c:	4b04      	ldr	r3, [pc, #16]	; (80093b0 <WIZCHIP_WRITE_BUF+0xbc>)
 800939e:	699b      	ldr	r3, [r3, #24]
 80093a0:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80093a2:	4b03      	ldr	r3, [pc, #12]	; (80093b0 <WIZCHIP_WRITE_BUF+0xbc>)
 80093a4:	691b      	ldr	r3, [r3, #16]
 80093a6:	4798      	blx	r3
}
 80093a8:	bf00      	nop
 80093aa:	3718      	adds	r7, #24
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bd80      	pop	{r7, pc}
 80093b0:	20000380 	.word	0x20000380

080093b4 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 80093b4:	b590      	push	{r4, r7, lr}
 80093b6:	b085      	sub	sp, #20
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	4603      	mov	r3, r0
 80093bc:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80093be:	2300      	movs	r3, #0
 80093c0:	81fb      	strh	r3, [r7, #14]
 80093c2:	2300      	movs	r3, #0
 80093c4:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 80093c6:	79fb      	ldrb	r3, [r7, #7]
 80093c8:	009b      	lsls	r3, r3, #2
 80093ca:	3301      	adds	r3, #1
 80093cc:	00db      	lsls	r3, r3, #3
 80093ce:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 80093d2:	4618      	mov	r0, r3
 80093d4:	f7ff fe94 	bl	8009100 <WIZCHIP_READ>
 80093d8:	4603      	mov	r3, r0
 80093da:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 80093dc:	89bb      	ldrh	r3, [r7, #12]
 80093de:	021b      	lsls	r3, r3, #8
 80093e0:	b29c      	uxth	r4, r3
 80093e2:	79fb      	ldrb	r3, [r7, #7]
 80093e4:	009b      	lsls	r3, r3, #2
 80093e6:	3301      	adds	r3, #1
 80093e8:	00db      	lsls	r3, r3, #3
 80093ea:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 80093ee:	4618      	mov	r0, r3
 80093f0:	f7ff fe86 	bl	8009100 <WIZCHIP_READ>
 80093f4:	4603      	mov	r3, r0
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	4423      	add	r3, r4
 80093fa:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80093fc:	89bb      	ldrh	r3, [r7, #12]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d01a      	beq.n	8009438 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8009402:	79fb      	ldrb	r3, [r7, #7]
 8009404:	009b      	lsls	r3, r3, #2
 8009406:	3301      	adds	r3, #1
 8009408:	00db      	lsls	r3, r3, #3
 800940a:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800940e:	4618      	mov	r0, r3
 8009410:	f7ff fe76 	bl	8009100 <WIZCHIP_READ>
 8009414:	4603      	mov	r3, r0
 8009416:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8009418:	89fb      	ldrh	r3, [r7, #14]
 800941a:	021b      	lsls	r3, r3, #8
 800941c:	b29c      	uxth	r4, r3
 800941e:	79fb      	ldrb	r3, [r7, #7]
 8009420:	009b      	lsls	r3, r3, #2
 8009422:	3301      	adds	r3, #1
 8009424:	00db      	lsls	r3, r3, #3
 8009426:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 800942a:	4618      	mov	r0, r3
 800942c:	f7ff fe68 	bl	8009100 <WIZCHIP_READ>
 8009430:	4603      	mov	r3, r0
 8009432:	b29b      	uxth	r3, r3
 8009434:	4423      	add	r3, r4
 8009436:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8009438:	89fa      	ldrh	r2, [r7, #14]
 800943a:	89bb      	ldrh	r3, [r7, #12]
 800943c:	429a      	cmp	r2, r3
 800943e:	d1c2      	bne.n	80093c6 <getSn_TX_FSR+0x12>
   return val;
 8009440:	89fb      	ldrh	r3, [r7, #14]
}
 8009442:	4618      	mov	r0, r3
 8009444:	3714      	adds	r7, #20
 8009446:	46bd      	mov	sp, r7
 8009448:	bd90      	pop	{r4, r7, pc}

0800944a <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 800944a:	b590      	push	{r4, r7, lr}
 800944c:	b085      	sub	sp, #20
 800944e:	af00      	add	r7, sp, #0
 8009450:	4603      	mov	r3, r0
 8009452:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8009454:	2300      	movs	r3, #0
 8009456:	81fb      	strh	r3, [r7, #14]
 8009458:	2300      	movs	r3, #0
 800945a:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 800945c:	79fb      	ldrb	r3, [r7, #7]
 800945e:	009b      	lsls	r3, r3, #2
 8009460:	3301      	adds	r3, #1
 8009462:	00db      	lsls	r3, r3, #3
 8009464:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 8009468:	4618      	mov	r0, r3
 800946a:	f7ff fe49 	bl	8009100 <WIZCHIP_READ>
 800946e:	4603      	mov	r3, r0
 8009470:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8009472:	89bb      	ldrh	r3, [r7, #12]
 8009474:	021b      	lsls	r3, r3, #8
 8009476:	b29c      	uxth	r4, r3
 8009478:	79fb      	ldrb	r3, [r7, #7]
 800947a:	009b      	lsls	r3, r3, #2
 800947c:	3301      	adds	r3, #1
 800947e:	00db      	lsls	r3, r3, #3
 8009480:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8009484:	4618      	mov	r0, r3
 8009486:	f7ff fe3b 	bl	8009100 <WIZCHIP_READ>
 800948a:	4603      	mov	r3, r0
 800948c:	b29b      	uxth	r3, r3
 800948e:	4423      	add	r3, r4
 8009490:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8009492:	89bb      	ldrh	r3, [r7, #12]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d01a      	beq.n	80094ce <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8009498:	79fb      	ldrb	r3, [r7, #7]
 800949a:	009b      	lsls	r3, r3, #2
 800949c:	3301      	adds	r3, #1
 800949e:	00db      	lsls	r3, r3, #3
 80094a0:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 80094a4:	4618      	mov	r0, r3
 80094a6:	f7ff fe2b 	bl	8009100 <WIZCHIP_READ>
 80094aa:	4603      	mov	r3, r0
 80094ac:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80094ae:	89fb      	ldrh	r3, [r7, #14]
 80094b0:	021b      	lsls	r3, r3, #8
 80094b2:	b29c      	uxth	r4, r3
 80094b4:	79fb      	ldrb	r3, [r7, #7]
 80094b6:	009b      	lsls	r3, r3, #2
 80094b8:	3301      	adds	r3, #1
 80094ba:	00db      	lsls	r3, r3, #3
 80094bc:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80094c0:	4618      	mov	r0, r3
 80094c2:	f7ff fe1d 	bl	8009100 <WIZCHIP_READ>
 80094c6:	4603      	mov	r3, r0
 80094c8:	b29b      	uxth	r3, r3
 80094ca:	4423      	add	r3, r4
 80094cc:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 80094ce:	89fa      	ldrh	r2, [r7, #14]
 80094d0:	89bb      	ldrh	r3, [r7, #12]
 80094d2:	429a      	cmp	r2, r3
 80094d4:	d1c2      	bne.n	800945c <getSn_RX_RSR+0x12>
   return val;
 80094d6:	89fb      	ldrh	r3, [r7, #14]
}
 80094d8:	4618      	mov	r0, r3
 80094da:	3714      	adds	r7, #20
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd90      	pop	{r4, r7, pc}

080094e0 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80094e0:	b590      	push	{r4, r7, lr}
 80094e2:	b085      	sub	sp, #20
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	4603      	mov	r3, r0
 80094e8:	6039      	str	r1, [r7, #0]
 80094ea:	71fb      	strb	r3, [r7, #7]
 80094ec:	4613      	mov	r3, r2
 80094ee:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80094f0:	2300      	movs	r3, #0
 80094f2:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80094f4:	2300      	movs	r3, #0
 80094f6:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 80094f8:	88bb      	ldrh	r3, [r7, #4]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d048      	beq.n	8009590 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 80094fe:	79fb      	ldrb	r3, [r7, #7]
 8009500:	009b      	lsls	r3, r3, #2
 8009502:	3301      	adds	r3, #1
 8009504:	00db      	lsls	r3, r3, #3
 8009506:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800950a:	4618      	mov	r0, r3
 800950c:	f7ff fdf8 	bl	8009100 <WIZCHIP_READ>
 8009510:	4603      	mov	r3, r0
 8009512:	b29b      	uxth	r3, r3
 8009514:	021b      	lsls	r3, r3, #8
 8009516:	b29c      	uxth	r4, r3
 8009518:	79fb      	ldrb	r3, [r7, #7]
 800951a:	009b      	lsls	r3, r3, #2
 800951c:	3301      	adds	r3, #1
 800951e:	00db      	lsls	r3, r3, #3
 8009520:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8009524:	4618      	mov	r0, r3
 8009526:	f7ff fdeb 	bl	8009100 <WIZCHIP_READ>
 800952a:	4603      	mov	r3, r0
 800952c:	b29b      	uxth	r3, r3
 800952e:	4423      	add	r3, r4
 8009530:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8009532:	89fb      	ldrh	r3, [r7, #14]
 8009534:	021b      	lsls	r3, r3, #8
 8009536:	79fa      	ldrb	r2, [r7, #7]
 8009538:	0092      	lsls	r2, r2, #2
 800953a:	3202      	adds	r2, #2
 800953c:	00d2      	lsls	r2, r2, #3
 800953e:	4413      	add	r3, r2
 8009540:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8009542:	88bb      	ldrh	r3, [r7, #4]
 8009544:	461a      	mov	r2, r3
 8009546:	6839      	ldr	r1, [r7, #0]
 8009548:	68b8      	ldr	r0, [r7, #8]
 800954a:	f7ff fed3 	bl	80092f4 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 800954e:	89fa      	ldrh	r2, [r7, #14]
 8009550:	88bb      	ldrh	r3, [r7, #4]
 8009552:	4413      	add	r3, r2
 8009554:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8009556:	79fb      	ldrb	r3, [r7, #7]
 8009558:	009b      	lsls	r3, r3, #2
 800955a:	3301      	adds	r3, #1
 800955c:	00db      	lsls	r3, r3, #3
 800955e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8009562:	461a      	mov	r2, r3
 8009564:	89fb      	ldrh	r3, [r7, #14]
 8009566:	0a1b      	lsrs	r3, r3, #8
 8009568:	b29b      	uxth	r3, r3
 800956a:	b2db      	uxtb	r3, r3
 800956c:	4619      	mov	r1, r3
 800956e:	4610      	mov	r0, r2
 8009570:	f7ff fe12 	bl	8009198 <WIZCHIP_WRITE>
 8009574:	79fb      	ldrb	r3, [r7, #7]
 8009576:	009b      	lsls	r3, r3, #2
 8009578:	3301      	adds	r3, #1
 800957a:	00db      	lsls	r3, r3, #3
 800957c:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 8009580:	461a      	mov	r2, r3
 8009582:	89fb      	ldrh	r3, [r7, #14]
 8009584:	b2db      	uxtb	r3, r3
 8009586:	4619      	mov	r1, r3
 8009588:	4610      	mov	r0, r2
 800958a:	f7ff fe05 	bl	8009198 <WIZCHIP_WRITE>
 800958e:	e000      	b.n	8009592 <wiz_send_data+0xb2>
   if(len == 0)  return;
 8009590:	bf00      	nop
}
 8009592:	3714      	adds	r7, #20
 8009594:	46bd      	mov	sp, r7
 8009596:	bd90      	pop	{r4, r7, pc}

08009598 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8009598:	b590      	push	{r4, r7, lr}
 800959a:	b085      	sub	sp, #20
 800959c:	af00      	add	r7, sp, #0
 800959e:	4603      	mov	r3, r0
 80095a0:	6039      	str	r1, [r7, #0]
 80095a2:	71fb      	strb	r3, [r7, #7]
 80095a4:	4613      	mov	r3, r2
 80095a6:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80095a8:	2300      	movs	r3, #0
 80095aa:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 80095ac:	2300      	movs	r3, #0
 80095ae:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 80095b0:	88bb      	ldrh	r3, [r7, #4]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d048      	beq.n	8009648 <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 80095b6:	79fb      	ldrb	r3, [r7, #7]
 80095b8:	009b      	lsls	r3, r3, #2
 80095ba:	3301      	adds	r3, #1
 80095bc:	00db      	lsls	r3, r3, #3
 80095be:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80095c2:	4618      	mov	r0, r3
 80095c4:	f7ff fd9c 	bl	8009100 <WIZCHIP_READ>
 80095c8:	4603      	mov	r3, r0
 80095ca:	b29b      	uxth	r3, r3
 80095cc:	021b      	lsls	r3, r3, #8
 80095ce:	b29c      	uxth	r4, r3
 80095d0:	79fb      	ldrb	r3, [r7, #7]
 80095d2:	009b      	lsls	r3, r3, #2
 80095d4:	3301      	adds	r3, #1
 80095d6:	00db      	lsls	r3, r3, #3
 80095d8:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 80095dc:	4618      	mov	r0, r3
 80095de:	f7ff fd8f 	bl	8009100 <WIZCHIP_READ>
 80095e2:	4603      	mov	r3, r0
 80095e4:	b29b      	uxth	r3, r3
 80095e6:	4423      	add	r3, r4
 80095e8:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 80095ea:	89fb      	ldrh	r3, [r7, #14]
 80095ec:	021b      	lsls	r3, r3, #8
 80095ee:	79fa      	ldrb	r2, [r7, #7]
 80095f0:	0092      	lsls	r2, r2, #2
 80095f2:	3203      	adds	r2, #3
 80095f4:	00d2      	lsls	r2, r2, #3
 80095f6:	4413      	add	r3, r2
 80095f8:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 80095fa:	88bb      	ldrh	r3, [r7, #4]
 80095fc:	461a      	mov	r2, r3
 80095fe:	6839      	ldr	r1, [r7, #0]
 8009600:	68b8      	ldr	r0, [r7, #8]
 8009602:	f7ff fe17 	bl	8009234 <WIZCHIP_READ_BUF>
   ptr += len;
 8009606:	89fa      	ldrh	r2, [r7, #14]
 8009608:	88bb      	ldrh	r3, [r7, #4]
 800960a:	4413      	add	r3, r2
 800960c:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 800960e:	79fb      	ldrb	r3, [r7, #7]
 8009610:	009b      	lsls	r3, r3, #2
 8009612:	3301      	adds	r3, #1
 8009614:	00db      	lsls	r3, r3, #3
 8009616:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800961a:	461a      	mov	r2, r3
 800961c:	89fb      	ldrh	r3, [r7, #14]
 800961e:	0a1b      	lsrs	r3, r3, #8
 8009620:	b29b      	uxth	r3, r3
 8009622:	b2db      	uxtb	r3, r3
 8009624:	4619      	mov	r1, r3
 8009626:	4610      	mov	r0, r2
 8009628:	f7ff fdb6 	bl	8009198 <WIZCHIP_WRITE>
 800962c:	79fb      	ldrb	r3, [r7, #7]
 800962e:	009b      	lsls	r3, r3, #2
 8009630:	3301      	adds	r3, #1
 8009632:	00db      	lsls	r3, r3, #3
 8009634:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8009638:	461a      	mov	r2, r3
 800963a:	89fb      	ldrh	r3, [r7, #14]
 800963c:	b2db      	uxtb	r3, r3
 800963e:	4619      	mov	r1, r3
 8009640:	4610      	mov	r0, r2
 8009642:	f7ff fda9 	bl	8009198 <WIZCHIP_WRITE>
 8009646:	e000      	b.n	800964a <wiz_recv_data+0xb2>
   if(len == 0) return;
 8009648:	bf00      	nop
}
 800964a:	3714      	adds	r7, #20
 800964c:	46bd      	mov	sp, r7
 800964e:	bd90      	pop	{r4, r7, pc}

08009650 <wiz_recv_ignore>:


void wiz_recv_ignore(uint8_t sn, uint16_t len)
{
 8009650:	b590      	push	{r4, r7, lr}
 8009652:	b085      	sub	sp, #20
 8009654:	af00      	add	r7, sp, #0
 8009656:	4603      	mov	r3, r0
 8009658:	460a      	mov	r2, r1
 800965a:	71fb      	strb	r3, [r7, #7]
 800965c:	4613      	mov	r3, r2
 800965e:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8009660:	2300      	movs	r3, #0
 8009662:	81fb      	strh	r3, [r7, #14]

   ptr = getSn_RX_RD(sn);
 8009664:	79fb      	ldrb	r3, [r7, #7]
 8009666:	009b      	lsls	r3, r3, #2
 8009668:	3301      	adds	r3, #1
 800966a:	00db      	lsls	r3, r3, #3
 800966c:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8009670:	4618      	mov	r0, r3
 8009672:	f7ff fd45 	bl	8009100 <WIZCHIP_READ>
 8009676:	4603      	mov	r3, r0
 8009678:	b29b      	uxth	r3, r3
 800967a:	021b      	lsls	r3, r3, #8
 800967c:	b29c      	uxth	r4, r3
 800967e:	79fb      	ldrb	r3, [r7, #7]
 8009680:	009b      	lsls	r3, r3, #2
 8009682:	3301      	adds	r3, #1
 8009684:	00db      	lsls	r3, r3, #3
 8009686:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 800968a:	4618      	mov	r0, r3
 800968c:	f7ff fd38 	bl	8009100 <WIZCHIP_READ>
 8009690:	4603      	mov	r3, r0
 8009692:	b29b      	uxth	r3, r3
 8009694:	4423      	add	r3, r4
 8009696:	81fb      	strh	r3, [r7, #14]
   ptr += len;
 8009698:	89fa      	ldrh	r2, [r7, #14]
 800969a:	88bb      	ldrh	r3, [r7, #4]
 800969c:	4413      	add	r3, r2
 800969e:	81fb      	strh	r3, [r7, #14]
   setSn_RX_RD(sn,ptr);
 80096a0:	79fb      	ldrb	r3, [r7, #7]
 80096a2:	009b      	lsls	r3, r3, #2
 80096a4:	3301      	adds	r3, #1
 80096a6:	00db      	lsls	r3, r3, #3
 80096a8:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80096ac:	461a      	mov	r2, r3
 80096ae:	89fb      	ldrh	r3, [r7, #14]
 80096b0:	0a1b      	lsrs	r3, r3, #8
 80096b2:	b29b      	uxth	r3, r3
 80096b4:	b2db      	uxtb	r3, r3
 80096b6:	4619      	mov	r1, r3
 80096b8:	4610      	mov	r0, r2
 80096ba:	f7ff fd6d 	bl	8009198 <WIZCHIP_WRITE>
 80096be:	79fb      	ldrb	r3, [r7, #7]
 80096c0:	009b      	lsls	r3, r3, #2
 80096c2:	3301      	adds	r3, #1
 80096c4:	00db      	lsls	r3, r3, #3
 80096c6:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 80096ca:	461a      	mov	r2, r3
 80096cc:	89fb      	ldrh	r3, [r7, #14]
 80096ce:	b2db      	uxtb	r3, r3
 80096d0:	4619      	mov	r1, r3
 80096d2:	4610      	mov	r0, r2
 80096d4:	f7ff fd60 	bl	8009198 <WIZCHIP_WRITE>
}
 80096d8:	bf00      	nop
 80096da:	3714      	adds	r7, #20
 80096dc:	46bd      	mov	sp, r7
 80096de:	bd90      	pop	{r4, r7, pc}

080096e0 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 80096e0:	b480      	push	{r7}
 80096e2:	af00      	add	r7, sp, #0
 80096e4:	bf00      	nop
 80096e6:	46bd      	mov	sp, r7
 80096e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ec:	4770      	bx	lr

080096ee <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 80096ee:	b480      	push	{r7}
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	bf00      	nop
 80096f4:	46bd      	mov	sp, r7
 80096f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fa:	4770      	bx	lr

080096fc <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 80096fc:	b480      	push	{r7}
 80096fe:	af00      	add	r7, sp, #0
 8009700:	bf00      	nop
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr

0800970a <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 800970a:	b480      	push	{r7}
 800970c:	af00      	add	r7, sp, #0
 800970e:	bf00      	nop
 8009710:	46bd      	mov	sp, r7
 8009712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009716:	4770      	bx	lr

08009718 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8009718:	b480      	push	{r7}
 800971a:	b083      	sub	sp, #12
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	781b      	ldrb	r3, [r3, #0]
 8009724:	b2db      	uxtb	r3, r3
 8009726:	4618      	mov	r0, r3
 8009728:	370c      	adds	r7, #12
 800972a:	46bd      	mov	sp, r7
 800972c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009730:	4770      	bx	lr

08009732 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8009732:	b480      	push	{r7}
 8009734:	b083      	sub	sp, #12
 8009736:	af00      	add	r7, sp, #0
 8009738:	6078      	str	r0, [r7, #4]
 800973a:	460b      	mov	r3, r1
 800973c:	70fb      	strb	r3, [r7, #3]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	78fa      	ldrb	r2, [r7, #3]
 8009742:	701a      	strb	r2, [r3, #0]
 8009744:	bf00      	nop
 8009746:	370c      	adds	r7, #12
 8009748:	46bd      	mov	sp, r7
 800974a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974e:	4770      	bx	lr

08009750 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8009750:	b480      	push	{r7}
 8009752:	af00      	add	r7, sp, #0
 8009754:	2300      	movs	r3, #0
 8009756:	4618      	mov	r0, r3
 8009758:	46bd      	mov	sp, r7
 800975a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975e:	4770      	bx	lr

08009760 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8009760:	b480      	push	{r7}
 8009762:	b083      	sub	sp, #12
 8009764:	af00      	add	r7, sp, #0
 8009766:	4603      	mov	r3, r0
 8009768:	71fb      	strb	r3, [r7, #7]
 800976a:	bf00      	nop
 800976c:	370c      	adds	r7, #12
 800976e:	46bd      	mov	sp, r7
 8009770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009774:	4770      	bx	lr

08009776 <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 8009776:	b480      	push	{r7}
 8009778:	b083      	sub	sp, #12
 800977a:	af00      	add	r7, sp, #0
 800977c:	6078      	str	r0, [r7, #4]
 800977e:	460b      	mov	r3, r1
 8009780:	807b      	strh	r3, [r7, #2]
 8009782:	bf00      	nop
 8009784:	370c      	adds	r7, #12
 8009786:	46bd      	mov	sp, r7
 8009788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978c:	4770      	bx	lr

0800978e <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 800978e:	b480      	push	{r7}
 8009790:	b083      	sub	sp, #12
 8009792:	af00      	add	r7, sp, #0
 8009794:	6078      	str	r0, [r7, #4]
 8009796:	460b      	mov	r3, r1
 8009798:	807b      	strh	r3, [r7, #2]
 800979a:	bf00      	nop
 800979c:	370c      	adds	r7, #12
 800979e:	46bd      	mov	sp, r7
 80097a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a4:	4770      	bx	lr
	...

080097a8 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80097a8:	b480      	push	{r7}
 80097aa:	b083      	sub	sp, #12
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d002      	beq.n	80097be <reg_wizchip_cs_cbfunc+0x16>
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d106      	bne.n	80097cc <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 80097be:	4b0a      	ldr	r3, [pc, #40]	; (80097e8 <reg_wizchip_cs_cbfunc+0x40>)
 80097c0:	4a0a      	ldr	r2, [pc, #40]	; (80097ec <reg_wizchip_cs_cbfunc+0x44>)
 80097c2:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80097c4:	4b08      	ldr	r3, [pc, #32]	; (80097e8 <reg_wizchip_cs_cbfunc+0x40>)
 80097c6:	4a0a      	ldr	r2, [pc, #40]	; (80097f0 <reg_wizchip_cs_cbfunc+0x48>)
 80097c8:	619a      	str	r2, [r3, #24]
 80097ca:	e006      	b.n	80097da <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 80097cc:	4a06      	ldr	r2, [pc, #24]	; (80097e8 <reg_wizchip_cs_cbfunc+0x40>)
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 80097d2:	4a05      	ldr	r2, [pc, #20]	; (80097e8 <reg_wizchip_cs_cbfunc+0x40>)
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	6193      	str	r3, [r2, #24]
   }
}
 80097d8:	bf00      	nop
 80097da:	bf00      	nop
 80097dc:	370c      	adds	r7, #12
 80097de:	46bd      	mov	sp, r7
 80097e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e4:	4770      	bx	lr
 80097e6:	bf00      	nop
 80097e8:	20000380 	.word	0x20000380
 80097ec:	080096fd 	.word	0x080096fd
 80097f0:	0800970b 	.word	0x0800970b

080097f4 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 80097f4:	b480      	push	{r7}
 80097f6:	b083      	sub	sp, #12
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
 80097fc:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80097fe:	bf00      	nop
 8009800:	4b0f      	ldr	r3, [pc, #60]	; (8009840 <reg_wizchip_spi_cbfunc+0x4c>)
 8009802:	881b      	ldrh	r3, [r3, #0]
 8009804:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009808:	2b00      	cmp	r3, #0
 800980a:	d0f9      	beq.n	8009800 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d002      	beq.n	8009818 <reg_wizchip_spi_cbfunc+0x24>
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d106      	bne.n	8009826 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8009818:	4b09      	ldr	r3, [pc, #36]	; (8009840 <reg_wizchip_spi_cbfunc+0x4c>)
 800981a:	4a0a      	ldr	r2, [pc, #40]	; (8009844 <reg_wizchip_spi_cbfunc+0x50>)
 800981c:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 800981e:	4b08      	ldr	r3, [pc, #32]	; (8009840 <reg_wizchip_spi_cbfunc+0x4c>)
 8009820:	4a09      	ldr	r2, [pc, #36]	; (8009848 <reg_wizchip_spi_cbfunc+0x54>)
 8009822:	621a      	str	r2, [r3, #32]
 8009824:	e006      	b.n	8009834 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8009826:	4a06      	ldr	r2, [pc, #24]	; (8009840 <reg_wizchip_spi_cbfunc+0x4c>)
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 800982c:	4a04      	ldr	r2, [pc, #16]	; (8009840 <reg_wizchip_spi_cbfunc+0x4c>)
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	6213      	str	r3, [r2, #32]
   }
}
 8009832:	bf00      	nop
 8009834:	bf00      	nop
 8009836:	370c      	adds	r7, #12
 8009838:	46bd      	mov	sp, r7
 800983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983e:	4770      	bx	lr
 8009840:	20000380 	.word	0x20000380
 8009844:	08009751 	.word	0x08009751
 8009848:	08009761 	.word	0x08009761

0800984c <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 800984c:	b480      	push	{r7}
 800984e:	b083      	sub	sp, #12
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
 8009854:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8009856:	bf00      	nop
 8009858:	4b0f      	ldr	r3, [pc, #60]	; (8009898 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800985a:	881b      	ldrh	r3, [r3, #0]
 800985c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009860:	2b00      	cmp	r3, #0
 8009862:	d0f9      	beq.n	8009858 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2b00      	cmp	r3, #0
 8009868:	d002      	beq.n	8009870 <reg_wizchip_spiburst_cbfunc+0x24>
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d106      	bne.n	800987e <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8009870:	4b09      	ldr	r3, [pc, #36]	; (8009898 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8009872:	4a0a      	ldr	r2, [pc, #40]	; (800989c <reg_wizchip_spiburst_cbfunc+0x50>)
 8009874:	625a      	str	r2, [r3, #36]	; 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 8009876:	4b08      	ldr	r3, [pc, #32]	; (8009898 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8009878:	4a09      	ldr	r2, [pc, #36]	; (80098a0 <reg_wizchip_spiburst_cbfunc+0x54>)
 800987a:	629a      	str	r2, [r3, #40]	; 0x28
 800987c:	e006      	b.n	800988c <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 800987e:	4a06      	ldr	r2, [pc, #24]	; (8009898 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	6253      	str	r3, [r2, #36]	; 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 8009884:	4a04      	ldr	r2, [pc, #16]	; (8009898 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	6293      	str	r3, [r2, #40]	; 0x28
   }
}
 800988a:	bf00      	nop
 800988c:	bf00      	nop
 800988e:	370c      	adds	r7, #12
 8009890:	46bd      	mov	sp, r7
 8009892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009896:	4770      	bx	lr
 8009898:	20000380 	.word	0x20000380
 800989c:	08009777 	.word	0x08009777
 80098a0:	0800978f 	.word	0x0800978f

080098a4 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b086      	sub	sp, #24
 80098a8:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 80098aa:	1d3b      	adds	r3, r7, #4
 80098ac:	2206      	movs	r2, #6
 80098ae:	4619      	mov	r1, r3
 80098b0:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80098b4:	f7ff fcbe 	bl	8009234 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80098b8:	f107 0314 	add.w	r3, r7, #20
 80098bc:	2204      	movs	r2, #4
 80098be:	4619      	mov	r1, r3
 80098c0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80098c4:	f7ff fcb6 	bl	8009234 <WIZCHIP_READ_BUF>
 80098c8:	f107 0310 	add.w	r3, r7, #16
 80098cc:	2204      	movs	r2, #4
 80098ce:	4619      	mov	r1, r3
 80098d0:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80098d4:	f7ff fcae 	bl	8009234 <WIZCHIP_READ_BUF>
 80098d8:	f107 030c 	add.w	r3, r7, #12
 80098dc:	2204      	movs	r2, #4
 80098de:	4619      	mov	r1, r3
 80098e0:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80098e4:	f7ff fca6 	bl	8009234 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 80098e8:	2180      	movs	r1, #128	; 0x80
 80098ea:	2000      	movs	r0, #0
 80098ec:	f7ff fc54 	bl	8009198 <WIZCHIP_WRITE>
   getMR(); // for delay
 80098f0:	2000      	movs	r0, #0
 80098f2:	f7ff fc05 	bl	8009100 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 80098f6:	1d3b      	adds	r3, r7, #4
 80098f8:	2206      	movs	r2, #6
 80098fa:	4619      	mov	r1, r3
 80098fc:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8009900:	f7ff fcf8 	bl	80092f4 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8009904:	f107 0314 	add.w	r3, r7, #20
 8009908:	2204      	movs	r2, #4
 800990a:	4619      	mov	r1, r3
 800990c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8009910:	f7ff fcf0 	bl	80092f4 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8009914:	f107 0310 	add.w	r3, r7, #16
 8009918:	2204      	movs	r2, #4
 800991a:	4619      	mov	r1, r3
 800991c:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8009920:	f7ff fce8 	bl	80092f4 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8009924:	f107 030c 	add.w	r3, r7, #12
 8009928:	2204      	movs	r2, #4
 800992a:	4619      	mov	r1, r3
 800992c:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8009930:	f7ff fce0 	bl	80092f4 <WIZCHIP_WRITE_BUF>
}
 8009934:	bf00      	nop
 8009936:	3718      	adds	r7, #24
 8009938:	46bd      	mov	sp, r7
 800993a:	bd80      	pop	{r7, pc}

0800993c <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b084      	sub	sp, #16
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
 8009944:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8009946:	2300      	movs	r3, #0
 8009948:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800994a:	f7ff ffab 	bl	80098a4 <wizchip_sw_reset>
   if(txsize)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d03b      	beq.n	80099cc <wizchip_init+0x90>
   {
      tmp = 0;
 8009954:	2300      	movs	r3, #0
 8009956:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8009958:	2300      	movs	r3, #0
 800995a:	73fb      	strb	r3, [r7, #15]
 800995c:	e015      	b.n	800998a <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 800995e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009962:	687a      	ldr	r2, [r7, #4]
 8009964:	4413      	add	r3, r2
 8009966:	781a      	ldrb	r2, [r3, #0]
 8009968:	7bbb      	ldrb	r3, [r7, #14]
 800996a:	4413      	add	r3, r2
 800996c:	b2db      	uxtb	r3, r3
 800996e:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8009970:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009974:	2b10      	cmp	r3, #16
 8009976:	dd02      	ble.n	800997e <wizchip_init+0x42>
 8009978:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800997c:	e066      	b.n	8009a4c <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800997e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009982:	b2db      	uxtb	r3, r3
 8009984:	3301      	adds	r3, #1
 8009986:	b2db      	uxtb	r3, r3
 8009988:	73fb      	strb	r3, [r7, #15]
 800998a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800998e:	2b07      	cmp	r3, #7
 8009990:	dde5      	ble.n	800995e <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8009992:	2300      	movs	r3, #0
 8009994:	73fb      	strb	r3, [r7, #15]
 8009996:	e015      	b.n	80099c4 <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8009998:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800999c:	009b      	lsls	r3, r3, #2
 800999e:	3301      	adds	r3, #1
 80099a0:	00db      	lsls	r3, r3, #3
 80099a2:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 80099a6:	4618      	mov	r0, r3
 80099a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	4413      	add	r3, r2
 80099b0:	781b      	ldrb	r3, [r3, #0]
 80099b2:	4619      	mov	r1, r3
 80099b4:	f7ff fbf0 	bl	8009198 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80099b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80099bc:	b2db      	uxtb	r3, r3
 80099be:	3301      	adds	r3, #1
 80099c0:	b2db      	uxtb	r3, r3
 80099c2:	73fb      	strb	r3, [r7, #15]
 80099c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80099c8:	2b07      	cmp	r3, #7
 80099ca:	dde5      	ble.n	8009998 <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d03b      	beq.n	8009a4a <wizchip_init+0x10e>
   {
      tmp = 0;
 80099d2:	2300      	movs	r3, #0
 80099d4:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80099d6:	2300      	movs	r3, #0
 80099d8:	73fb      	strb	r3, [r7, #15]
 80099da:	e015      	b.n	8009a08 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 80099dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80099e0:	683a      	ldr	r2, [r7, #0]
 80099e2:	4413      	add	r3, r2
 80099e4:	781a      	ldrb	r2, [r3, #0]
 80099e6:	7bbb      	ldrb	r3, [r7, #14]
 80099e8:	4413      	add	r3, r2
 80099ea:	b2db      	uxtb	r3, r3
 80099ec:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 80099ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80099f2:	2b10      	cmp	r3, #16
 80099f4:	dd02      	ble.n	80099fc <wizchip_init+0xc0>
 80099f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80099fa:	e027      	b.n	8009a4c <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80099fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a00:	b2db      	uxtb	r3, r3
 8009a02:	3301      	adds	r3, #1
 8009a04:	b2db      	uxtb	r3, r3
 8009a06:	73fb      	strb	r3, [r7, #15]
 8009a08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a0c:	2b07      	cmp	r3, #7
 8009a0e:	dde5      	ble.n	80099dc <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8009a10:	2300      	movs	r3, #0
 8009a12:	73fb      	strb	r3, [r7, #15]
 8009a14:	e015      	b.n	8009a42 <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8009a16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a1a:	009b      	lsls	r3, r3, #2
 8009a1c:	3301      	adds	r3, #1
 8009a1e:	00db      	lsls	r3, r3, #3
 8009a20:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 8009a24:	4618      	mov	r0, r3
 8009a26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a2a:	683a      	ldr	r2, [r7, #0]
 8009a2c:	4413      	add	r3, r2
 8009a2e:	781b      	ldrb	r3, [r3, #0]
 8009a30:	4619      	mov	r1, r3
 8009a32:	f7ff fbb1 	bl	8009198 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8009a36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a3a:	b2db      	uxtb	r3, r3
 8009a3c:	3301      	adds	r3, #1
 8009a3e:	b2db      	uxtb	r3, r3
 8009a40:	73fb      	strb	r3, [r7, #15]
 8009a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a46:	2b07      	cmp	r3, #7
 8009a48:	dde5      	ble.n	8009a16 <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 8009a4a:	2300      	movs	r3, #0
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	3710      	adds	r7, #16
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}

08009a54 <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b082      	sub	sp, #8
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2206      	movs	r2, #6
 8009a60:	4619      	mov	r1, r3
 8009a62:	f44f 6010 	mov.w	r0, #2304	; 0x900
 8009a66:	f7ff fc45 	bl	80092f4 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	330e      	adds	r3, #14
 8009a6e:	2204      	movs	r2, #4
 8009a70:	4619      	mov	r1, r3
 8009a72:	f44f 7080 	mov.w	r0, #256	; 0x100
 8009a76:	f7ff fc3d 	bl	80092f4 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	330a      	adds	r3, #10
 8009a7e:	2204      	movs	r2, #4
 8009a80:	4619      	mov	r1, r3
 8009a82:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8009a86:	f7ff fc35 	bl	80092f4 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	3306      	adds	r3, #6
 8009a8e:	2204      	movs	r2, #4
 8009a90:	4619      	mov	r1, r3
 8009a92:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8009a96:	f7ff fc2d 	bl	80092f4 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	7c9a      	ldrb	r2, [r3, #18]
 8009a9e:	4b0b      	ldr	r3, [pc, #44]	; (8009acc <wizchip_setnetinfo+0x78>)
 8009aa0:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	7cda      	ldrb	r2, [r3, #19]
 8009aa6:	4b09      	ldr	r3, [pc, #36]	; (8009acc <wizchip_setnetinfo+0x78>)
 8009aa8:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	7d1a      	ldrb	r2, [r3, #20]
 8009aae:	4b07      	ldr	r3, [pc, #28]	; (8009acc <wizchip_setnetinfo+0x78>)
 8009ab0:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	7d5a      	ldrb	r2, [r3, #21]
 8009ab6:	4b05      	ldr	r3, [pc, #20]	; (8009acc <wizchip_setnetinfo+0x78>)
 8009ab8:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f893 211d 	ldrb.w	r2, [r3, #285]	; 0x11d
 8009ac0:	4b03      	ldr	r3, [pc, #12]	; (8009ad0 <wizchip_setnetinfo+0x7c>)
 8009ac2:	701a      	strb	r2, [r3, #0]
}
 8009ac4:	bf00      	nop
 8009ac6:	3708      	adds	r7, #8
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}
 8009acc:	200027f8 	.word	0x200027f8
 8009ad0:	200027fc 	.word	0x200027fc

08009ad4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8009ad4:	480d      	ldr	r0, [pc, #52]	; (8009b0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8009ad6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009ad8:	480d      	ldr	r0, [pc, #52]	; (8009b10 <LoopForever+0x6>)
  ldr r1, =_edata
 8009ada:	490e      	ldr	r1, [pc, #56]	; (8009b14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8009adc:	4a0e      	ldr	r2, [pc, #56]	; (8009b18 <LoopForever+0xe>)
  movs r3, #0
 8009ade:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8009ae0:	e002      	b.n	8009ae8 <LoopCopyDataInit>

08009ae2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009ae2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009ae4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009ae6:	3304      	adds	r3, #4

08009ae8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009ae8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009aea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009aec:	d3f9      	bcc.n	8009ae2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009aee:	4a0b      	ldr	r2, [pc, #44]	; (8009b1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8009af0:	4c0b      	ldr	r4, [pc, #44]	; (8009b20 <LoopForever+0x16>)
  movs r3, #0
 8009af2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009af4:	e001      	b.n	8009afa <LoopFillZerobss>

08009af6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009af6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009af8:	3204      	adds	r2, #4

08009afa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009afa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009afc:	d3fb      	bcc.n	8009af6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8009afe:	f7ff faed 	bl	80090dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009b02:	f007 fdd5 	bl	80116b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8009b06:	f7fa fd8f 	bl	8004628 <main>

08009b0a <LoopForever>:

LoopForever:
    b LoopForever
 8009b0a:	e7fe      	b.n	8009b0a <LoopForever>
  ldr   r0, =_estack
 8009b0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8009b10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009b14:	20000584 	.word	0x20000584
  ldr r2, =_sidata
 8009b18:	0801b070 	.word	0x0801b070
  ldr r2, =_sbss
 8009b1c:	20000584 	.word	0x20000584
  ldr r4, =_ebss
 8009b20:	20002814 	.word	0x20002814

08009b24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009b24:	e7fe      	b.n	8009b24 <ADC1_2_IRQHandler>

08009b26 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009b26:	b580      	push	{r7, lr}
 8009b28:	b082      	sub	sp, #8
 8009b2a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009b30:	2003      	movs	r0, #3
 8009b32:	f001 ff05 	bl	800b940 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8009b36:	2000      	movs	r0, #0
 8009b38:	f000 f80e 	bl	8009b58 <HAL_InitTick>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d002      	beq.n	8009b48 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8009b42:	2301      	movs	r3, #1
 8009b44:	71fb      	strb	r3, [r7, #7]
 8009b46:	e001      	b.n	8009b4c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8009b48:	f7fe fdbe 	bl	80086c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8009b4c:	79fb      	ldrb	r3, [r7, #7]

}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	3708      	adds	r7, #8
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}
	...

08009b58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	b084      	sub	sp, #16
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8009b60:	2300      	movs	r3, #0
 8009b62:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8009b64:	4b16      	ldr	r3, [pc, #88]	; (8009bc0 <HAL_InitTick+0x68>)
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d022      	beq.n	8009bb2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8009b6c:	4b15      	ldr	r3, [pc, #84]	; (8009bc4 <HAL_InitTick+0x6c>)
 8009b6e:	681a      	ldr	r2, [r3, #0]
 8009b70:	4b13      	ldr	r3, [pc, #76]	; (8009bc0 <HAL_InitTick+0x68>)
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8009b78:	fbb1 f3f3 	udiv	r3, r1, r3
 8009b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b80:	4618      	mov	r0, r3
 8009b82:	f001 ff14 	bl	800b9ae <HAL_SYSTICK_Config>
 8009b86:	4603      	mov	r3, r0
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d10f      	bne.n	8009bac <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2b0f      	cmp	r3, #15
 8009b90:	d809      	bhi.n	8009ba6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009b92:	2200      	movs	r2, #0
 8009b94:	6879      	ldr	r1, [r7, #4]
 8009b96:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009b9a:	f001 fedc 	bl	800b956 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8009b9e:	4a0a      	ldr	r2, [pc, #40]	; (8009bc8 <HAL_InitTick+0x70>)
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6013      	str	r3, [r2, #0]
 8009ba4:	e007      	b.n	8009bb6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	73fb      	strb	r3, [r7, #15]
 8009baa:	e004      	b.n	8009bb6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8009bac:	2301      	movs	r3, #1
 8009bae:	73fb      	strb	r3, [r7, #15]
 8009bb0:	e001      	b.n	8009bb6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8009bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3710      	adds	r7, #16
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bd80      	pop	{r7, pc}
 8009bc0:	200003b0 	.word	0x200003b0
 8009bc4:	2000037c 	.word	0x2000037c
 8009bc8:	200003ac 	.word	0x200003ac

08009bcc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009bcc:	b480      	push	{r7}
 8009bce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009bd0:	4b05      	ldr	r3, [pc, #20]	; (8009be8 <HAL_IncTick+0x1c>)
 8009bd2:	681a      	ldr	r2, [r3, #0]
 8009bd4:	4b05      	ldr	r3, [pc, #20]	; (8009bec <HAL_IncTick+0x20>)
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4413      	add	r3, r2
 8009bda:	4a03      	ldr	r2, [pc, #12]	; (8009be8 <HAL_IncTick+0x1c>)
 8009bdc:	6013      	str	r3, [r2, #0]
}
 8009bde:	bf00      	nop
 8009be0:	46bd      	mov	sp, r7
 8009be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be6:	4770      	bx	lr
 8009be8:	20002800 	.word	0x20002800
 8009bec:	200003b0 	.word	0x200003b0

08009bf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009bf0:	b480      	push	{r7}
 8009bf2:	af00      	add	r7, sp, #0
  return uwTick;
 8009bf4:	4b03      	ldr	r3, [pc, #12]	; (8009c04 <HAL_GetTick+0x14>)
 8009bf6:	681b      	ldr	r3, [r3, #0]
}
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c00:	4770      	bx	lr
 8009c02:	bf00      	nop
 8009c04:	20002800 	.word	0x20002800

08009c08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b084      	sub	sp, #16
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009c10:	f7ff ffee 	bl	8009bf0 <HAL_GetTick>
 8009c14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c20:	d004      	beq.n	8009c2c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8009c22:	4b09      	ldr	r3, [pc, #36]	; (8009c48 <HAL_Delay+0x40>)
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	68fa      	ldr	r2, [r7, #12]
 8009c28:	4413      	add	r3, r2
 8009c2a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8009c2c:	bf00      	nop
 8009c2e:	f7ff ffdf 	bl	8009bf0 <HAL_GetTick>
 8009c32:	4602      	mov	r2, r0
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	1ad3      	subs	r3, r2, r3
 8009c38:	68fa      	ldr	r2, [r7, #12]
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	d8f7      	bhi.n	8009c2e <HAL_Delay+0x26>
  {
  }
}
 8009c3e:	bf00      	nop
 8009c40:	bf00      	nop
 8009c42:	3710      	adds	r7, #16
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}
 8009c48:	200003b0 	.word	0x200003b0

08009c4c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8009c4c:	b480      	push	{r7}
 8009c4e:	b083      	sub	sp, #12
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
 8009c54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	689b      	ldr	r3, [r3, #8]
 8009c5a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	431a      	orrs	r2, r3
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	609a      	str	r2, [r3, #8]
}
 8009c66:	bf00      	nop
 8009c68:	370c      	adds	r7, #12
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c70:	4770      	bx	lr

08009c72 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8009c72:	b480      	push	{r7}
 8009c74:	b083      	sub	sp, #12
 8009c76:	af00      	add	r7, sp, #0
 8009c78:	6078      	str	r0, [r7, #4]
 8009c7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	689b      	ldr	r3, [r3, #8]
 8009c80:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	431a      	orrs	r2, r3
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	609a      	str	r2, [r3, #8]
}
 8009c8c:	bf00      	nop
 8009c8e:	370c      	adds	r7, #12
 8009c90:	46bd      	mov	sp, r7
 8009c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c96:	4770      	bx	lr

08009c98 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b083      	sub	sp, #12
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	689b      	ldr	r3, [r3, #8]
 8009ca4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	370c      	adds	r7, #12
 8009cac:	46bd      	mov	sp, r7
 8009cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb2:	4770      	bx	lr

08009cb4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b087      	sub	sp, #28
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	60f8      	str	r0, [r7, #12]
 8009cbc:	60b9      	str	r1, [r7, #8]
 8009cbe:	607a      	str	r2, [r7, #4]
 8009cc0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	3360      	adds	r3, #96	; 0x60
 8009cc6:	461a      	mov	r2, r3
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	009b      	lsls	r3, r3, #2
 8009ccc:	4413      	add	r3, r2
 8009cce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	681a      	ldr	r2, [r3, #0]
 8009cd4:	4b08      	ldr	r3, [pc, #32]	; (8009cf8 <LL_ADC_SetOffset+0x44>)
 8009cd6:	4013      	ands	r3, r2
 8009cd8:	687a      	ldr	r2, [r7, #4]
 8009cda:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8009cde:	683a      	ldr	r2, [r7, #0]
 8009ce0:	430a      	orrs	r2, r1
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8009ce8:	697b      	ldr	r3, [r7, #20]
 8009cea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8009cec:	bf00      	nop
 8009cee:	371c      	adds	r7, #28
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf6:	4770      	bx	lr
 8009cf8:	03fff000 	.word	0x03fff000

08009cfc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b085      	sub	sp, #20
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
 8009d04:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	3360      	adds	r3, #96	; 0x60
 8009d0a:	461a      	mov	r2, r3
 8009d0c:	683b      	ldr	r3, [r7, #0]
 8009d0e:	009b      	lsls	r3, r3, #2
 8009d10:	4413      	add	r3, r2
 8009d12:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3714      	adds	r7, #20
 8009d20:	46bd      	mov	sp, r7
 8009d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d26:	4770      	bx	lr

08009d28 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8009d28:	b480      	push	{r7}
 8009d2a:	b087      	sub	sp, #28
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	60f8      	str	r0, [r7, #12]
 8009d30:	60b9      	str	r1, [r7, #8]
 8009d32:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	3360      	adds	r3, #96	; 0x60
 8009d38:	461a      	mov	r2, r3
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	009b      	lsls	r3, r3, #2
 8009d3e:	4413      	add	r3, r2
 8009d40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009d42:	697b      	ldr	r3, [r7, #20]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	431a      	orrs	r2, r3
 8009d4e:	697b      	ldr	r3, [r7, #20]
 8009d50:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8009d52:	bf00      	nop
 8009d54:	371c      	adds	r7, #28
 8009d56:	46bd      	mov	sp, r7
 8009d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5c:	4770      	bx	lr

08009d5e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8009d5e:	b480      	push	{r7}
 8009d60:	b087      	sub	sp, #28
 8009d62:	af00      	add	r7, sp, #0
 8009d64:	60f8      	str	r0, [r7, #12]
 8009d66:	60b9      	str	r1, [r7, #8]
 8009d68:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	3360      	adds	r3, #96	; 0x60
 8009d6e:	461a      	mov	r2, r3
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	009b      	lsls	r3, r3, #2
 8009d74:	4413      	add	r3, r2
 8009d76:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009d78:	697b      	ldr	r3, [r7, #20]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	431a      	orrs	r2, r3
 8009d84:	697b      	ldr	r3, [r7, #20]
 8009d86:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8009d88:	bf00      	nop
 8009d8a:	371c      	adds	r7, #28
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d92:	4770      	bx	lr

08009d94 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8009d94:	b480      	push	{r7}
 8009d96:	b087      	sub	sp, #28
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	60f8      	str	r0, [r7, #12]
 8009d9c:	60b9      	str	r1, [r7, #8]
 8009d9e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	3360      	adds	r3, #96	; 0x60
 8009da4:	461a      	mov	r2, r3
 8009da6:	68bb      	ldr	r3, [r7, #8]
 8009da8:	009b      	lsls	r3, r3, #2
 8009daa:	4413      	add	r3, r2
 8009dac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009dae:	697b      	ldr	r3, [r7, #20]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	431a      	orrs	r2, r3
 8009dba:	697b      	ldr	r3, [r7, #20]
 8009dbc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8009dbe:	bf00      	nop
 8009dc0:	371c      	adds	r7, #28
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc8:	4770      	bx	lr

08009dca <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8009dca:	b480      	push	{r7}
 8009dcc:	b083      	sub	sp, #12
 8009dce:	af00      	add	r7, sp, #0
 8009dd0:	6078      	str	r0, [r7, #4]
 8009dd2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	695b      	ldr	r3, [r3, #20]
 8009dd8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	431a      	orrs	r2, r3
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	615a      	str	r2, [r3, #20]
}
 8009de4:	bf00      	nop
 8009de6:	370c      	adds	r7, #12
 8009de8:	46bd      	mov	sp, r7
 8009dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dee:	4770      	bx	lr

08009df0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8009df0:	b480      	push	{r7}
 8009df2:	b083      	sub	sp, #12
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	68db      	ldr	r3, [r3, #12]
 8009dfc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d101      	bne.n	8009e08 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8009e04:	2301      	movs	r3, #1
 8009e06:	e000      	b.n	8009e0a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8009e08:	2300      	movs	r3, #0
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	370c      	adds	r7, #12
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e14:	4770      	bx	lr

08009e16 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8009e16:	b480      	push	{r7}
 8009e18:	b087      	sub	sp, #28
 8009e1a:	af00      	add	r7, sp, #0
 8009e1c:	60f8      	str	r0, [r7, #12]
 8009e1e:	60b9      	str	r1, [r7, #8]
 8009e20:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	3330      	adds	r3, #48	; 0x30
 8009e26:	461a      	mov	r2, r3
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	0a1b      	lsrs	r3, r3, #8
 8009e2c:	009b      	lsls	r3, r3, #2
 8009e2e:	f003 030c 	and.w	r3, r3, #12
 8009e32:	4413      	add	r3, r2
 8009e34:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009e36:	697b      	ldr	r3, [r7, #20]
 8009e38:	681a      	ldr	r2, [r3, #0]
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	f003 031f 	and.w	r3, r3, #31
 8009e40:	211f      	movs	r1, #31
 8009e42:	fa01 f303 	lsl.w	r3, r1, r3
 8009e46:	43db      	mvns	r3, r3
 8009e48:	401a      	ands	r2, r3
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	0e9b      	lsrs	r3, r3, #26
 8009e4e:	f003 011f 	and.w	r1, r3, #31
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	f003 031f 	and.w	r3, r3, #31
 8009e58:	fa01 f303 	lsl.w	r3, r1, r3
 8009e5c:	431a      	orrs	r2, r3
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8009e62:	bf00      	nop
 8009e64:	371c      	adds	r7, #28
 8009e66:	46bd      	mov	sp, r7
 8009e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6c:	4770      	bx	lr

08009e6e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8009e6e:	b480      	push	{r7}
 8009e70:	b087      	sub	sp, #28
 8009e72:	af00      	add	r7, sp, #0
 8009e74:	60f8      	str	r0, [r7, #12]
 8009e76:	60b9      	str	r1, [r7, #8]
 8009e78:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	3314      	adds	r3, #20
 8009e7e:	461a      	mov	r2, r3
 8009e80:	68bb      	ldr	r3, [r7, #8]
 8009e82:	0e5b      	lsrs	r3, r3, #25
 8009e84:	009b      	lsls	r3, r3, #2
 8009e86:	f003 0304 	and.w	r3, r3, #4
 8009e8a:	4413      	add	r3, r2
 8009e8c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8009e8e:	697b      	ldr	r3, [r7, #20]
 8009e90:	681a      	ldr	r2, [r3, #0]
 8009e92:	68bb      	ldr	r3, [r7, #8]
 8009e94:	0d1b      	lsrs	r3, r3, #20
 8009e96:	f003 031f 	and.w	r3, r3, #31
 8009e9a:	2107      	movs	r1, #7
 8009e9c:	fa01 f303 	lsl.w	r3, r1, r3
 8009ea0:	43db      	mvns	r3, r3
 8009ea2:	401a      	ands	r2, r3
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	0d1b      	lsrs	r3, r3, #20
 8009ea8:	f003 031f 	and.w	r3, r3, #31
 8009eac:	6879      	ldr	r1, [r7, #4]
 8009eae:	fa01 f303 	lsl.w	r3, r1, r3
 8009eb2:	431a      	orrs	r2, r3
 8009eb4:	697b      	ldr	r3, [r7, #20]
 8009eb6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8009eb8:	bf00      	nop
 8009eba:	371c      	adds	r7, #28
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec2:	4770      	bx	lr

08009ec4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8009ec4:	b480      	push	{r7}
 8009ec6:	b085      	sub	sp, #20
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	60f8      	str	r0, [r7, #12]
 8009ecc:	60b9      	str	r1, [r7, #8]
 8009ece:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	4a0f      	ldr	r2, [pc, #60]	; (8009f10 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8009ed4:	4293      	cmp	r3, r2
 8009ed6:	d10a      	bne.n	8009eee <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8009ede:	68bb      	ldr	r3, [r7, #8]
 8009ee0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ee4:	431a      	orrs	r2, r3
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8009eec:	e00a      	b.n	8009f04 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009efa:	43db      	mvns	r3, r3
 8009efc:	401a      	ands	r2, r3
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8009f04:	bf00      	nop
 8009f06:	3714      	adds	r7, #20
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0e:	4770      	bx	lr
 8009f10:	407f0000 	.word	0x407f0000

08009f14 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b083      	sub	sp, #12
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	689b      	ldr	r3, [r3, #8]
 8009f20:	f003 031f 	and.w	r3, r3, #31
}
 8009f24:	4618      	mov	r0, r3
 8009f26:	370c      	adds	r7, #12
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2e:	4770      	bx	lr

08009f30 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8009f30:	b480      	push	{r7}
 8009f32:	b083      	sub	sp, #12
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	689b      	ldr	r3, [r3, #8]
 8009f3c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8009f40:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009f44:	687a      	ldr	r2, [r7, #4]
 8009f46:	6093      	str	r3, [r2, #8]
}
 8009f48:	bf00      	nop
 8009f4a:	370c      	adds	r7, #12
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f52:	4770      	bx	lr

08009f54 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8009f54:	b480      	push	{r7}
 8009f56:	b083      	sub	sp, #12
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	689b      	ldr	r3, [r3, #8]
 8009f60:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009f64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009f68:	d101      	bne.n	8009f6e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	e000      	b.n	8009f70 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8009f6e:	2300      	movs	r3, #0
}
 8009f70:	4618      	mov	r0, r3
 8009f72:	370c      	adds	r7, #12
 8009f74:	46bd      	mov	sp, r7
 8009f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7a:	4770      	bx	lr

08009f7c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b083      	sub	sp, #12
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	689b      	ldr	r3, [r3, #8]
 8009f88:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8009f8c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009f90:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8009f98:	bf00      	nop
 8009f9a:	370c      	adds	r7, #12
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa2:	4770      	bx	lr

08009fa4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8009fa4:	b480      	push	{r7}
 8009fa6:	b083      	sub	sp, #12
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	689b      	ldr	r3, [r3, #8]
 8009fb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009fb4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009fb8:	d101      	bne.n	8009fbe <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8009fba:	2301      	movs	r3, #1
 8009fbc:	e000      	b.n	8009fc0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8009fbe:	2300      	movs	r3, #0
}
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	370c      	adds	r7, #12
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fca:	4770      	bx	lr

08009fcc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8009fcc:	b480      	push	{r7}
 8009fce:	b083      	sub	sp, #12
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	689b      	ldr	r3, [r3, #8]
 8009fd8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009fdc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009fe0:	f043 0201 	orr.w	r2, r3, #1
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8009fe8:	bf00      	nop
 8009fea:	370c      	adds	r7, #12
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr

08009ff4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	b083      	sub	sp, #12
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	689b      	ldr	r3, [r3, #8]
 800a000:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a004:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a008:	f043 0202 	orr.w	r2, r3, #2
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800a010:	bf00      	nop
 800a012:	370c      	adds	r7, #12
 800a014:	46bd      	mov	sp, r7
 800a016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01a:	4770      	bx	lr

0800a01c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800a01c:	b480      	push	{r7}
 800a01e:	b083      	sub	sp, #12
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	689b      	ldr	r3, [r3, #8]
 800a028:	f003 0301 	and.w	r3, r3, #1
 800a02c:	2b01      	cmp	r3, #1
 800a02e:	d101      	bne.n	800a034 <LL_ADC_IsEnabled+0x18>
 800a030:	2301      	movs	r3, #1
 800a032:	e000      	b.n	800a036 <LL_ADC_IsEnabled+0x1a>
 800a034:	2300      	movs	r3, #0
}
 800a036:	4618      	mov	r0, r3
 800a038:	370c      	adds	r7, #12
 800a03a:	46bd      	mov	sp, r7
 800a03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a040:	4770      	bx	lr

0800a042 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800a042:	b480      	push	{r7}
 800a044:	b083      	sub	sp, #12
 800a046:	af00      	add	r7, sp, #0
 800a048:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	689b      	ldr	r3, [r3, #8]
 800a04e:	f003 0302 	and.w	r3, r3, #2
 800a052:	2b02      	cmp	r3, #2
 800a054:	d101      	bne.n	800a05a <LL_ADC_IsDisableOngoing+0x18>
 800a056:	2301      	movs	r3, #1
 800a058:	e000      	b.n	800a05c <LL_ADC_IsDisableOngoing+0x1a>
 800a05a:	2300      	movs	r3, #0
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	370c      	adds	r7, #12
 800a060:	46bd      	mov	sp, r7
 800a062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a066:	4770      	bx	lr

0800a068 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800a068:	b480      	push	{r7}
 800a06a:	b083      	sub	sp, #12
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a078:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a07c:	f043 0204 	orr.w	r2, r3, #4
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800a084:	bf00      	nop
 800a086:	370c      	adds	r7, #12
 800a088:	46bd      	mov	sp, r7
 800a08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08e:	4770      	bx	lr

0800a090 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800a090:	b480      	push	{r7}
 800a092:	b083      	sub	sp, #12
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	689b      	ldr	r3, [r3, #8]
 800a09c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a0a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a0a4:	f043 0210 	orr.w	r2, r3, #16
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800a0ac:	bf00      	nop
 800a0ae:	370c      	adds	r7, #12
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b6:	4770      	bx	lr

0800a0b8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b083      	sub	sp, #12
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	689b      	ldr	r3, [r3, #8]
 800a0c4:	f003 0304 	and.w	r3, r3, #4
 800a0c8:	2b04      	cmp	r3, #4
 800a0ca:	d101      	bne.n	800a0d0 <LL_ADC_REG_IsConversionOngoing+0x18>
 800a0cc:	2301      	movs	r3, #1
 800a0ce:	e000      	b.n	800a0d2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a0d0:	2300      	movs	r3, #0
}
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	370c      	adds	r7, #12
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0dc:	4770      	bx	lr

0800a0de <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800a0de:	b480      	push	{r7}
 800a0e0:	b083      	sub	sp, #12
 800a0e2:	af00      	add	r7, sp, #0
 800a0e4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	689b      	ldr	r3, [r3, #8]
 800a0ea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a0ee:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a0f2:	f043 0220 	orr.w	r2, r3, #32
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800a0fa:	bf00      	nop
 800a0fc:	370c      	adds	r7, #12
 800a0fe:	46bd      	mov	sp, r7
 800a100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a104:	4770      	bx	lr

0800a106 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800a106:	b480      	push	{r7}
 800a108:	b083      	sub	sp, #12
 800a10a:	af00      	add	r7, sp, #0
 800a10c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	689b      	ldr	r3, [r3, #8]
 800a112:	f003 0308 	and.w	r3, r3, #8
 800a116:	2b08      	cmp	r3, #8
 800a118:	d101      	bne.n	800a11e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800a11a:	2301      	movs	r3, #1
 800a11c:	e000      	b.n	800a120 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800a11e:	2300      	movs	r3, #0
}
 800a120:	4618      	mov	r0, r3
 800a122:	370c      	adds	r7, #12
 800a124:	46bd      	mov	sp, r7
 800a126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12a:	4770      	bx	lr

0800a12c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800a12c:	b590      	push	{r4, r7, lr}
 800a12e:	b089      	sub	sp, #36	; 0x24
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a134:	2300      	movs	r3, #0
 800a136:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800a138:	2300      	movs	r3, #0
 800a13a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d101      	bne.n	800a146 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800a142:	2301      	movs	r3, #1
 800a144:	e1af      	b.n	800a4a6 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	695b      	ldr	r3, [r3, #20]
 800a14a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a150:	2b00      	cmp	r3, #0
 800a152:	d109      	bne.n	800a168 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f7fe fadb 	bl	8008710 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	2200      	movs	r2, #0
 800a15e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2200      	movs	r2, #0
 800a164:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	4618      	mov	r0, r3
 800a16e:	f7ff fef1 	bl	8009f54 <LL_ADC_IsDeepPowerDownEnabled>
 800a172:	4603      	mov	r3, r0
 800a174:	2b00      	cmp	r3, #0
 800a176:	d004      	beq.n	800a182 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	4618      	mov	r0, r3
 800a17e:	f7ff fed7 	bl	8009f30 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	4618      	mov	r0, r3
 800a188:	f7ff ff0c 	bl	8009fa4 <LL_ADC_IsInternalRegulatorEnabled>
 800a18c:	4603      	mov	r3, r0
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d115      	bne.n	800a1be <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	4618      	mov	r0, r3
 800a198:	f7ff fef0 	bl	8009f7c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a19c:	4b9f      	ldr	r3, [pc, #636]	; (800a41c <HAL_ADC_Init+0x2f0>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	099b      	lsrs	r3, r3, #6
 800a1a2:	4a9f      	ldr	r2, [pc, #636]	; (800a420 <HAL_ADC_Init+0x2f4>)
 800a1a4:	fba2 2303 	umull	r2, r3, r2, r3
 800a1a8:	099b      	lsrs	r3, r3, #6
 800a1aa:	3301      	adds	r3, #1
 800a1ac:	005b      	lsls	r3, r3, #1
 800a1ae:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800a1b0:	e002      	b.n	800a1b8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800a1b2:	68bb      	ldr	r3, [r7, #8]
 800a1b4:	3b01      	subs	r3, #1
 800a1b6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d1f9      	bne.n	800a1b2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f7ff feee 	bl	8009fa4 <LL_ADC_IsInternalRegulatorEnabled>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d10d      	bne.n	800a1ea <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a1d2:	f043 0210 	orr.w	r2, r3, #16
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1de:	f043 0201 	orr.w	r2, r3, #1
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	f7ff ff62 	bl	800a0b8 <LL_ADC_REG_IsConversionOngoing>
 800a1f4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a1fa:	f003 0310 	and.w	r3, r3, #16
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	f040 8148 	bne.w	800a494 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800a204:	697b      	ldr	r3, [r7, #20]
 800a206:	2b00      	cmp	r3, #0
 800a208:	f040 8144 	bne.w	800a494 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a210:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800a214:	f043 0202 	orr.w	r2, r3, #2
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	4618      	mov	r0, r3
 800a222:	f7ff fefb 	bl	800a01c <LL_ADC_IsEnabled>
 800a226:	4603      	mov	r3, r0
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d141      	bne.n	800a2b0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a234:	d004      	beq.n	800a240 <HAL_ADC_Init+0x114>
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	4a7a      	ldr	r2, [pc, #488]	; (800a424 <HAL_ADC_Init+0x2f8>)
 800a23c:	4293      	cmp	r3, r2
 800a23e:	d10f      	bne.n	800a260 <HAL_ADC_Init+0x134>
 800a240:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800a244:	f7ff feea 	bl	800a01c <LL_ADC_IsEnabled>
 800a248:	4604      	mov	r4, r0
 800a24a:	4876      	ldr	r0, [pc, #472]	; (800a424 <HAL_ADC_Init+0x2f8>)
 800a24c:	f7ff fee6 	bl	800a01c <LL_ADC_IsEnabled>
 800a250:	4603      	mov	r3, r0
 800a252:	4323      	orrs	r3, r4
 800a254:	2b00      	cmp	r3, #0
 800a256:	bf0c      	ite	eq
 800a258:	2301      	moveq	r3, #1
 800a25a:	2300      	movne	r3, #0
 800a25c:	b2db      	uxtb	r3, r3
 800a25e:	e012      	b.n	800a286 <HAL_ADC_Init+0x15a>
 800a260:	4871      	ldr	r0, [pc, #452]	; (800a428 <HAL_ADC_Init+0x2fc>)
 800a262:	f7ff fedb 	bl	800a01c <LL_ADC_IsEnabled>
 800a266:	4604      	mov	r4, r0
 800a268:	4870      	ldr	r0, [pc, #448]	; (800a42c <HAL_ADC_Init+0x300>)
 800a26a:	f7ff fed7 	bl	800a01c <LL_ADC_IsEnabled>
 800a26e:	4603      	mov	r3, r0
 800a270:	431c      	orrs	r4, r3
 800a272:	486f      	ldr	r0, [pc, #444]	; (800a430 <HAL_ADC_Init+0x304>)
 800a274:	f7ff fed2 	bl	800a01c <LL_ADC_IsEnabled>
 800a278:	4603      	mov	r3, r0
 800a27a:	4323      	orrs	r3, r4
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	bf0c      	ite	eq
 800a280:	2301      	moveq	r3, #1
 800a282:	2300      	movne	r3, #0
 800a284:	b2db      	uxtb	r3, r3
 800a286:	2b00      	cmp	r3, #0
 800a288:	d012      	beq.n	800a2b0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a292:	d004      	beq.n	800a29e <HAL_ADC_Init+0x172>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	4a62      	ldr	r2, [pc, #392]	; (800a424 <HAL_ADC_Init+0x2f8>)
 800a29a:	4293      	cmp	r3, r2
 800a29c:	d101      	bne.n	800a2a2 <HAL_ADC_Init+0x176>
 800a29e:	4a65      	ldr	r2, [pc, #404]	; (800a434 <HAL_ADC_Init+0x308>)
 800a2a0:	e000      	b.n	800a2a4 <HAL_ADC_Init+0x178>
 800a2a2:	4a65      	ldr	r2, [pc, #404]	; (800a438 <HAL_ADC_Init+0x30c>)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	685b      	ldr	r3, [r3, #4]
 800a2a8:	4619      	mov	r1, r3
 800a2aa:	4610      	mov	r0, r2
 800a2ac:	f7ff fcce 	bl	8009c4c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	7f5b      	ldrb	r3, [r3, #29]
 800a2b4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800a2ba:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800a2c0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800a2c6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a2ce:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800a2d0:	4313      	orrs	r3, r2
 800a2d2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a2da:	2b01      	cmp	r3, #1
 800a2dc:	d106      	bne.n	800a2ec <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2e2:	3b01      	subs	r3, #1
 800a2e4:	045b      	lsls	r3, r3, #17
 800a2e6:	69ba      	ldr	r2, [r7, #24]
 800a2e8:	4313      	orrs	r3, r2
 800a2ea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d009      	beq.n	800a308 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2f8:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a300:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800a302:	69ba      	ldr	r2, [r7, #24]
 800a304:	4313      	orrs	r3, r2
 800a306:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	68da      	ldr	r2, [r3, #12]
 800a30e:	4b4b      	ldr	r3, [pc, #300]	; (800a43c <HAL_ADC_Init+0x310>)
 800a310:	4013      	ands	r3, r2
 800a312:	687a      	ldr	r2, [r7, #4]
 800a314:	6812      	ldr	r2, [r2, #0]
 800a316:	69b9      	ldr	r1, [r7, #24]
 800a318:	430b      	orrs	r3, r1
 800a31a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	691b      	ldr	r3, [r3, #16]
 800a322:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	430a      	orrs	r2, r1
 800a330:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	4618      	mov	r0, r3
 800a338:	f7ff febe 	bl	800a0b8 <LL_ADC_REG_IsConversionOngoing>
 800a33c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	4618      	mov	r0, r3
 800a344:	f7ff fedf 	bl	800a106 <LL_ADC_INJ_IsConversionOngoing>
 800a348:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800a34a:	693b      	ldr	r3, [r7, #16]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d17f      	bne.n	800a450 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d17c      	bne.n	800a450 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800a35a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a362:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800a364:	4313      	orrs	r3, r2
 800a366:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	68db      	ldr	r3, [r3, #12]
 800a36e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a372:	f023 0302 	bic.w	r3, r3, #2
 800a376:	687a      	ldr	r2, [r7, #4]
 800a378:	6812      	ldr	r2, [r2, #0]
 800a37a:	69b9      	ldr	r1, [r7, #24]
 800a37c:	430b      	orrs	r3, r1
 800a37e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	691b      	ldr	r3, [r3, #16]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d017      	beq.n	800a3b8 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	691a      	ldr	r2, [r3, #16]
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a396:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800a3a0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800a3a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a3a8:	687a      	ldr	r2, [r7, #4]
 800a3aa:	6911      	ldr	r1, [r2, #16]
 800a3ac:	687a      	ldr	r2, [r7, #4]
 800a3ae:	6812      	ldr	r2, [r2, #0]
 800a3b0:	430b      	orrs	r3, r1
 800a3b2:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800a3b6:	e013      	b.n	800a3e0 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	691a      	ldr	r2, [r3, #16]
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a3c6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800a3d0:	687a      	ldr	r2, [r7, #4]
 800a3d2:	6812      	ldr	r2, [r2, #0]
 800a3d4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800a3d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a3dc:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a3e6:	2b01      	cmp	r3, #1
 800a3e8:	d12a      	bne.n	800a440 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	691b      	ldr	r3, [r3, #16]
 800a3f0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a3f4:	f023 0304 	bic.w	r3, r3, #4
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800a3fc:	687a      	ldr	r2, [r7, #4]
 800a3fe:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a400:	4311      	orrs	r1, r2
 800a402:	687a      	ldr	r2, [r7, #4]
 800a404:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800a406:	4311      	orrs	r1, r2
 800a408:	687a      	ldr	r2, [r7, #4]
 800a40a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a40c:	430a      	orrs	r2, r1
 800a40e:	431a      	orrs	r2, r3
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f042 0201 	orr.w	r2, r2, #1
 800a418:	611a      	str	r2, [r3, #16]
 800a41a:	e019      	b.n	800a450 <HAL_ADC_Init+0x324>
 800a41c:	2000037c 	.word	0x2000037c
 800a420:	053e2d63 	.word	0x053e2d63
 800a424:	50000100 	.word	0x50000100
 800a428:	50000400 	.word	0x50000400
 800a42c:	50000500 	.word	0x50000500
 800a430:	50000600 	.word	0x50000600
 800a434:	50000300 	.word	0x50000300
 800a438:	50000700 	.word	0x50000700
 800a43c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	691a      	ldr	r2, [r3, #16]
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f022 0201 	bic.w	r2, r2, #1
 800a44e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	695b      	ldr	r3, [r3, #20]
 800a454:	2b01      	cmp	r3, #1
 800a456:	d10c      	bne.n	800a472 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a45e:	f023 010f 	bic.w	r1, r3, #15
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6a1b      	ldr	r3, [r3, #32]
 800a466:	1e5a      	subs	r2, r3, #1
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	430a      	orrs	r2, r1
 800a46e:	631a      	str	r2, [r3, #48]	; 0x30
 800a470:	e007      	b.n	800a482 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	f022 020f 	bic.w	r2, r2, #15
 800a480:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a486:	f023 0303 	bic.w	r3, r3, #3
 800a48a:	f043 0201 	orr.w	r2, r3, #1
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	65da      	str	r2, [r3, #92]	; 0x5c
 800a492:	e007      	b.n	800a4a4 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a498:	f043 0210 	orr.w	r2, r3, #16
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800a4a4:	7ffb      	ldrb	r3, [r7, #31]
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3724      	adds	r7, #36	; 0x24
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd90      	pop	{r4, r7, pc}
 800a4ae:	bf00      	nop

0800a4b0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b086      	sub	sp, #24
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	60f8      	str	r0, [r7, #12]
 800a4b8:	60b9      	str	r1, [r7, #8]
 800a4ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a4c4:	d004      	beq.n	800a4d0 <HAL_ADC_Start_DMA+0x20>
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	4a5a      	ldr	r2, [pc, #360]	; (800a634 <HAL_ADC_Start_DMA+0x184>)
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	d101      	bne.n	800a4d4 <HAL_ADC_Start_DMA+0x24>
 800a4d0:	4b59      	ldr	r3, [pc, #356]	; (800a638 <HAL_ADC_Start_DMA+0x188>)
 800a4d2:	e000      	b.n	800a4d6 <HAL_ADC_Start_DMA+0x26>
 800a4d4:	4b59      	ldr	r3, [pc, #356]	; (800a63c <HAL_ADC_Start_DMA+0x18c>)
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	f7ff fd1c 	bl	8009f14 <LL_ADC_GetMultimode>
 800a4dc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	f7ff fde8 	bl	800a0b8 <LL_ADC_REG_IsConversionOngoing>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	f040 809b 	bne.w	800a626 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800a4f6:	2b01      	cmp	r3, #1
 800a4f8:	d101      	bne.n	800a4fe <HAL_ADC_Start_DMA+0x4e>
 800a4fa:	2302      	movs	r3, #2
 800a4fc:	e096      	b.n	800a62c <HAL_ADC_Start_DMA+0x17c>
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	2201      	movs	r2, #1
 800a502:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	4a4d      	ldr	r2, [pc, #308]	; (800a640 <HAL_ADC_Start_DMA+0x190>)
 800a50c:	4293      	cmp	r3, r2
 800a50e:	d008      	beq.n	800a522 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d005      	beq.n	800a522 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800a516:	693b      	ldr	r3, [r7, #16]
 800a518:	2b05      	cmp	r3, #5
 800a51a:	d002      	beq.n	800a522 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	2b09      	cmp	r3, #9
 800a520:	d17a      	bne.n	800a618 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800a522:	68f8      	ldr	r0, [r7, #12]
 800a524:	f000 fe14 	bl	800b150 <ADC_Enable>
 800a528:	4603      	mov	r3, r0
 800a52a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800a52c:	7dfb      	ldrb	r3, [r7, #23]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d16d      	bne.n	800a60e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a536:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a53a:	f023 0301 	bic.w	r3, r3, #1
 800a53e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	4a3a      	ldr	r2, [pc, #232]	; (800a634 <HAL_ADC_Start_DMA+0x184>)
 800a54c:	4293      	cmp	r3, r2
 800a54e:	d009      	beq.n	800a564 <HAL_ADC_Start_DMA+0xb4>
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	4a3b      	ldr	r2, [pc, #236]	; (800a644 <HAL_ADC_Start_DMA+0x194>)
 800a556:	4293      	cmp	r3, r2
 800a558:	d002      	beq.n	800a560 <HAL_ADC_Start_DMA+0xb0>
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	e003      	b.n	800a568 <HAL_ADC_Start_DMA+0xb8>
 800a560:	4b39      	ldr	r3, [pc, #228]	; (800a648 <HAL_ADC_Start_DMA+0x198>)
 800a562:	e001      	b.n	800a568 <HAL_ADC_Start_DMA+0xb8>
 800a564:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800a568:	68fa      	ldr	r2, [r7, #12]
 800a56a:	6812      	ldr	r2, [r2, #0]
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d002      	beq.n	800a576 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a570:	693b      	ldr	r3, [r7, #16]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d105      	bne.n	800a582 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a57a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a586:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d006      	beq.n	800a59c <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a592:	f023 0206 	bic.w	r2, r3, #6
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	661a      	str	r2, [r3, #96]	; 0x60
 800a59a:	e002      	b.n	800a5a2 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	2200      	movs	r2, #0
 800a5a0:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5a6:	4a29      	ldr	r2, [pc, #164]	; (800a64c <HAL_ADC_Start_DMA+0x19c>)
 800a5a8:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5ae:	4a28      	ldr	r2, [pc, #160]	; (800a650 <HAL_ADC_Start_DMA+0x1a0>)
 800a5b0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5b6:	4a27      	ldr	r2, [pc, #156]	; (800a654 <HAL_ADC_Start_DMA+0x1a4>)
 800a5b8:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	221c      	movs	r2, #28
 800a5c0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	685a      	ldr	r2, [r3, #4]
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	f042 0210 	orr.w	r2, r2, #16
 800a5d8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	68da      	ldr	r2, [r3, #12]
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	f042 0201 	orr.w	r2, r2, #1
 800a5e8:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	3340      	adds	r3, #64	; 0x40
 800a5f4:	4619      	mov	r1, r3
 800a5f6:	68ba      	ldr	r2, [r7, #8]
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f001 fa8d 	bl	800bb18 <HAL_DMA_Start_IT>
 800a5fe:	4603      	mov	r3, r0
 800a600:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	4618      	mov	r0, r3
 800a608:	f7ff fd2e 	bl	800a068 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800a60c:	e00d      	b.n	800a62a <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	2200      	movs	r2, #0
 800a612:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 800a616:	e008      	b.n	800a62a <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800a618:	2301      	movs	r3, #1
 800a61a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	2200      	movs	r2, #0
 800a620:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800a624:	e001      	b.n	800a62a <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800a626:	2302      	movs	r3, #2
 800a628:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800a62a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	3718      	adds	r7, #24
 800a630:	46bd      	mov	sp, r7
 800a632:	bd80      	pop	{r7, pc}
 800a634:	50000100 	.word	0x50000100
 800a638:	50000300 	.word	0x50000300
 800a63c:	50000700 	.word	0x50000700
 800a640:	50000600 	.word	0x50000600
 800a644:	50000500 	.word	0x50000500
 800a648:	50000400 	.word	0x50000400
 800a64c:	0800b2d3 	.word	0x0800b2d3
 800a650:	0800b3ab 	.word	0x0800b3ab
 800a654:	0800b3c7 	.word	0x0800b3c7

0800a658 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b084      	sub	sp, #16
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800a666:	2b01      	cmp	r3, #1
 800a668:	d101      	bne.n	800a66e <HAL_ADC_Stop_DMA+0x16>
 800a66a:	2302      	movs	r3, #2
 800a66c:	e051      	b.n	800a712 <HAL_ADC_Stop_DMA+0xba>
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2201      	movs	r2, #1
 800a672:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800a676:	2103      	movs	r1, #3
 800a678:	6878      	ldr	r0, [r7, #4]
 800a67a:	f000 fcad 	bl	800afd8 <ADC_ConversionStop>
 800a67e:	4603      	mov	r3, r0
 800a680:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800a682:	7bfb      	ldrb	r3, [r7, #15]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d13f      	bne.n	800a708 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	68da      	ldr	r2, [r3, #12]
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f022 0201 	bic.w	r2, r2, #1
 800a696:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a69c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a6a0:	b2db      	uxtb	r3, r3
 800a6a2:	2b02      	cmp	r3, #2
 800a6a4:	d10f      	bne.n	800a6c6 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	f001 faaf 	bl	800bc0e <HAL_DMA_Abort>
 800a6b0:	4603      	mov	r3, r0
 800a6b2:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800a6b4:	7bfb      	ldrb	r3, [r7, #15]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d005      	beq.n	800a6c6 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a6be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	685a      	ldr	r2, [r3, #4]
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	f022 0210 	bic.w	r2, r2, #16
 800a6d4:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800a6d6:	7bfb      	ldrb	r3, [r7, #15]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d105      	bne.n	800a6e8 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f000 fd99 	bl	800b214 <ADC_Disable>
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	73fb      	strb	r3, [r7, #15]
 800a6e6:	e002      	b.n	800a6ee <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 800a6e8:	6878      	ldr	r0, [r7, #4]
 800a6ea:	f000 fd93 	bl	800b214 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800a6ee:	7bfb      	ldrb	r3, [r7, #15]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d109      	bne.n	800a708 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a6f8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800a6fc:	f023 0301 	bic.w	r3, r3, #1
 800a700:	f043 0201 	orr.w	r2, r3, #1
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2200      	movs	r2, #0
 800a70c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800a710:	7bfb      	ldrb	r3, [r7, #15]
}
 800a712:	4618      	mov	r0, r3
 800a714:	3710      	adds	r7, #16
 800a716:	46bd      	mov	sp, r7
 800a718:	bd80      	pop	{r7, pc}

0800a71a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800a71a:	b480      	push	{r7}
 800a71c:	b083      	sub	sp, #12
 800a71e:	af00      	add	r7, sp, #0
 800a720:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800a722:	bf00      	nop
 800a724:	370c      	adds	r7, #12
 800a726:	46bd      	mov	sp, r7
 800a728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72c:	4770      	bx	lr

0800a72e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800a72e:	b480      	push	{r7}
 800a730:	b083      	sub	sp, #12
 800a732:	af00      	add	r7, sp, #0
 800a734:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800a736:	bf00      	nop
 800a738:	370c      	adds	r7, #12
 800a73a:	46bd      	mov	sp, r7
 800a73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a740:	4770      	bx	lr

0800a742 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800a742:	b480      	push	{r7}
 800a744:	b083      	sub	sp, #12
 800a746:	af00      	add	r7, sp, #0
 800a748:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800a74a:	bf00      	nop
 800a74c:	370c      	adds	r7, #12
 800a74e:	46bd      	mov	sp, r7
 800a750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a754:	4770      	bx	lr
	...

0800a758 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b0b6      	sub	sp, #216	; 0xd8
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
 800a760:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a762:	2300      	movs	r3, #0
 800a764:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800a768:	2300      	movs	r3, #0
 800a76a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800a772:	2b01      	cmp	r3, #1
 800a774:	d102      	bne.n	800a77c <HAL_ADC_ConfigChannel+0x24>
 800a776:	2302      	movs	r3, #2
 800a778:	f000 bc13 	b.w	800afa2 <HAL_ADC_ConfigChannel+0x84a>
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2201      	movs	r2, #1
 800a780:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	4618      	mov	r0, r3
 800a78a:	f7ff fc95 	bl	800a0b8 <LL_ADC_REG_IsConversionOngoing>
 800a78e:	4603      	mov	r3, r0
 800a790:	2b00      	cmp	r3, #0
 800a792:	f040 83f3 	bne.w	800af7c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6818      	ldr	r0, [r3, #0]
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	6859      	ldr	r1, [r3, #4]
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	461a      	mov	r2, r3
 800a7a4:	f7ff fb37 	bl	8009e16 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	f7ff fc83 	bl	800a0b8 <LL_ADC_REG_IsConversionOngoing>
 800a7b2:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f7ff fca3 	bl	800a106 <LL_ADC_INJ_IsConversionOngoing>
 800a7c0:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800a7c4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	f040 81d9 	bne.w	800ab80 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800a7ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	f040 81d4 	bne.w	800ab80 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	689b      	ldr	r3, [r3, #8]
 800a7dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a7e0:	d10f      	bne.n	800a802 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6818      	ldr	r0, [r3, #0]
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	4619      	mov	r1, r3
 800a7ee:	f7ff fb3e 	bl	8009e6e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	f7ff fae5 	bl	8009dca <LL_ADC_SetSamplingTimeCommonConfig>
 800a800:	e00e      	b.n	800a820 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6818      	ldr	r0, [r3, #0]
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	6819      	ldr	r1, [r3, #0]
 800a80a:	683b      	ldr	r3, [r7, #0]
 800a80c:	689b      	ldr	r3, [r3, #8]
 800a80e:	461a      	mov	r2, r3
 800a810:	f7ff fb2d 	bl	8009e6e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	2100      	movs	r1, #0
 800a81a:	4618      	mov	r0, r3
 800a81c:	f7ff fad5 	bl	8009dca <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	695a      	ldr	r2, [r3, #20]
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	68db      	ldr	r3, [r3, #12]
 800a82a:	08db      	lsrs	r3, r3, #3
 800a82c:	f003 0303 	and.w	r3, r3, #3
 800a830:	005b      	lsls	r3, r3, #1
 800a832:	fa02 f303 	lsl.w	r3, r2, r3
 800a836:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	691b      	ldr	r3, [r3, #16]
 800a83e:	2b04      	cmp	r3, #4
 800a840:	d022      	beq.n	800a888 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	6818      	ldr	r0, [r3, #0]
 800a846:	683b      	ldr	r3, [r7, #0]
 800a848:	6919      	ldr	r1, [r3, #16]
 800a84a:	683b      	ldr	r3, [r7, #0]
 800a84c:	681a      	ldr	r2, [r3, #0]
 800a84e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a852:	f7ff fa2f 	bl	8009cb4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6818      	ldr	r0, [r3, #0]
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	6919      	ldr	r1, [r3, #16]
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	699b      	ldr	r3, [r3, #24]
 800a862:	461a      	mov	r2, r3
 800a864:	f7ff fa7b 	bl	8009d5e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	6818      	ldr	r0, [r3, #0]
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	6919      	ldr	r1, [r3, #16]
 800a870:	683b      	ldr	r3, [r7, #0]
 800a872:	7f1b      	ldrb	r3, [r3, #28]
 800a874:	2b01      	cmp	r3, #1
 800a876:	d102      	bne.n	800a87e <HAL_ADC_ConfigChannel+0x126>
 800a878:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a87c:	e000      	b.n	800a880 <HAL_ADC_ConfigChannel+0x128>
 800a87e:	2300      	movs	r3, #0
 800a880:	461a      	mov	r2, r3
 800a882:	f7ff fa87 	bl	8009d94 <LL_ADC_SetOffsetSaturation>
 800a886:	e17b      	b.n	800ab80 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	2100      	movs	r1, #0
 800a88e:	4618      	mov	r0, r3
 800a890:	f7ff fa34 	bl	8009cfc <LL_ADC_GetOffsetChannel>
 800a894:	4603      	mov	r3, r0
 800a896:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d10a      	bne.n	800a8b4 <HAL_ADC_ConfigChannel+0x15c>
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	2100      	movs	r1, #0
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	f7ff fa29 	bl	8009cfc <LL_ADC_GetOffsetChannel>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	0e9b      	lsrs	r3, r3, #26
 800a8ae:	f003 021f 	and.w	r2, r3, #31
 800a8b2:	e01e      	b.n	800a8f2 <HAL_ADC_ConfigChannel+0x19a>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	2100      	movs	r1, #0
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f7ff fa1e 	bl	8009cfc <LL_ADC_GetOffsetChannel>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a8c6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800a8ca:	fa93 f3a3 	rbit	r3, r3
 800a8ce:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800a8d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a8d6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800a8da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d101      	bne.n	800a8e6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800a8e2:	2320      	movs	r3, #32
 800a8e4:	e004      	b.n	800a8f0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800a8e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a8ea:	fab3 f383 	clz	r3, r3
 800a8ee:	b2db      	uxtb	r3, r3
 800a8f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d105      	bne.n	800a90a <HAL_ADC_ConfigChannel+0x1b2>
 800a8fe:	683b      	ldr	r3, [r7, #0]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	0e9b      	lsrs	r3, r3, #26
 800a904:	f003 031f 	and.w	r3, r3, #31
 800a908:	e018      	b.n	800a93c <HAL_ADC_ConfigChannel+0x1e4>
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a912:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800a916:	fa93 f3a3 	rbit	r3, r3
 800a91a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800a91e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a922:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800a926:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d101      	bne.n	800a932 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800a92e:	2320      	movs	r3, #32
 800a930:	e004      	b.n	800a93c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800a932:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800a936:	fab3 f383 	clz	r3, r3
 800a93a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800a93c:	429a      	cmp	r2, r3
 800a93e:	d106      	bne.n	800a94e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	2200      	movs	r2, #0
 800a946:	2100      	movs	r1, #0
 800a948:	4618      	mov	r0, r3
 800a94a:	f7ff f9ed 	bl	8009d28 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	2101      	movs	r1, #1
 800a954:	4618      	mov	r0, r3
 800a956:	f7ff f9d1 	bl	8009cfc <LL_ADC_GetOffsetChannel>
 800a95a:	4603      	mov	r3, r0
 800a95c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a960:	2b00      	cmp	r3, #0
 800a962:	d10a      	bne.n	800a97a <HAL_ADC_ConfigChannel+0x222>
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	2101      	movs	r1, #1
 800a96a:	4618      	mov	r0, r3
 800a96c:	f7ff f9c6 	bl	8009cfc <LL_ADC_GetOffsetChannel>
 800a970:	4603      	mov	r3, r0
 800a972:	0e9b      	lsrs	r3, r3, #26
 800a974:	f003 021f 	and.w	r2, r3, #31
 800a978:	e01e      	b.n	800a9b8 <HAL_ADC_ConfigChannel+0x260>
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	2101      	movs	r1, #1
 800a980:	4618      	mov	r0, r3
 800a982:	f7ff f9bb 	bl	8009cfc <LL_ADC_GetOffsetChannel>
 800a986:	4603      	mov	r3, r0
 800a988:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a98c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a990:	fa93 f3a3 	rbit	r3, r3
 800a994:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800a998:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a99c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800a9a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d101      	bne.n	800a9ac <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800a9a8:	2320      	movs	r3, #32
 800a9aa:	e004      	b.n	800a9b6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800a9ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a9b0:	fab3 f383 	clz	r3, r3
 800a9b4:	b2db      	uxtb	r3, r3
 800a9b6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d105      	bne.n	800a9d0 <HAL_ADC_ConfigChannel+0x278>
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	0e9b      	lsrs	r3, r3, #26
 800a9ca:	f003 031f 	and.w	r3, r3, #31
 800a9ce:	e018      	b.n	800aa02 <HAL_ADC_ConfigChannel+0x2aa>
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a9d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a9dc:	fa93 f3a3 	rbit	r3, r3
 800a9e0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800a9e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800a9e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800a9ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d101      	bne.n	800a9f8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800a9f4:	2320      	movs	r3, #32
 800a9f6:	e004      	b.n	800aa02 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800a9f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a9fc:	fab3 f383 	clz	r3, r3
 800aa00:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800aa02:	429a      	cmp	r2, r3
 800aa04:	d106      	bne.n	800aa14 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	2101      	movs	r1, #1
 800aa0e:	4618      	mov	r0, r3
 800aa10:	f7ff f98a 	bl	8009d28 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	2102      	movs	r1, #2
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f7ff f96e 	bl	8009cfc <LL_ADC_GetOffsetChannel>
 800aa20:	4603      	mov	r3, r0
 800aa22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d10a      	bne.n	800aa40 <HAL_ADC_ConfigChannel+0x2e8>
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	2102      	movs	r1, #2
 800aa30:	4618      	mov	r0, r3
 800aa32:	f7ff f963 	bl	8009cfc <LL_ADC_GetOffsetChannel>
 800aa36:	4603      	mov	r3, r0
 800aa38:	0e9b      	lsrs	r3, r3, #26
 800aa3a:	f003 021f 	and.w	r2, r3, #31
 800aa3e:	e01e      	b.n	800aa7e <HAL_ADC_ConfigChannel+0x326>
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	2102      	movs	r1, #2
 800aa46:	4618      	mov	r0, r3
 800aa48:	f7ff f958 	bl	8009cfc <LL_ADC_GetOffsetChannel>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aa52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800aa56:	fa93 f3a3 	rbit	r3, r3
 800aa5a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800aa5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800aa62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800aa66:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d101      	bne.n	800aa72 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800aa6e:	2320      	movs	r3, #32
 800aa70:	e004      	b.n	800aa7c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800aa72:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800aa76:	fab3 f383 	clz	r3, r3
 800aa7a:	b2db      	uxtb	r3, r3
 800aa7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d105      	bne.n	800aa96 <HAL_ADC_ConfigChannel+0x33e>
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	0e9b      	lsrs	r3, r3, #26
 800aa90:	f003 031f 	and.w	r3, r3, #31
 800aa94:	e016      	b.n	800aac4 <HAL_ADC_ConfigChannel+0x36c>
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aa9e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800aaa2:	fa93 f3a3 	rbit	r3, r3
 800aaa6:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800aaa8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800aaaa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800aaae:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d101      	bne.n	800aaba <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800aab6:	2320      	movs	r3, #32
 800aab8:	e004      	b.n	800aac4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800aaba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800aabe:	fab3 f383 	clz	r3, r3
 800aac2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800aac4:	429a      	cmp	r2, r3
 800aac6:	d106      	bne.n	800aad6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	2200      	movs	r2, #0
 800aace:	2102      	movs	r1, #2
 800aad0:	4618      	mov	r0, r3
 800aad2:	f7ff f929 	bl	8009d28 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	2103      	movs	r1, #3
 800aadc:	4618      	mov	r0, r3
 800aade:	f7ff f90d 	bl	8009cfc <LL_ADC_GetOffsetChannel>
 800aae2:	4603      	mov	r3, r0
 800aae4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d10a      	bne.n	800ab02 <HAL_ADC_ConfigChannel+0x3aa>
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	2103      	movs	r1, #3
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	f7ff f902 	bl	8009cfc <LL_ADC_GetOffsetChannel>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	0e9b      	lsrs	r3, r3, #26
 800aafc:	f003 021f 	and.w	r2, r3, #31
 800ab00:	e017      	b.n	800ab32 <HAL_ADC_ConfigChannel+0x3da>
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	2103      	movs	r1, #3
 800ab08:	4618      	mov	r0, r3
 800ab0a:	f7ff f8f7 	bl	8009cfc <LL_ADC_GetOffsetChannel>
 800ab0e:	4603      	mov	r3, r0
 800ab10:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ab12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ab14:	fa93 f3a3 	rbit	r3, r3
 800ab18:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800ab1a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ab1c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800ab1e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d101      	bne.n	800ab28 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800ab24:	2320      	movs	r3, #32
 800ab26:	e003      	b.n	800ab30 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800ab28:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ab2a:	fab3 f383 	clz	r3, r3
 800ab2e:	b2db      	uxtb	r3, r3
 800ab30:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800ab32:	683b      	ldr	r3, [r7, #0]
 800ab34:	681b      	ldr	r3, [r3, #0]
 800ab36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d105      	bne.n	800ab4a <HAL_ADC_ConfigChannel+0x3f2>
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	0e9b      	lsrs	r3, r3, #26
 800ab44:	f003 031f 	and.w	r3, r3, #31
 800ab48:	e011      	b.n	800ab6e <HAL_ADC_ConfigChannel+0x416>
 800ab4a:	683b      	ldr	r3, [r7, #0]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ab50:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ab52:	fa93 f3a3 	rbit	r3, r3
 800ab56:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800ab58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ab5a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800ab5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d101      	bne.n	800ab66 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800ab62:	2320      	movs	r3, #32
 800ab64:	e003      	b.n	800ab6e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800ab66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ab68:	fab3 f383 	clz	r3, r3
 800ab6c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800ab6e:	429a      	cmp	r2, r3
 800ab70:	d106      	bne.n	800ab80 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	2200      	movs	r2, #0
 800ab78:	2103      	movs	r1, #3
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	f7ff f8d4 	bl	8009d28 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	4618      	mov	r0, r3
 800ab86:	f7ff fa49 	bl	800a01c <LL_ADC_IsEnabled>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	f040 813d 	bne.w	800ae0c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6818      	ldr	r0, [r3, #0]
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	6819      	ldr	r1, [r3, #0]
 800ab9a:	683b      	ldr	r3, [r7, #0]
 800ab9c:	68db      	ldr	r3, [r3, #12]
 800ab9e:	461a      	mov	r2, r3
 800aba0:	f7ff f990 	bl	8009ec4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	68db      	ldr	r3, [r3, #12]
 800aba8:	4aa2      	ldr	r2, [pc, #648]	; (800ae34 <HAL_ADC_ConfigChannel+0x6dc>)
 800abaa:	4293      	cmp	r3, r2
 800abac:	f040 812e 	bne.w	800ae0c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d10b      	bne.n	800abd8 <HAL_ADC_ConfigChannel+0x480>
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	0e9b      	lsrs	r3, r3, #26
 800abc6:	3301      	adds	r3, #1
 800abc8:	f003 031f 	and.w	r3, r3, #31
 800abcc:	2b09      	cmp	r3, #9
 800abce:	bf94      	ite	ls
 800abd0:	2301      	movls	r3, #1
 800abd2:	2300      	movhi	r3, #0
 800abd4:	b2db      	uxtb	r3, r3
 800abd6:	e019      	b.n	800ac0c <HAL_ADC_ConfigChannel+0x4b4>
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800abde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800abe0:	fa93 f3a3 	rbit	r3, r3
 800abe4:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800abe6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800abe8:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800abea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800abec:	2b00      	cmp	r3, #0
 800abee:	d101      	bne.n	800abf4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800abf0:	2320      	movs	r3, #32
 800abf2:	e003      	b.n	800abfc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800abf4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800abf6:	fab3 f383 	clz	r3, r3
 800abfa:	b2db      	uxtb	r3, r3
 800abfc:	3301      	adds	r3, #1
 800abfe:	f003 031f 	and.w	r3, r3, #31
 800ac02:	2b09      	cmp	r3, #9
 800ac04:	bf94      	ite	ls
 800ac06:	2301      	movls	r3, #1
 800ac08:	2300      	movhi	r3, #0
 800ac0a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d079      	beq.n	800ad04 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d107      	bne.n	800ac2c <HAL_ADC_ConfigChannel+0x4d4>
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	0e9b      	lsrs	r3, r3, #26
 800ac22:	3301      	adds	r3, #1
 800ac24:	069b      	lsls	r3, r3, #26
 800ac26:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800ac2a:	e015      	b.n	800ac58 <HAL_ADC_ConfigChannel+0x500>
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ac32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac34:	fa93 f3a3 	rbit	r3, r3
 800ac38:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800ac3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac3c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800ac3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d101      	bne.n	800ac48 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800ac44:	2320      	movs	r3, #32
 800ac46:	e003      	b.n	800ac50 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800ac48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac4a:	fab3 f383 	clz	r3, r3
 800ac4e:	b2db      	uxtb	r3, r3
 800ac50:	3301      	adds	r3, #1
 800ac52:	069b      	lsls	r3, r3, #26
 800ac54:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d109      	bne.n	800ac78 <HAL_ADC_ConfigChannel+0x520>
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	0e9b      	lsrs	r3, r3, #26
 800ac6a:	3301      	adds	r3, #1
 800ac6c:	f003 031f 	and.w	r3, r3, #31
 800ac70:	2101      	movs	r1, #1
 800ac72:	fa01 f303 	lsl.w	r3, r1, r3
 800ac76:	e017      	b.n	800aca8 <HAL_ADC_ConfigChannel+0x550>
 800ac78:	683b      	ldr	r3, [r7, #0]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ac7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac80:	fa93 f3a3 	rbit	r3, r3
 800ac84:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800ac86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac88:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800ac8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d101      	bne.n	800ac94 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800ac90:	2320      	movs	r3, #32
 800ac92:	e003      	b.n	800ac9c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800ac94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ac96:	fab3 f383 	clz	r3, r3
 800ac9a:	b2db      	uxtb	r3, r3
 800ac9c:	3301      	adds	r3, #1
 800ac9e:	f003 031f 	and.w	r3, r3, #31
 800aca2:	2101      	movs	r1, #1
 800aca4:	fa01 f303 	lsl.w	r3, r1, r3
 800aca8:	ea42 0103 	orr.w	r1, r2, r3
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d10a      	bne.n	800acce <HAL_ADC_ConfigChannel+0x576>
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	0e9b      	lsrs	r3, r3, #26
 800acbe:	3301      	adds	r3, #1
 800acc0:	f003 021f 	and.w	r2, r3, #31
 800acc4:	4613      	mov	r3, r2
 800acc6:	005b      	lsls	r3, r3, #1
 800acc8:	4413      	add	r3, r2
 800acca:	051b      	lsls	r3, r3, #20
 800accc:	e018      	b.n	800ad00 <HAL_ADC_ConfigChannel+0x5a8>
 800acce:	683b      	ldr	r3, [r7, #0]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800acd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acd6:	fa93 f3a3 	rbit	r3, r3
 800acda:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800acdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800acde:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800ace0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d101      	bne.n	800acea <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800ace6:	2320      	movs	r3, #32
 800ace8:	e003      	b.n	800acf2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800acea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acec:	fab3 f383 	clz	r3, r3
 800acf0:	b2db      	uxtb	r3, r3
 800acf2:	3301      	adds	r3, #1
 800acf4:	f003 021f 	and.w	r2, r3, #31
 800acf8:	4613      	mov	r3, r2
 800acfa:	005b      	lsls	r3, r3, #1
 800acfc:	4413      	add	r3, r2
 800acfe:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ad00:	430b      	orrs	r3, r1
 800ad02:	e07e      	b.n	800ae02 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d107      	bne.n	800ad20 <HAL_ADC_ConfigChannel+0x5c8>
 800ad10:	683b      	ldr	r3, [r7, #0]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	0e9b      	lsrs	r3, r3, #26
 800ad16:	3301      	adds	r3, #1
 800ad18:	069b      	lsls	r3, r3, #26
 800ad1a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800ad1e:	e015      	b.n	800ad4c <HAL_ADC_ConfigChannel+0x5f4>
 800ad20:	683b      	ldr	r3, [r7, #0]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ad26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad28:	fa93 f3a3 	rbit	r3, r3
 800ad2c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800ad2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad30:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800ad32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d101      	bne.n	800ad3c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800ad38:	2320      	movs	r3, #32
 800ad3a:	e003      	b.n	800ad44 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800ad3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad3e:	fab3 f383 	clz	r3, r3
 800ad42:	b2db      	uxtb	r3, r3
 800ad44:	3301      	adds	r3, #1
 800ad46:	069b      	lsls	r3, r3, #26
 800ad48:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d109      	bne.n	800ad6c <HAL_ADC_ConfigChannel+0x614>
 800ad58:	683b      	ldr	r3, [r7, #0]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	0e9b      	lsrs	r3, r3, #26
 800ad5e:	3301      	adds	r3, #1
 800ad60:	f003 031f 	and.w	r3, r3, #31
 800ad64:	2101      	movs	r1, #1
 800ad66:	fa01 f303 	lsl.w	r3, r1, r3
 800ad6a:	e017      	b.n	800ad9c <HAL_ADC_ConfigChannel+0x644>
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ad72:	6a3b      	ldr	r3, [r7, #32]
 800ad74:	fa93 f3a3 	rbit	r3, r3
 800ad78:	61fb      	str	r3, [r7, #28]
  return result;
 800ad7a:	69fb      	ldr	r3, [r7, #28]
 800ad7c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800ad7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d101      	bne.n	800ad88 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800ad84:	2320      	movs	r3, #32
 800ad86:	e003      	b.n	800ad90 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800ad88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad8a:	fab3 f383 	clz	r3, r3
 800ad8e:	b2db      	uxtb	r3, r3
 800ad90:	3301      	adds	r3, #1
 800ad92:	f003 031f 	and.w	r3, r3, #31
 800ad96:	2101      	movs	r1, #1
 800ad98:	fa01 f303 	lsl.w	r3, r1, r3
 800ad9c:	ea42 0103 	orr.w	r1, r2, r3
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d10d      	bne.n	800adc8 <HAL_ADC_ConfigChannel+0x670>
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	0e9b      	lsrs	r3, r3, #26
 800adb2:	3301      	adds	r3, #1
 800adb4:	f003 021f 	and.w	r2, r3, #31
 800adb8:	4613      	mov	r3, r2
 800adba:	005b      	lsls	r3, r3, #1
 800adbc:	4413      	add	r3, r2
 800adbe:	3b1e      	subs	r3, #30
 800adc0:	051b      	lsls	r3, r3, #20
 800adc2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800adc6:	e01b      	b.n	800ae00 <HAL_ADC_ConfigChannel+0x6a8>
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800adce:	697b      	ldr	r3, [r7, #20]
 800add0:	fa93 f3a3 	rbit	r3, r3
 800add4:	613b      	str	r3, [r7, #16]
  return result;
 800add6:	693b      	ldr	r3, [r7, #16]
 800add8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800adda:	69bb      	ldr	r3, [r7, #24]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d101      	bne.n	800ade4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800ade0:	2320      	movs	r3, #32
 800ade2:	e003      	b.n	800adec <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800ade4:	69bb      	ldr	r3, [r7, #24]
 800ade6:	fab3 f383 	clz	r3, r3
 800adea:	b2db      	uxtb	r3, r3
 800adec:	3301      	adds	r3, #1
 800adee:	f003 021f 	and.w	r2, r3, #31
 800adf2:	4613      	mov	r3, r2
 800adf4:	005b      	lsls	r3, r3, #1
 800adf6:	4413      	add	r3, r2
 800adf8:	3b1e      	subs	r3, #30
 800adfa:	051b      	lsls	r3, r3, #20
 800adfc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ae00:	430b      	orrs	r3, r1
 800ae02:	683a      	ldr	r2, [r7, #0]
 800ae04:	6892      	ldr	r2, [r2, #8]
 800ae06:	4619      	mov	r1, r3
 800ae08:	f7ff f831 	bl	8009e6e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800ae0c:	683b      	ldr	r3, [r7, #0]
 800ae0e:	681a      	ldr	r2, [r3, #0]
 800ae10:	4b09      	ldr	r3, [pc, #36]	; (800ae38 <HAL_ADC_ConfigChannel+0x6e0>)
 800ae12:	4013      	ands	r3, r2
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	f000 80be 	beq.w	800af96 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ae22:	d004      	beq.n	800ae2e <HAL_ADC_ConfigChannel+0x6d6>
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	4a04      	ldr	r2, [pc, #16]	; (800ae3c <HAL_ADC_ConfigChannel+0x6e4>)
 800ae2a:	4293      	cmp	r3, r2
 800ae2c:	d10a      	bne.n	800ae44 <HAL_ADC_ConfigChannel+0x6ec>
 800ae2e:	4b04      	ldr	r3, [pc, #16]	; (800ae40 <HAL_ADC_ConfigChannel+0x6e8>)
 800ae30:	e009      	b.n	800ae46 <HAL_ADC_ConfigChannel+0x6ee>
 800ae32:	bf00      	nop
 800ae34:	407f0000 	.word	0x407f0000
 800ae38:	80080000 	.word	0x80080000
 800ae3c:	50000100 	.word	0x50000100
 800ae40:	50000300 	.word	0x50000300
 800ae44:	4b59      	ldr	r3, [pc, #356]	; (800afac <HAL_ADC_ConfigChannel+0x854>)
 800ae46:	4618      	mov	r0, r3
 800ae48:	f7fe ff26 	bl	8009c98 <LL_ADC_GetCommonPathInternalCh>
 800ae4c:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800ae50:	683b      	ldr	r3, [r7, #0]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	4a56      	ldr	r2, [pc, #344]	; (800afb0 <HAL_ADC_ConfigChannel+0x858>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d004      	beq.n	800ae64 <HAL_ADC_ConfigChannel+0x70c>
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	4a55      	ldr	r2, [pc, #340]	; (800afb4 <HAL_ADC_ConfigChannel+0x85c>)
 800ae60:	4293      	cmp	r3, r2
 800ae62:	d13a      	bne.n	800aeda <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800ae64:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ae68:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d134      	bne.n	800aeda <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ae78:	d005      	beq.n	800ae86 <HAL_ADC_ConfigChannel+0x72e>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	4a4e      	ldr	r2, [pc, #312]	; (800afb8 <HAL_ADC_ConfigChannel+0x860>)
 800ae80:	4293      	cmp	r3, r2
 800ae82:	f040 8085 	bne.w	800af90 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ae8e:	d004      	beq.n	800ae9a <HAL_ADC_ConfigChannel+0x742>
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	4a49      	ldr	r2, [pc, #292]	; (800afbc <HAL_ADC_ConfigChannel+0x864>)
 800ae96:	4293      	cmp	r3, r2
 800ae98:	d101      	bne.n	800ae9e <HAL_ADC_ConfigChannel+0x746>
 800ae9a:	4a49      	ldr	r2, [pc, #292]	; (800afc0 <HAL_ADC_ConfigChannel+0x868>)
 800ae9c:	e000      	b.n	800aea0 <HAL_ADC_ConfigChannel+0x748>
 800ae9e:	4a43      	ldr	r2, [pc, #268]	; (800afac <HAL_ADC_ConfigChannel+0x854>)
 800aea0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800aea4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800aea8:	4619      	mov	r1, r3
 800aeaa:	4610      	mov	r0, r2
 800aeac:	f7fe fee1 	bl	8009c72 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800aeb0:	4b44      	ldr	r3, [pc, #272]	; (800afc4 <HAL_ADC_ConfigChannel+0x86c>)
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	099b      	lsrs	r3, r3, #6
 800aeb6:	4a44      	ldr	r2, [pc, #272]	; (800afc8 <HAL_ADC_ConfigChannel+0x870>)
 800aeb8:	fba2 2303 	umull	r2, r3, r2, r3
 800aebc:	099b      	lsrs	r3, r3, #6
 800aebe:	1c5a      	adds	r2, r3, #1
 800aec0:	4613      	mov	r3, r2
 800aec2:	005b      	lsls	r3, r3, #1
 800aec4:	4413      	add	r3, r2
 800aec6:	009b      	lsls	r3, r3, #2
 800aec8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800aeca:	e002      	b.n	800aed2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	3b01      	subs	r3, #1
 800aed0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d1f9      	bne.n	800aecc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800aed8:	e05a      	b.n	800af90 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800aeda:	683b      	ldr	r3, [r7, #0]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	4a3b      	ldr	r2, [pc, #236]	; (800afcc <HAL_ADC_ConfigChannel+0x874>)
 800aee0:	4293      	cmp	r3, r2
 800aee2:	d125      	bne.n	800af30 <HAL_ADC_ConfigChannel+0x7d8>
 800aee4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800aee8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d11f      	bne.n	800af30 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	4a31      	ldr	r2, [pc, #196]	; (800afbc <HAL_ADC_ConfigChannel+0x864>)
 800aef6:	4293      	cmp	r3, r2
 800aef8:	d104      	bne.n	800af04 <HAL_ADC_ConfigChannel+0x7ac>
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	4a34      	ldr	r2, [pc, #208]	; (800afd0 <HAL_ADC_ConfigChannel+0x878>)
 800af00:	4293      	cmp	r3, r2
 800af02:	d047      	beq.n	800af94 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800af0c:	d004      	beq.n	800af18 <HAL_ADC_ConfigChannel+0x7c0>
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	4a2a      	ldr	r2, [pc, #168]	; (800afbc <HAL_ADC_ConfigChannel+0x864>)
 800af14:	4293      	cmp	r3, r2
 800af16:	d101      	bne.n	800af1c <HAL_ADC_ConfigChannel+0x7c4>
 800af18:	4a29      	ldr	r2, [pc, #164]	; (800afc0 <HAL_ADC_ConfigChannel+0x868>)
 800af1a:	e000      	b.n	800af1e <HAL_ADC_ConfigChannel+0x7c6>
 800af1c:	4a23      	ldr	r2, [pc, #140]	; (800afac <HAL_ADC_ConfigChannel+0x854>)
 800af1e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800af22:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800af26:	4619      	mov	r1, r3
 800af28:	4610      	mov	r0, r2
 800af2a:	f7fe fea2 	bl	8009c72 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800af2e:	e031      	b.n	800af94 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800af30:	683b      	ldr	r3, [r7, #0]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	4a27      	ldr	r2, [pc, #156]	; (800afd4 <HAL_ADC_ConfigChannel+0x87c>)
 800af36:	4293      	cmp	r3, r2
 800af38:	d12d      	bne.n	800af96 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800af3a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800af3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800af42:	2b00      	cmp	r3, #0
 800af44:	d127      	bne.n	800af96 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	4a1c      	ldr	r2, [pc, #112]	; (800afbc <HAL_ADC_ConfigChannel+0x864>)
 800af4c:	4293      	cmp	r3, r2
 800af4e:	d022      	beq.n	800af96 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800af58:	d004      	beq.n	800af64 <HAL_ADC_ConfigChannel+0x80c>
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	4a17      	ldr	r2, [pc, #92]	; (800afbc <HAL_ADC_ConfigChannel+0x864>)
 800af60:	4293      	cmp	r3, r2
 800af62:	d101      	bne.n	800af68 <HAL_ADC_ConfigChannel+0x810>
 800af64:	4a16      	ldr	r2, [pc, #88]	; (800afc0 <HAL_ADC_ConfigChannel+0x868>)
 800af66:	e000      	b.n	800af6a <HAL_ADC_ConfigChannel+0x812>
 800af68:	4a10      	ldr	r2, [pc, #64]	; (800afac <HAL_ADC_ConfigChannel+0x854>)
 800af6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800af6e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800af72:	4619      	mov	r1, r3
 800af74:	4610      	mov	r0, r2
 800af76:	f7fe fe7c 	bl	8009c72 <LL_ADC_SetCommonPathInternalCh>
 800af7a:	e00c      	b.n	800af96 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800af80:	f043 0220 	orr.w	r2, r3, #32
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800af88:	2301      	movs	r3, #1
 800af8a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800af8e:	e002      	b.n	800af96 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800af90:	bf00      	nop
 800af92:	e000      	b.n	800af96 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800af94:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2200      	movs	r2, #0
 800af9a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800af9e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800afa2:	4618      	mov	r0, r3
 800afa4:	37d8      	adds	r7, #216	; 0xd8
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}
 800afaa:	bf00      	nop
 800afac:	50000700 	.word	0x50000700
 800afb0:	c3210000 	.word	0xc3210000
 800afb4:	90c00010 	.word	0x90c00010
 800afb8:	50000600 	.word	0x50000600
 800afbc:	50000100 	.word	0x50000100
 800afc0:	50000300 	.word	0x50000300
 800afc4:	2000037c 	.word	0x2000037c
 800afc8:	053e2d63 	.word	0x053e2d63
 800afcc:	c7520000 	.word	0xc7520000
 800afd0:	50000500 	.word	0x50000500
 800afd4:	cb840000 	.word	0xcb840000

0800afd8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b088      	sub	sp, #32
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
 800afe0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800afe2:	2300      	movs	r3, #0
 800afe4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	4618      	mov	r0, r3
 800aff0:	f7ff f862 	bl	800a0b8 <LL_ADC_REG_IsConversionOngoing>
 800aff4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	4618      	mov	r0, r3
 800affc:	f7ff f883 	bl	800a106 <LL_ADC_INJ_IsConversionOngoing>
 800b000:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800b002:	693b      	ldr	r3, [r7, #16]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d103      	bne.n	800b010 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	f000 8098 	beq.w	800b140 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	68db      	ldr	r3, [r3, #12]
 800b016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d02a      	beq.n	800b074 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	7f5b      	ldrb	r3, [r3, #29]
 800b022:	2b01      	cmp	r3, #1
 800b024:	d126      	bne.n	800b074 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	7f1b      	ldrb	r3, [r3, #28]
 800b02a:	2b01      	cmp	r3, #1
 800b02c:	d122      	bne.n	800b074 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800b02e:	2301      	movs	r3, #1
 800b030:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800b032:	e014      	b.n	800b05e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800b034:	69fb      	ldr	r3, [r7, #28]
 800b036:	4a45      	ldr	r2, [pc, #276]	; (800b14c <ADC_ConversionStop+0x174>)
 800b038:	4293      	cmp	r3, r2
 800b03a:	d90d      	bls.n	800b058 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b040:	f043 0210 	orr.w	r2, r3, #16
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b04c:	f043 0201 	orr.w	r2, r3, #1
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800b054:	2301      	movs	r3, #1
 800b056:	e074      	b.n	800b142 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800b058:	69fb      	ldr	r3, [r7, #28]
 800b05a:	3301      	adds	r3, #1
 800b05c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b068:	2b40      	cmp	r3, #64	; 0x40
 800b06a:	d1e3      	bne.n	800b034 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	2240      	movs	r2, #64	; 0x40
 800b072:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800b074:	69bb      	ldr	r3, [r7, #24]
 800b076:	2b02      	cmp	r3, #2
 800b078:	d014      	beq.n	800b0a4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	4618      	mov	r0, r3
 800b080:	f7ff f81a 	bl	800a0b8 <LL_ADC_REG_IsConversionOngoing>
 800b084:	4603      	mov	r3, r0
 800b086:	2b00      	cmp	r3, #0
 800b088:	d00c      	beq.n	800b0a4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	4618      	mov	r0, r3
 800b090:	f7fe ffd7 	bl	800a042 <LL_ADC_IsDisableOngoing>
 800b094:	4603      	mov	r3, r0
 800b096:	2b00      	cmp	r3, #0
 800b098:	d104      	bne.n	800b0a4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	4618      	mov	r0, r3
 800b0a0:	f7fe fff6 	bl	800a090 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800b0a4:	69bb      	ldr	r3, [r7, #24]
 800b0a6:	2b01      	cmp	r3, #1
 800b0a8:	d014      	beq.n	800b0d4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f7ff f829 	bl	800a106 <LL_ADC_INJ_IsConversionOngoing>
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d00c      	beq.n	800b0d4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	4618      	mov	r0, r3
 800b0c0:	f7fe ffbf 	bl	800a042 <LL_ADC_IsDisableOngoing>
 800b0c4:	4603      	mov	r3, r0
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d104      	bne.n	800b0d4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	f7ff f805 	bl	800a0de <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800b0d4:	69bb      	ldr	r3, [r7, #24]
 800b0d6:	2b02      	cmp	r3, #2
 800b0d8:	d005      	beq.n	800b0e6 <ADC_ConversionStop+0x10e>
 800b0da:	69bb      	ldr	r3, [r7, #24]
 800b0dc:	2b03      	cmp	r3, #3
 800b0de:	d105      	bne.n	800b0ec <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800b0e0:	230c      	movs	r3, #12
 800b0e2:	617b      	str	r3, [r7, #20]
        break;
 800b0e4:	e005      	b.n	800b0f2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800b0e6:	2308      	movs	r3, #8
 800b0e8:	617b      	str	r3, [r7, #20]
        break;
 800b0ea:	e002      	b.n	800b0f2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800b0ec:	2304      	movs	r3, #4
 800b0ee:	617b      	str	r3, [r7, #20]
        break;
 800b0f0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800b0f2:	f7fe fd7d 	bl	8009bf0 <HAL_GetTick>
 800b0f6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800b0f8:	e01b      	b.n	800b132 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800b0fa:	f7fe fd79 	bl	8009bf0 <HAL_GetTick>
 800b0fe:	4602      	mov	r2, r0
 800b100:	68bb      	ldr	r3, [r7, #8]
 800b102:	1ad3      	subs	r3, r2, r3
 800b104:	2b05      	cmp	r3, #5
 800b106:	d914      	bls.n	800b132 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	689a      	ldr	r2, [r3, #8]
 800b10e:	697b      	ldr	r3, [r7, #20]
 800b110:	4013      	ands	r3, r2
 800b112:	2b00      	cmp	r3, #0
 800b114:	d00d      	beq.n	800b132 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b11a:	f043 0210 	orr.w	r2, r3, #16
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b126:	f043 0201 	orr.w	r2, r3, #1
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800b12e:	2301      	movs	r3, #1
 800b130:	e007      	b.n	800b142 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	689a      	ldr	r2, [r3, #8]
 800b138:	697b      	ldr	r3, [r7, #20]
 800b13a:	4013      	ands	r3, r2
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d1dc      	bne.n	800b0fa <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800b140:	2300      	movs	r3, #0
}
 800b142:	4618      	mov	r0, r3
 800b144:	3720      	adds	r7, #32
 800b146:	46bd      	mov	sp, r7
 800b148:	bd80      	pop	{r7, pc}
 800b14a:	bf00      	nop
 800b14c:	a33fffff 	.word	0xa33fffff

0800b150 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800b150:	b580      	push	{r7, lr}
 800b152:	b084      	sub	sp, #16
 800b154:	af00      	add	r7, sp, #0
 800b156:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	4618      	mov	r0, r3
 800b15e:	f7fe ff5d 	bl	800a01c <LL_ADC_IsEnabled>
 800b162:	4603      	mov	r3, r0
 800b164:	2b00      	cmp	r3, #0
 800b166:	d14d      	bne.n	800b204 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	689a      	ldr	r2, [r3, #8]
 800b16e:	4b28      	ldr	r3, [pc, #160]	; (800b210 <ADC_Enable+0xc0>)
 800b170:	4013      	ands	r3, r2
 800b172:	2b00      	cmp	r3, #0
 800b174:	d00d      	beq.n	800b192 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b17a:	f043 0210 	orr.w	r2, r3, #16
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b186:	f043 0201 	orr.w	r2, r3, #1
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800b18e:	2301      	movs	r3, #1
 800b190:	e039      	b.n	800b206 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	4618      	mov	r0, r3
 800b198:	f7fe ff18 	bl	8009fcc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800b19c:	f7fe fd28 	bl	8009bf0 <HAL_GetTick>
 800b1a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b1a2:	e028      	b.n	800b1f6 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	f7fe ff37 	bl	800a01c <LL_ADC_IsEnabled>
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d104      	bne.n	800b1be <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	f7fe ff07 	bl	8009fcc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800b1be:	f7fe fd17 	bl	8009bf0 <HAL_GetTick>
 800b1c2:	4602      	mov	r2, r0
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	1ad3      	subs	r3, r2, r3
 800b1c8:	2b02      	cmp	r3, #2
 800b1ca:	d914      	bls.n	800b1f6 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	f003 0301 	and.w	r3, r3, #1
 800b1d6:	2b01      	cmp	r3, #1
 800b1d8:	d00d      	beq.n	800b1f6 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b1de:	f043 0210 	orr.w	r2, r3, #16
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b1ea:	f043 0201 	orr.w	r2, r3, #1
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800b1f2:	2301      	movs	r3, #1
 800b1f4:	e007      	b.n	800b206 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	681b      	ldr	r3, [r3, #0]
 800b1fc:	f003 0301 	and.w	r3, r3, #1
 800b200:	2b01      	cmp	r3, #1
 800b202:	d1cf      	bne.n	800b1a4 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800b204:	2300      	movs	r3, #0
}
 800b206:	4618      	mov	r0, r3
 800b208:	3710      	adds	r7, #16
 800b20a:	46bd      	mov	sp, r7
 800b20c:	bd80      	pop	{r7, pc}
 800b20e:	bf00      	nop
 800b210:	8000003f 	.word	0x8000003f

0800b214 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b084      	sub	sp, #16
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	4618      	mov	r0, r3
 800b222:	f7fe ff0e 	bl	800a042 <LL_ADC_IsDisableOngoing>
 800b226:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	4618      	mov	r0, r3
 800b22e:	f7fe fef5 	bl	800a01c <LL_ADC_IsEnabled>
 800b232:	4603      	mov	r3, r0
 800b234:	2b00      	cmp	r3, #0
 800b236:	d047      	beq.n	800b2c8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d144      	bne.n	800b2c8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	689b      	ldr	r3, [r3, #8]
 800b244:	f003 030d 	and.w	r3, r3, #13
 800b248:	2b01      	cmp	r3, #1
 800b24a:	d10c      	bne.n	800b266 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	4618      	mov	r0, r3
 800b252:	f7fe fecf 	bl	8009ff4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	2203      	movs	r2, #3
 800b25c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800b25e:	f7fe fcc7 	bl	8009bf0 <HAL_GetTick>
 800b262:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b264:	e029      	b.n	800b2ba <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b26a:	f043 0210 	orr.w	r2, r3, #16
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b276:	f043 0201 	orr.w	r2, r3, #1
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800b27e:	2301      	movs	r3, #1
 800b280:	e023      	b.n	800b2ca <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800b282:	f7fe fcb5 	bl	8009bf0 <HAL_GetTick>
 800b286:	4602      	mov	r2, r0
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	1ad3      	subs	r3, r2, r3
 800b28c:	2b02      	cmp	r3, #2
 800b28e:	d914      	bls.n	800b2ba <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	689b      	ldr	r3, [r3, #8]
 800b296:	f003 0301 	and.w	r3, r3, #1
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d00d      	beq.n	800b2ba <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b2a2:	f043 0210 	orr.w	r2, r3, #16
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b2ae:	f043 0201 	orr.w	r2, r3, #1
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800b2b6:	2301      	movs	r3, #1
 800b2b8:	e007      	b.n	800b2ca <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	689b      	ldr	r3, [r3, #8]
 800b2c0:	f003 0301 	and.w	r3, r3, #1
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d1dc      	bne.n	800b282 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800b2c8:	2300      	movs	r3, #0
}
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	3710      	adds	r7, #16
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	bd80      	pop	{r7, pc}

0800b2d2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800b2d2:	b580      	push	{r7, lr}
 800b2d4:	b084      	sub	sp, #16
 800b2d6:	af00      	add	r7, sp, #0
 800b2d8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2de:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b2e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d14b      	bne.n	800b384 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b2f0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	f003 0308 	and.w	r3, r3, #8
 800b302:	2b00      	cmp	r3, #0
 800b304:	d021      	beq.n	800b34a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	4618      	mov	r0, r3
 800b30c:	f7fe fd70 	bl	8009df0 <LL_ADC_REG_IsTriggerSourceSWStart>
 800b310:	4603      	mov	r3, r0
 800b312:	2b00      	cmp	r3, #0
 800b314:	d032      	beq.n	800b37c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	68db      	ldr	r3, [r3, #12]
 800b31c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b320:	2b00      	cmp	r3, #0
 800b322:	d12b      	bne.n	800b37c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b328:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b334:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d11f      	bne.n	800b37c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b340:	f043 0201 	orr.w	r2, r3, #1
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	65da      	str	r2, [r3, #92]	; 0x5c
 800b348:	e018      	b.n	800b37c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	68db      	ldr	r3, [r3, #12]
 800b350:	f003 0302 	and.w	r3, r3, #2
 800b354:	2b00      	cmp	r3, #0
 800b356:	d111      	bne.n	800b37c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b35c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b368:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d105      	bne.n	800b37c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b374:	f043 0201 	orr.w	r2, r3, #1
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800b37c:	68f8      	ldr	r0, [r7, #12]
 800b37e:	f7ff f9cc 	bl	800a71a <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800b382:	e00e      	b.n	800b3a2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b388:	f003 0310 	and.w	r3, r3, #16
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d003      	beq.n	800b398 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800b390:	68f8      	ldr	r0, [r7, #12]
 800b392:	f7ff f9d6 	bl	800a742 <HAL_ADC_ErrorCallback>
}
 800b396:	e004      	b.n	800b3a2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b39c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b39e:	6878      	ldr	r0, [r7, #4]
 800b3a0:	4798      	blx	r3
}
 800b3a2:	bf00      	nop
 800b3a4:	3710      	adds	r7, #16
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bd80      	pop	{r7, pc}

0800b3aa <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800b3aa:	b580      	push	{r7, lr}
 800b3ac:	b084      	sub	sp, #16
 800b3ae:	af00      	add	r7, sp, #0
 800b3b0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3b6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800b3b8:	68f8      	ldr	r0, [r7, #12]
 800b3ba:	f7ff f9b8 	bl	800a72e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800b3be:	bf00      	nop
 800b3c0:	3710      	adds	r7, #16
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	bd80      	pop	{r7, pc}

0800b3c6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800b3c6:	b580      	push	{r7, lr}
 800b3c8:	b084      	sub	sp, #16
 800b3ca:	af00      	add	r7, sp, #0
 800b3cc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3d2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b3d8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b3e4:	f043 0204 	orr.w	r2, r3, #4
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800b3ec:	68f8      	ldr	r0, [r7, #12]
 800b3ee:	f7ff f9a8 	bl	800a742 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800b3f2:	bf00      	nop
 800b3f4:	3710      	adds	r7, #16
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bd80      	pop	{r7, pc}

0800b3fa <LL_ADC_IsEnabled>:
{
 800b3fa:	b480      	push	{r7}
 800b3fc:	b083      	sub	sp, #12
 800b3fe:	af00      	add	r7, sp, #0
 800b400:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	689b      	ldr	r3, [r3, #8]
 800b406:	f003 0301 	and.w	r3, r3, #1
 800b40a:	2b01      	cmp	r3, #1
 800b40c:	d101      	bne.n	800b412 <LL_ADC_IsEnabled+0x18>
 800b40e:	2301      	movs	r3, #1
 800b410:	e000      	b.n	800b414 <LL_ADC_IsEnabled+0x1a>
 800b412:	2300      	movs	r3, #0
}
 800b414:	4618      	mov	r0, r3
 800b416:	370c      	adds	r7, #12
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr

0800b420 <LL_ADC_StartCalibration>:
{
 800b420:	b480      	push	{r7}
 800b422:	b083      	sub	sp, #12
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
 800b428:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	689b      	ldr	r3, [r3, #8]
 800b42e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800b432:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b436:	683a      	ldr	r2, [r7, #0]
 800b438:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800b43c:	4313      	orrs	r3, r2
 800b43e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	609a      	str	r2, [r3, #8]
}
 800b446:	bf00      	nop
 800b448:	370c      	adds	r7, #12
 800b44a:	46bd      	mov	sp, r7
 800b44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b450:	4770      	bx	lr

0800b452 <LL_ADC_IsCalibrationOnGoing>:
{
 800b452:	b480      	push	{r7}
 800b454:	b083      	sub	sp, #12
 800b456:	af00      	add	r7, sp, #0
 800b458:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	689b      	ldr	r3, [r3, #8]
 800b45e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b462:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b466:	d101      	bne.n	800b46c <LL_ADC_IsCalibrationOnGoing+0x1a>
 800b468:	2301      	movs	r3, #1
 800b46a:	e000      	b.n	800b46e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800b46c:	2300      	movs	r3, #0
}
 800b46e:	4618      	mov	r0, r3
 800b470:	370c      	adds	r7, #12
 800b472:	46bd      	mov	sp, r7
 800b474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b478:	4770      	bx	lr

0800b47a <LL_ADC_REG_IsConversionOngoing>:
{
 800b47a:	b480      	push	{r7}
 800b47c:	b083      	sub	sp, #12
 800b47e:	af00      	add	r7, sp, #0
 800b480:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	689b      	ldr	r3, [r3, #8]
 800b486:	f003 0304 	and.w	r3, r3, #4
 800b48a:	2b04      	cmp	r3, #4
 800b48c:	d101      	bne.n	800b492 <LL_ADC_REG_IsConversionOngoing+0x18>
 800b48e:	2301      	movs	r3, #1
 800b490:	e000      	b.n	800b494 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800b492:	2300      	movs	r3, #0
}
 800b494:	4618      	mov	r0, r3
 800b496:	370c      	adds	r7, #12
 800b498:	46bd      	mov	sp, r7
 800b49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49e:	4770      	bx	lr

0800b4a0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b084      	sub	sp, #16
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	6078      	str	r0, [r7, #4]
 800b4a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800b4b4:	2b01      	cmp	r3, #1
 800b4b6:	d101      	bne.n	800b4bc <HAL_ADCEx_Calibration_Start+0x1c>
 800b4b8:	2302      	movs	r3, #2
 800b4ba:	e04d      	b.n	800b558 <HAL_ADCEx_Calibration_Start+0xb8>
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	2201      	movs	r2, #1
 800b4c0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800b4c4:	6878      	ldr	r0, [r7, #4]
 800b4c6:	f7ff fea5 	bl	800b214 <ADC_Disable>
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800b4ce:	7bfb      	ldrb	r3, [r7, #15]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d136      	bne.n	800b542 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b4d8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800b4dc:	f023 0302 	bic.w	r3, r3, #2
 800b4e0:	f043 0202 	orr.w	r2, r3, #2
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	6839      	ldr	r1, [r7, #0]
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	f7ff ff96 	bl	800b420 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800b4f4:	e014      	b.n	800b520 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800b4f6:	68bb      	ldr	r3, [r7, #8]
 800b4f8:	3301      	adds	r3, #1
 800b4fa:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800b4fc:	68bb      	ldr	r3, [r7, #8]
 800b4fe:	4a18      	ldr	r2, [pc, #96]	; (800b560 <HAL_ADCEx_Calibration_Start+0xc0>)
 800b500:	4293      	cmp	r3, r2
 800b502:	d90d      	bls.n	800b520 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b508:	f023 0312 	bic.w	r3, r3, #18
 800b50c:	f043 0210 	orr.w	r2, r3, #16
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	2200      	movs	r2, #0
 800b518:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 800b51c:	2301      	movs	r3, #1
 800b51e:	e01b      	b.n	800b558 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	4618      	mov	r0, r3
 800b526:	f7ff ff94 	bl	800b452 <LL_ADC_IsCalibrationOnGoing>
 800b52a:	4603      	mov	r3, r0
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d1e2      	bne.n	800b4f6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b534:	f023 0303 	bic.w	r3, r3, #3
 800b538:	f043 0201 	orr.w	r2, r3, #1
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	65da      	str	r2, [r3, #92]	; 0x5c
 800b540:	e005      	b.n	800b54e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b546:	f043 0210 	orr.w	r2, r3, #16
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	2200      	movs	r2, #0
 800b552:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800b556:	7bfb      	ldrb	r3, [r7, #15]
}
 800b558:	4618      	mov	r0, r3
 800b55a:	3710      	adds	r7, #16
 800b55c:	46bd      	mov	sp, r7
 800b55e:	bd80      	pop	{r7, pc}
 800b560:	0004de01 	.word	0x0004de01

0800b564 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800b564:	b590      	push	{r4, r7, lr}
 800b566:	b0a1      	sub	sp, #132	; 0x84
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
 800b56c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b56e:	2300      	movs	r3, #0
 800b570:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800b57a:	2b01      	cmp	r3, #1
 800b57c:	d101      	bne.n	800b582 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800b57e:	2302      	movs	r3, #2
 800b580:	e0e7      	b.n	800b752 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	2201      	movs	r2, #1
 800b586:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800b58a:	2300      	movs	r3, #0
 800b58c:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800b58e:	2300      	movs	r3, #0
 800b590:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b59a:	d102      	bne.n	800b5a2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800b59c:	4b6f      	ldr	r3, [pc, #444]	; (800b75c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b59e:	60bb      	str	r3, [r7, #8]
 800b5a0:	e009      	b.n	800b5b6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	4a6e      	ldr	r2, [pc, #440]	; (800b760 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800b5a8:	4293      	cmp	r3, r2
 800b5aa:	d102      	bne.n	800b5b2 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800b5ac:	4b6d      	ldr	r3, [pc, #436]	; (800b764 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800b5ae:	60bb      	str	r3, [r7, #8]
 800b5b0:	e001      	b.n	800b5b6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800b5b6:	68bb      	ldr	r3, [r7, #8]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d10b      	bne.n	800b5d4 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b5c0:	f043 0220 	orr.w	r2, r3, #32
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800b5d0:	2301      	movs	r3, #1
 800b5d2:	e0be      	b.n	800b752 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	f7ff ff4f 	bl	800b47a <LL_ADC_REG_IsConversionOngoing>
 800b5dc:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	4618      	mov	r0, r3
 800b5e4:	f7ff ff49 	bl	800b47a <LL_ADC_REG_IsConversionOngoing>
 800b5e8:	4603      	mov	r3, r0
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	f040 80a0 	bne.w	800b730 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800b5f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	f040 809c 	bne.w	800b730 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b600:	d004      	beq.n	800b60c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	4a55      	ldr	r2, [pc, #340]	; (800b75c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b608:	4293      	cmp	r3, r2
 800b60a:	d101      	bne.n	800b610 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800b60c:	4b56      	ldr	r3, [pc, #344]	; (800b768 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800b60e:	e000      	b.n	800b612 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800b610:	4b56      	ldr	r3, [pc, #344]	; (800b76c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800b612:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800b614:	683b      	ldr	r3, [r7, #0]
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d04b      	beq.n	800b6b4 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800b61c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b61e:	689b      	ldr	r3, [r3, #8]
 800b620:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	6859      	ldr	r1, [r3, #4]
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b62e:	035b      	lsls	r3, r3, #13
 800b630:	430b      	orrs	r3, r1
 800b632:	431a      	orrs	r2, r3
 800b634:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b636:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b640:	d004      	beq.n	800b64c <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	4a45      	ldr	r2, [pc, #276]	; (800b75c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b648:	4293      	cmp	r3, r2
 800b64a:	d10f      	bne.n	800b66c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800b64c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800b650:	f7ff fed3 	bl	800b3fa <LL_ADC_IsEnabled>
 800b654:	4604      	mov	r4, r0
 800b656:	4841      	ldr	r0, [pc, #260]	; (800b75c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b658:	f7ff fecf 	bl	800b3fa <LL_ADC_IsEnabled>
 800b65c:	4603      	mov	r3, r0
 800b65e:	4323      	orrs	r3, r4
 800b660:	2b00      	cmp	r3, #0
 800b662:	bf0c      	ite	eq
 800b664:	2301      	moveq	r3, #1
 800b666:	2300      	movne	r3, #0
 800b668:	b2db      	uxtb	r3, r3
 800b66a:	e012      	b.n	800b692 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800b66c:	483c      	ldr	r0, [pc, #240]	; (800b760 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800b66e:	f7ff fec4 	bl	800b3fa <LL_ADC_IsEnabled>
 800b672:	4604      	mov	r4, r0
 800b674:	483b      	ldr	r0, [pc, #236]	; (800b764 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800b676:	f7ff fec0 	bl	800b3fa <LL_ADC_IsEnabled>
 800b67a:	4603      	mov	r3, r0
 800b67c:	431c      	orrs	r4, r3
 800b67e:	483c      	ldr	r0, [pc, #240]	; (800b770 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800b680:	f7ff febb 	bl	800b3fa <LL_ADC_IsEnabled>
 800b684:	4603      	mov	r3, r0
 800b686:	4323      	orrs	r3, r4
 800b688:	2b00      	cmp	r3, #0
 800b68a:	bf0c      	ite	eq
 800b68c:	2301      	moveq	r3, #1
 800b68e:	2300      	movne	r3, #0
 800b690:	b2db      	uxtb	r3, r3
 800b692:	2b00      	cmp	r3, #0
 800b694:	d056      	beq.n	800b744 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800b696:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b698:	689b      	ldr	r3, [r3, #8]
 800b69a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800b69e:	f023 030f 	bic.w	r3, r3, #15
 800b6a2:	683a      	ldr	r2, [r7, #0]
 800b6a4:	6811      	ldr	r1, [r2, #0]
 800b6a6:	683a      	ldr	r2, [r7, #0]
 800b6a8:	6892      	ldr	r2, [r2, #8]
 800b6aa:	430a      	orrs	r2, r1
 800b6ac:	431a      	orrs	r2, r3
 800b6ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b6b0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800b6b2:	e047      	b.n	800b744 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800b6b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b6b6:	689b      	ldr	r3, [r3, #8]
 800b6b8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b6bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b6be:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b6c8:	d004      	beq.n	800b6d4 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	4a23      	ldr	r2, [pc, #140]	; (800b75c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b6d0:	4293      	cmp	r3, r2
 800b6d2:	d10f      	bne.n	800b6f4 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800b6d4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800b6d8:	f7ff fe8f 	bl	800b3fa <LL_ADC_IsEnabled>
 800b6dc:	4604      	mov	r4, r0
 800b6de:	481f      	ldr	r0, [pc, #124]	; (800b75c <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800b6e0:	f7ff fe8b 	bl	800b3fa <LL_ADC_IsEnabled>
 800b6e4:	4603      	mov	r3, r0
 800b6e6:	4323      	orrs	r3, r4
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	bf0c      	ite	eq
 800b6ec:	2301      	moveq	r3, #1
 800b6ee:	2300      	movne	r3, #0
 800b6f0:	b2db      	uxtb	r3, r3
 800b6f2:	e012      	b.n	800b71a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800b6f4:	481a      	ldr	r0, [pc, #104]	; (800b760 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800b6f6:	f7ff fe80 	bl	800b3fa <LL_ADC_IsEnabled>
 800b6fa:	4604      	mov	r4, r0
 800b6fc:	4819      	ldr	r0, [pc, #100]	; (800b764 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800b6fe:	f7ff fe7c 	bl	800b3fa <LL_ADC_IsEnabled>
 800b702:	4603      	mov	r3, r0
 800b704:	431c      	orrs	r4, r3
 800b706:	481a      	ldr	r0, [pc, #104]	; (800b770 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800b708:	f7ff fe77 	bl	800b3fa <LL_ADC_IsEnabled>
 800b70c:	4603      	mov	r3, r0
 800b70e:	4323      	orrs	r3, r4
 800b710:	2b00      	cmp	r3, #0
 800b712:	bf0c      	ite	eq
 800b714:	2301      	moveq	r3, #1
 800b716:	2300      	movne	r3, #0
 800b718:	b2db      	uxtb	r3, r3
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d012      	beq.n	800b744 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800b71e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b720:	689b      	ldr	r3, [r3, #8]
 800b722:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800b726:	f023 030f 	bic.w	r3, r3, #15
 800b72a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800b72c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800b72e:	e009      	b.n	800b744 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b734:	f043 0220 	orr.w	r2, r3, #32
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800b73c:	2301      	movs	r3, #1
 800b73e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800b742:	e000      	b.n	800b746 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800b744:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	2200      	movs	r2, #0
 800b74a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800b74e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800b752:	4618      	mov	r0, r3
 800b754:	3784      	adds	r7, #132	; 0x84
 800b756:	46bd      	mov	sp, r7
 800b758:	bd90      	pop	{r4, r7, pc}
 800b75a:	bf00      	nop
 800b75c:	50000100 	.word	0x50000100
 800b760:	50000400 	.word	0x50000400
 800b764:	50000500 	.word	0x50000500
 800b768:	50000300 	.word	0x50000300
 800b76c:	50000700 	.word	0x50000700
 800b770:	50000600 	.word	0x50000600

0800b774 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b774:	b480      	push	{r7}
 800b776:	b085      	sub	sp, #20
 800b778:	af00      	add	r7, sp, #0
 800b77a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	f003 0307 	and.w	r3, r3, #7
 800b782:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b784:	4b0c      	ldr	r3, [pc, #48]	; (800b7b8 <__NVIC_SetPriorityGrouping+0x44>)
 800b786:	68db      	ldr	r3, [r3, #12]
 800b788:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b78a:	68ba      	ldr	r2, [r7, #8]
 800b78c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b790:	4013      	ands	r3, r2
 800b792:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b798:	68bb      	ldr	r3, [r7, #8]
 800b79a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b79c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800b7a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b7a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b7a6:	4a04      	ldr	r2, [pc, #16]	; (800b7b8 <__NVIC_SetPriorityGrouping+0x44>)
 800b7a8:	68bb      	ldr	r3, [r7, #8]
 800b7aa:	60d3      	str	r3, [r2, #12]
}
 800b7ac:	bf00      	nop
 800b7ae:	3714      	adds	r7, #20
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b6:	4770      	bx	lr
 800b7b8:	e000ed00 	.word	0xe000ed00

0800b7bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800b7bc:	b480      	push	{r7}
 800b7be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b7c0:	4b04      	ldr	r3, [pc, #16]	; (800b7d4 <__NVIC_GetPriorityGrouping+0x18>)
 800b7c2:	68db      	ldr	r3, [r3, #12]
 800b7c4:	0a1b      	lsrs	r3, r3, #8
 800b7c6:	f003 0307 	and.w	r3, r3, #7
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d2:	4770      	bx	lr
 800b7d4:	e000ed00 	.word	0xe000ed00

0800b7d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b7d8:	b480      	push	{r7}
 800b7da:	b083      	sub	sp, #12
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	4603      	mov	r3, r0
 800b7e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b7e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	db0b      	blt.n	800b802 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b7ea:	79fb      	ldrb	r3, [r7, #7]
 800b7ec:	f003 021f 	and.w	r2, r3, #31
 800b7f0:	4907      	ldr	r1, [pc, #28]	; (800b810 <__NVIC_EnableIRQ+0x38>)
 800b7f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b7f6:	095b      	lsrs	r3, r3, #5
 800b7f8:	2001      	movs	r0, #1
 800b7fa:	fa00 f202 	lsl.w	r2, r0, r2
 800b7fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800b802:	bf00      	nop
 800b804:	370c      	adds	r7, #12
 800b806:	46bd      	mov	sp, r7
 800b808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80c:	4770      	bx	lr
 800b80e:	bf00      	nop
 800b810:	e000e100 	.word	0xe000e100

0800b814 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b814:	b480      	push	{r7}
 800b816:	b083      	sub	sp, #12
 800b818:	af00      	add	r7, sp, #0
 800b81a:	4603      	mov	r3, r0
 800b81c:	6039      	str	r1, [r7, #0]
 800b81e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b824:	2b00      	cmp	r3, #0
 800b826:	db0a      	blt.n	800b83e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	b2da      	uxtb	r2, r3
 800b82c:	490c      	ldr	r1, [pc, #48]	; (800b860 <__NVIC_SetPriority+0x4c>)
 800b82e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b832:	0112      	lsls	r2, r2, #4
 800b834:	b2d2      	uxtb	r2, r2
 800b836:	440b      	add	r3, r1
 800b838:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b83c:	e00a      	b.n	800b854 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b83e:	683b      	ldr	r3, [r7, #0]
 800b840:	b2da      	uxtb	r2, r3
 800b842:	4908      	ldr	r1, [pc, #32]	; (800b864 <__NVIC_SetPriority+0x50>)
 800b844:	79fb      	ldrb	r3, [r7, #7]
 800b846:	f003 030f 	and.w	r3, r3, #15
 800b84a:	3b04      	subs	r3, #4
 800b84c:	0112      	lsls	r2, r2, #4
 800b84e:	b2d2      	uxtb	r2, r2
 800b850:	440b      	add	r3, r1
 800b852:	761a      	strb	r2, [r3, #24]
}
 800b854:	bf00      	nop
 800b856:	370c      	adds	r7, #12
 800b858:	46bd      	mov	sp, r7
 800b85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85e:	4770      	bx	lr
 800b860:	e000e100 	.word	0xe000e100
 800b864:	e000ed00 	.word	0xe000ed00

0800b868 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b868:	b480      	push	{r7}
 800b86a:	b089      	sub	sp, #36	; 0x24
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	60f8      	str	r0, [r7, #12]
 800b870:	60b9      	str	r1, [r7, #8]
 800b872:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	f003 0307 	and.w	r3, r3, #7
 800b87a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b87c:	69fb      	ldr	r3, [r7, #28]
 800b87e:	f1c3 0307 	rsb	r3, r3, #7
 800b882:	2b04      	cmp	r3, #4
 800b884:	bf28      	it	cs
 800b886:	2304      	movcs	r3, #4
 800b888:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b88a:	69fb      	ldr	r3, [r7, #28]
 800b88c:	3304      	adds	r3, #4
 800b88e:	2b06      	cmp	r3, #6
 800b890:	d902      	bls.n	800b898 <NVIC_EncodePriority+0x30>
 800b892:	69fb      	ldr	r3, [r7, #28]
 800b894:	3b03      	subs	r3, #3
 800b896:	e000      	b.n	800b89a <NVIC_EncodePriority+0x32>
 800b898:	2300      	movs	r3, #0
 800b89a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b89c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b8a0:	69bb      	ldr	r3, [r7, #24]
 800b8a2:	fa02 f303 	lsl.w	r3, r2, r3
 800b8a6:	43da      	mvns	r2, r3
 800b8a8:	68bb      	ldr	r3, [r7, #8]
 800b8aa:	401a      	ands	r2, r3
 800b8ac:	697b      	ldr	r3, [r7, #20]
 800b8ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b8b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800b8b4:	697b      	ldr	r3, [r7, #20]
 800b8b6:	fa01 f303 	lsl.w	r3, r1, r3
 800b8ba:	43d9      	mvns	r1, r3
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b8c0:	4313      	orrs	r3, r2
         );
}
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	3724      	adds	r7, #36	; 0x24
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8cc:	4770      	bx	lr
	...

0800b8d0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800b8d4:	f3bf 8f4f 	dsb	sy
}
 800b8d8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800b8da:	4b06      	ldr	r3, [pc, #24]	; (800b8f4 <__NVIC_SystemReset+0x24>)
 800b8dc:	68db      	ldr	r3, [r3, #12]
 800b8de:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800b8e2:	4904      	ldr	r1, [pc, #16]	; (800b8f4 <__NVIC_SystemReset+0x24>)
 800b8e4:	4b04      	ldr	r3, [pc, #16]	; (800b8f8 <__NVIC_SystemReset+0x28>)
 800b8e6:	4313      	orrs	r3, r2
 800b8e8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800b8ea:	f3bf 8f4f 	dsb	sy
}
 800b8ee:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800b8f0:	bf00      	nop
 800b8f2:	e7fd      	b.n	800b8f0 <__NVIC_SystemReset+0x20>
 800b8f4:	e000ed00 	.word	0xe000ed00
 800b8f8:	05fa0004 	.word	0x05fa0004

0800b8fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b082      	sub	sp, #8
 800b900:	af00      	add	r7, sp, #0
 800b902:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	3b01      	subs	r3, #1
 800b908:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b90c:	d301      	bcc.n	800b912 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800b90e:	2301      	movs	r3, #1
 800b910:	e00f      	b.n	800b932 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b912:	4a0a      	ldr	r2, [pc, #40]	; (800b93c <SysTick_Config+0x40>)
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	3b01      	subs	r3, #1
 800b918:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800b91a:	210f      	movs	r1, #15
 800b91c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b920:	f7ff ff78 	bl	800b814 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b924:	4b05      	ldr	r3, [pc, #20]	; (800b93c <SysTick_Config+0x40>)
 800b926:	2200      	movs	r2, #0
 800b928:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b92a:	4b04      	ldr	r3, [pc, #16]	; (800b93c <SysTick_Config+0x40>)
 800b92c:	2207      	movs	r2, #7
 800b92e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800b930:	2300      	movs	r3, #0
}
 800b932:	4618      	mov	r0, r3
 800b934:	3708      	adds	r7, #8
 800b936:	46bd      	mov	sp, r7
 800b938:	bd80      	pop	{r7, pc}
 800b93a:	bf00      	nop
 800b93c:	e000e010 	.word	0xe000e010

0800b940 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b940:	b580      	push	{r7, lr}
 800b942:	b082      	sub	sp, #8
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b948:	6878      	ldr	r0, [r7, #4]
 800b94a:	f7ff ff13 	bl	800b774 <__NVIC_SetPriorityGrouping>
}
 800b94e:	bf00      	nop
 800b950:	3708      	adds	r7, #8
 800b952:	46bd      	mov	sp, r7
 800b954:	bd80      	pop	{r7, pc}

0800b956 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b956:	b580      	push	{r7, lr}
 800b958:	b086      	sub	sp, #24
 800b95a:	af00      	add	r7, sp, #0
 800b95c:	4603      	mov	r3, r0
 800b95e:	60b9      	str	r1, [r7, #8]
 800b960:	607a      	str	r2, [r7, #4]
 800b962:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800b964:	f7ff ff2a 	bl	800b7bc <__NVIC_GetPriorityGrouping>
 800b968:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b96a:	687a      	ldr	r2, [r7, #4]
 800b96c:	68b9      	ldr	r1, [r7, #8]
 800b96e:	6978      	ldr	r0, [r7, #20]
 800b970:	f7ff ff7a 	bl	800b868 <NVIC_EncodePriority>
 800b974:	4602      	mov	r2, r0
 800b976:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b97a:	4611      	mov	r1, r2
 800b97c:	4618      	mov	r0, r3
 800b97e:	f7ff ff49 	bl	800b814 <__NVIC_SetPriority>
}
 800b982:	bf00      	nop
 800b984:	3718      	adds	r7, #24
 800b986:	46bd      	mov	sp, r7
 800b988:	bd80      	pop	{r7, pc}

0800b98a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b98a:	b580      	push	{r7, lr}
 800b98c:	b082      	sub	sp, #8
 800b98e:	af00      	add	r7, sp, #0
 800b990:	4603      	mov	r3, r0
 800b992:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b998:	4618      	mov	r0, r3
 800b99a:	f7ff ff1d 	bl	800b7d8 <__NVIC_EnableIRQ>
}
 800b99e:	bf00      	nop
 800b9a0:	3708      	adds	r7, #8
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	bd80      	pop	{r7, pc}

0800b9a6 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800b9a6:	b580      	push	{r7, lr}
 800b9a8:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 800b9aa:	f7ff ff91 	bl	800b8d0 <__NVIC_SystemReset>

0800b9ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b9ae:	b580      	push	{r7, lr}
 800b9b0:	b082      	sub	sp, #8
 800b9b2:	af00      	add	r7, sp, #0
 800b9b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b9b6:	6878      	ldr	r0, [r7, #4]
 800b9b8:	f7ff ffa0 	bl	800b8fc <SysTick_Config>
 800b9bc:	4603      	mov	r3, r0
}
 800b9be:	4618      	mov	r0, r3
 800b9c0:	3708      	adds	r7, #8
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	bd80      	pop	{r7, pc}
	...

0800b9c8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b084      	sub	sp, #16
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d101      	bne.n	800b9da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800b9d6:	2301      	movs	r3, #1
 800b9d8:	e08d      	b.n	800baf6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	461a      	mov	r2, r3
 800b9e0:	4b47      	ldr	r3, [pc, #284]	; (800bb00 <HAL_DMA_Init+0x138>)
 800b9e2:	429a      	cmp	r2, r3
 800b9e4:	d80f      	bhi.n	800ba06 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	461a      	mov	r2, r3
 800b9ec:	4b45      	ldr	r3, [pc, #276]	; (800bb04 <HAL_DMA_Init+0x13c>)
 800b9ee:	4413      	add	r3, r2
 800b9f0:	4a45      	ldr	r2, [pc, #276]	; (800bb08 <HAL_DMA_Init+0x140>)
 800b9f2:	fba2 2303 	umull	r2, r3, r2, r3
 800b9f6:	091b      	lsrs	r3, r3, #4
 800b9f8:	009a      	lsls	r2, r3, #2
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	4a42      	ldr	r2, [pc, #264]	; (800bb0c <HAL_DMA_Init+0x144>)
 800ba02:	641a      	str	r2, [r3, #64]	; 0x40
 800ba04:	e00e      	b.n	800ba24 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	461a      	mov	r2, r3
 800ba0c:	4b40      	ldr	r3, [pc, #256]	; (800bb10 <HAL_DMA_Init+0x148>)
 800ba0e:	4413      	add	r3, r2
 800ba10:	4a3d      	ldr	r2, [pc, #244]	; (800bb08 <HAL_DMA_Init+0x140>)
 800ba12:	fba2 2303 	umull	r2, r3, r2, r3
 800ba16:	091b      	lsrs	r3, r3, #4
 800ba18:	009a      	lsls	r2, r3, #2
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	4a3c      	ldr	r2, [pc, #240]	; (800bb14 <HAL_DMA_Init+0x14c>)
 800ba22:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	2202      	movs	r2, #2
 800ba28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800ba3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ba3e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800ba48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	691b      	ldr	r3, [r3, #16]
 800ba4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800ba54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	699b      	ldr	r3, [r3, #24]
 800ba5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800ba60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	6a1b      	ldr	r3, [r3, #32]
 800ba66:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800ba68:	68fa      	ldr	r2, [r7, #12]
 800ba6a:	4313      	orrs	r3, r2
 800ba6c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	68fa      	ldr	r2, [r7, #12]
 800ba74:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800ba76:	6878      	ldr	r0, [r7, #4]
 800ba78:	f000 fa10 	bl	800be9c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	689b      	ldr	r3, [r3, #8]
 800ba80:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ba84:	d102      	bne.n	800ba8c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	2200      	movs	r2, #0
 800ba8a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	685a      	ldr	r2, [r3, #4]
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba94:	b2d2      	uxtb	r2, r2
 800ba96:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba9c:	687a      	ldr	r2, [r7, #4]
 800ba9e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800baa0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	685b      	ldr	r3, [r3, #4]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d010      	beq.n	800bacc <HAL_DMA_Init+0x104>
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	685b      	ldr	r3, [r3, #4]
 800baae:	2b04      	cmp	r3, #4
 800bab0:	d80c      	bhi.n	800bacc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800bab2:	6878      	ldr	r0, [r7, #4]
 800bab4:	f000 fa30 	bl	800bf18 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800babc:	2200      	movs	r2, #0
 800babe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bac4:	687a      	ldr	r2, [r7, #4]
 800bac6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800bac8:	605a      	str	r2, [r3, #4]
 800baca:	e008      	b.n	800bade <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	2200      	movs	r2, #0
 800bad0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	2200      	movs	r2, #0
 800bad6:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	2200      	movs	r2, #0
 800badc:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	2200      	movs	r2, #0
 800bae2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	2201      	movs	r2, #1
 800bae8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	2200      	movs	r2, #0
 800baf0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800baf4:	2300      	movs	r3, #0
}
 800baf6:	4618      	mov	r0, r3
 800baf8:	3710      	adds	r7, #16
 800bafa:	46bd      	mov	sp, r7
 800bafc:	bd80      	pop	{r7, pc}
 800bafe:	bf00      	nop
 800bb00:	40020407 	.word	0x40020407
 800bb04:	bffdfff8 	.word	0xbffdfff8
 800bb08:	cccccccd 	.word	0xcccccccd
 800bb0c:	40020000 	.word	0x40020000
 800bb10:	bffdfbf8 	.word	0xbffdfbf8
 800bb14:	40020400 	.word	0x40020400

0800bb18 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800bb18:	b580      	push	{r7, lr}
 800bb1a:	b086      	sub	sp, #24
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	60f8      	str	r0, [r7, #12]
 800bb20:	60b9      	str	r1, [r7, #8]
 800bb22:	607a      	str	r2, [r7, #4]
 800bb24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bb26:	2300      	movs	r3, #0
 800bb28:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800bb30:	2b01      	cmp	r3, #1
 800bb32:	d101      	bne.n	800bb38 <HAL_DMA_Start_IT+0x20>
 800bb34:	2302      	movs	r3, #2
 800bb36:	e066      	b.n	800bc06 <HAL_DMA_Start_IT+0xee>
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	2201      	movs	r2, #1
 800bb3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800bb46:	b2db      	uxtb	r3, r3
 800bb48:	2b01      	cmp	r3, #1
 800bb4a:	d155      	bne.n	800bbf8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	2202      	movs	r2, #2
 800bb50:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	2200      	movs	r2, #0
 800bb58:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	681a      	ldr	r2, [r3, #0]
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	f022 0201 	bic.w	r2, r2, #1
 800bb68:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800bb6a:	683b      	ldr	r3, [r7, #0]
 800bb6c:	687a      	ldr	r2, [r7, #4]
 800bb6e:	68b9      	ldr	r1, [r7, #8]
 800bb70:	68f8      	ldr	r0, [r7, #12]
 800bb72:	f000 f954 	bl	800be1e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d008      	beq.n	800bb90 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	681a      	ldr	r2, [r3, #0]
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	f042 020e 	orr.w	r2, r2, #14
 800bb8c:	601a      	str	r2, [r3, #0]
 800bb8e:	e00f      	b.n	800bbb0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	681a      	ldr	r2, [r3, #0]
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	f022 0204 	bic.w	r2, r2, #4
 800bb9e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	681a      	ldr	r2, [r3, #0]
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	f042 020a 	orr.w	r2, r2, #10
 800bbae:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d007      	beq.n	800bbce <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bbc2:	681a      	ldr	r2, [r3, #0]
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bbc8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bbcc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	d007      	beq.n	800bbe6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbda:	681a      	ldr	r2, [r3, #0]
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbe0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bbe4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	681a      	ldr	r2, [r3, #0]
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	f042 0201 	orr.w	r2, r2, #1
 800bbf4:	601a      	str	r2, [r3, #0]
 800bbf6:	e005      	b.n	800bc04 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800bc00:	2302      	movs	r3, #2
 800bc02:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800bc04:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc06:	4618      	mov	r0, r3
 800bc08:	3718      	adds	r7, #24
 800bc0a:	46bd      	mov	sp, r7
 800bc0c:	bd80      	pop	{r7, pc}

0800bc0e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800bc0e:	b480      	push	{r7}
 800bc10:	b085      	sub	sp, #20
 800bc12:	af00      	add	r7, sp, #0
 800bc14:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bc16:	2300      	movs	r3, #0
 800bc18:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800bc20:	b2db      	uxtb	r3, r3
 800bc22:	2b02      	cmp	r3, #2
 800bc24:	d005      	beq.n	800bc32 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	2204      	movs	r2, #4
 800bc2a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800bc2c:	2301      	movs	r3, #1
 800bc2e:	73fb      	strb	r3, [r7, #15]
 800bc30:	e037      	b.n	800bca2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	681a      	ldr	r2, [r3, #0]
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	f022 020e 	bic.w	r2, r2, #14
 800bc40:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc46:	681a      	ldr	r2, [r3, #0]
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bc4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bc50:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	681a      	ldr	r2, [r3, #0]
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	f022 0201 	bic.w	r2, r2, #1
 800bc60:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc66:	f003 021f 	and.w	r2, r3, #31
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc6e:	2101      	movs	r1, #1
 800bc70:	fa01 f202 	lsl.w	r2, r1, r2
 800bc74:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc7a:	687a      	ldr	r2, [r7, #4]
 800bc7c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800bc7e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d00c      	beq.n	800bca2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc8c:	681a      	ldr	r2, [r3, #0]
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc92:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bc96:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc9c:	687a      	ldr	r2, [r7, #4]
 800bc9e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800bca0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	2201      	movs	r2, #1
 800bca6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	2200      	movs	r2, #0
 800bcae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800bcb2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	3714      	adds	r7, #20
 800bcb8:	46bd      	mov	sp, r7
 800bcba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcbe:	4770      	bx	lr

0800bcc0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b084      	sub	sp, #16
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bcdc:	f003 031f 	and.w	r3, r3, #31
 800bce0:	2204      	movs	r2, #4
 800bce2:	409a      	lsls	r2, r3
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	4013      	ands	r3, r2
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d026      	beq.n	800bd3a <HAL_DMA_IRQHandler+0x7a>
 800bcec:	68bb      	ldr	r3, [r7, #8]
 800bcee:	f003 0304 	and.w	r3, r3, #4
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d021      	beq.n	800bd3a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	f003 0320 	and.w	r3, r3, #32
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d107      	bne.n	800bd14 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	681a      	ldr	r2, [r3, #0]
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	f022 0204 	bic.w	r2, r2, #4
 800bd12:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd18:	f003 021f 	and.w	r2, r3, #31
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd20:	2104      	movs	r1, #4
 800bd22:	fa01 f202 	lsl.w	r2, r1, r2
 800bd26:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d071      	beq.n	800be14 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd34:	6878      	ldr	r0, [r7, #4]
 800bd36:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800bd38:	e06c      	b.n	800be14 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd3e:	f003 031f 	and.w	r3, r3, #31
 800bd42:	2202      	movs	r2, #2
 800bd44:	409a      	lsls	r2, r3
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	4013      	ands	r3, r2
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d02e      	beq.n	800bdac <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800bd4e:	68bb      	ldr	r3, [r7, #8]
 800bd50:	f003 0302 	and.w	r3, r3, #2
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d029      	beq.n	800bdac <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	f003 0320 	and.w	r3, r3, #32
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d10b      	bne.n	800bd7e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	681a      	ldr	r2, [r3, #0]
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	f022 020a 	bic.w	r2, r2, #10
 800bd74:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	2201      	movs	r2, #1
 800bd7a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd82:	f003 021f 	and.w	r2, r3, #31
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd8a:	2102      	movs	r1, #2
 800bd8c:	fa01 f202 	lsl.w	r2, r1, r2
 800bd90:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	2200      	movs	r2, #0
 800bd96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d038      	beq.n	800be14 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bda6:	6878      	ldr	r0, [r7, #4]
 800bda8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800bdaa:	e033      	b.n	800be14 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bdb0:	f003 031f 	and.w	r3, r3, #31
 800bdb4:	2208      	movs	r2, #8
 800bdb6:	409a      	lsls	r2, r3
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	4013      	ands	r3, r2
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d02a      	beq.n	800be16 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800bdc0:	68bb      	ldr	r3, [r7, #8]
 800bdc2:	f003 0308 	and.w	r3, r3, #8
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d025      	beq.n	800be16 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	681a      	ldr	r2, [r3, #0]
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	f022 020e 	bic.w	r2, r2, #14
 800bdd8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bdde:	f003 021f 	and.w	r2, r3, #31
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bde6:	2101      	movs	r1, #1
 800bde8:	fa01 f202 	lsl.w	r2, r1, r2
 800bdec:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	2201      	movs	r2, #1
 800bdf2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2201      	movs	r2, #1
 800bdf8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2200      	movs	r2, #0
 800be00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d004      	beq.n	800be16 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be10:	6878      	ldr	r0, [r7, #4]
 800be12:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800be14:	bf00      	nop
 800be16:	bf00      	nop
}
 800be18:	3710      	adds	r7, #16
 800be1a:	46bd      	mov	sp, r7
 800be1c:	bd80      	pop	{r7, pc}

0800be1e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800be1e:	b480      	push	{r7}
 800be20:	b085      	sub	sp, #20
 800be22:	af00      	add	r7, sp, #0
 800be24:	60f8      	str	r0, [r7, #12]
 800be26:	60b9      	str	r1, [r7, #8]
 800be28:	607a      	str	r2, [r7, #4]
 800be2a:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be30:	68fa      	ldr	r2, [r7, #12]
 800be32:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800be34:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d004      	beq.n	800be48 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be42:	68fa      	ldr	r2, [r7, #12]
 800be44:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800be46:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be4c:	f003 021f 	and.w	r2, r3, #31
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be54:	2101      	movs	r1, #1
 800be56:	fa01 f202 	lsl.w	r2, r1, r2
 800be5a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	683a      	ldr	r2, [r7, #0]
 800be62:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	689b      	ldr	r3, [r3, #8]
 800be68:	2b10      	cmp	r3, #16
 800be6a:	d108      	bne.n	800be7e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	687a      	ldr	r2, [r7, #4]
 800be72:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	68ba      	ldr	r2, [r7, #8]
 800be7a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800be7c:	e007      	b.n	800be8e <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	68ba      	ldr	r2, [r7, #8]
 800be84:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	687a      	ldr	r2, [r7, #4]
 800be8c:	60da      	str	r2, [r3, #12]
}
 800be8e:	bf00      	nop
 800be90:	3714      	adds	r7, #20
 800be92:	46bd      	mov	sp, r7
 800be94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be98:	4770      	bx	lr
	...

0800be9c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800be9c:	b480      	push	{r7}
 800be9e:	b087      	sub	sp, #28
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	461a      	mov	r2, r3
 800beaa:	4b16      	ldr	r3, [pc, #88]	; (800bf04 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800beac:	429a      	cmp	r2, r3
 800beae:	d802      	bhi.n	800beb6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800beb0:	4b15      	ldr	r3, [pc, #84]	; (800bf08 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800beb2:	617b      	str	r3, [r7, #20]
 800beb4:	e001      	b.n	800beba <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800beb6:	4b15      	ldr	r3, [pc, #84]	; (800bf0c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800beb8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800beba:	697b      	ldr	r3, [r7, #20]
 800bebc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	b2db      	uxtb	r3, r3
 800bec4:	3b08      	subs	r3, #8
 800bec6:	4a12      	ldr	r2, [pc, #72]	; (800bf10 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800bec8:	fba2 2303 	umull	r2, r3, r2, r3
 800becc:	091b      	lsrs	r3, r3, #4
 800bece:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bed4:	089b      	lsrs	r3, r3, #2
 800bed6:	009a      	lsls	r2, r3, #2
 800bed8:	693b      	ldr	r3, [r7, #16]
 800beda:	4413      	add	r3, r2
 800bedc:	461a      	mov	r2, r3
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	4a0b      	ldr	r2, [pc, #44]	; (800bf14 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800bee6:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800bee8:	68fb      	ldr	r3, [r7, #12]
 800beea:	f003 031f 	and.w	r3, r3, #31
 800beee:	2201      	movs	r2, #1
 800bef0:	409a      	lsls	r2, r3
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	651a      	str	r2, [r3, #80]	; 0x50
}
 800bef6:	bf00      	nop
 800bef8:	371c      	adds	r7, #28
 800befa:	46bd      	mov	sp, r7
 800befc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf00:	4770      	bx	lr
 800bf02:	bf00      	nop
 800bf04:	40020407 	.word	0x40020407
 800bf08:	40020800 	.word	0x40020800
 800bf0c:	40020820 	.word	0x40020820
 800bf10:	cccccccd 	.word	0xcccccccd
 800bf14:	40020880 	.word	0x40020880

0800bf18 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800bf18:	b480      	push	{r7}
 800bf1a:	b085      	sub	sp, #20
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	685b      	ldr	r3, [r3, #4]
 800bf24:	b2db      	uxtb	r3, r3
 800bf26:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800bf28:	68fa      	ldr	r2, [r7, #12]
 800bf2a:	4b0b      	ldr	r3, [pc, #44]	; (800bf58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800bf2c:	4413      	add	r3, r2
 800bf2e:	009b      	lsls	r3, r3, #2
 800bf30:	461a      	mov	r2, r3
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	4a08      	ldr	r2, [pc, #32]	; (800bf5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800bf3a:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	3b01      	subs	r3, #1
 800bf40:	f003 031f 	and.w	r3, r3, #31
 800bf44:	2201      	movs	r2, #1
 800bf46:	409a      	lsls	r2, r3
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800bf4c:	bf00      	nop
 800bf4e:	3714      	adds	r7, #20
 800bf50:	46bd      	mov	sp, r7
 800bf52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf56:	4770      	bx	lr
 800bf58:	1000823f 	.word	0x1000823f
 800bf5c:	40020940 	.word	0x40020940

0800bf60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800bf60:	b480      	push	{r7}
 800bf62:	b087      	sub	sp, #28
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	6078      	str	r0, [r7, #4]
 800bf68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800bf6e:	e15a      	b.n	800c226 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800bf70:	683b      	ldr	r3, [r7, #0]
 800bf72:	681a      	ldr	r2, [r3, #0]
 800bf74:	2101      	movs	r1, #1
 800bf76:	697b      	ldr	r3, [r7, #20]
 800bf78:	fa01 f303 	lsl.w	r3, r1, r3
 800bf7c:	4013      	ands	r3, r2
 800bf7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	f000 814c 	beq.w	800c220 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800bf88:	683b      	ldr	r3, [r7, #0]
 800bf8a:	685b      	ldr	r3, [r3, #4]
 800bf8c:	f003 0303 	and.w	r3, r3, #3
 800bf90:	2b01      	cmp	r3, #1
 800bf92:	d005      	beq.n	800bfa0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800bf94:	683b      	ldr	r3, [r7, #0]
 800bf96:	685b      	ldr	r3, [r3, #4]
 800bf98:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800bf9c:	2b02      	cmp	r3, #2
 800bf9e:	d130      	bne.n	800c002 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	689b      	ldr	r3, [r3, #8]
 800bfa4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800bfa6:	697b      	ldr	r3, [r7, #20]
 800bfa8:	005b      	lsls	r3, r3, #1
 800bfaa:	2203      	movs	r2, #3
 800bfac:	fa02 f303 	lsl.w	r3, r2, r3
 800bfb0:	43db      	mvns	r3, r3
 800bfb2:	693a      	ldr	r2, [r7, #16]
 800bfb4:	4013      	ands	r3, r2
 800bfb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800bfb8:	683b      	ldr	r3, [r7, #0]
 800bfba:	68da      	ldr	r2, [r3, #12]
 800bfbc:	697b      	ldr	r3, [r7, #20]
 800bfbe:	005b      	lsls	r3, r3, #1
 800bfc0:	fa02 f303 	lsl.w	r3, r2, r3
 800bfc4:	693a      	ldr	r2, [r7, #16]
 800bfc6:	4313      	orrs	r3, r2
 800bfc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	693a      	ldr	r2, [r7, #16]
 800bfce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	685b      	ldr	r3, [r3, #4]
 800bfd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800bfd6:	2201      	movs	r2, #1
 800bfd8:	697b      	ldr	r3, [r7, #20]
 800bfda:	fa02 f303 	lsl.w	r3, r2, r3
 800bfde:	43db      	mvns	r3, r3
 800bfe0:	693a      	ldr	r2, [r7, #16]
 800bfe2:	4013      	ands	r3, r2
 800bfe4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800bfe6:	683b      	ldr	r3, [r7, #0]
 800bfe8:	685b      	ldr	r3, [r3, #4]
 800bfea:	091b      	lsrs	r3, r3, #4
 800bfec:	f003 0201 	and.w	r2, r3, #1
 800bff0:	697b      	ldr	r3, [r7, #20]
 800bff2:	fa02 f303 	lsl.w	r3, r2, r3
 800bff6:	693a      	ldr	r2, [r7, #16]
 800bff8:	4313      	orrs	r3, r2
 800bffa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	693a      	ldr	r2, [r7, #16]
 800c000:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800c002:	683b      	ldr	r3, [r7, #0]
 800c004:	685b      	ldr	r3, [r3, #4]
 800c006:	f003 0303 	and.w	r3, r3, #3
 800c00a:	2b03      	cmp	r3, #3
 800c00c:	d017      	beq.n	800c03e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	68db      	ldr	r3, [r3, #12]
 800c012:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800c014:	697b      	ldr	r3, [r7, #20]
 800c016:	005b      	lsls	r3, r3, #1
 800c018:	2203      	movs	r2, #3
 800c01a:	fa02 f303 	lsl.w	r3, r2, r3
 800c01e:	43db      	mvns	r3, r3
 800c020:	693a      	ldr	r2, [r7, #16]
 800c022:	4013      	ands	r3, r2
 800c024:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	689a      	ldr	r2, [r3, #8]
 800c02a:	697b      	ldr	r3, [r7, #20]
 800c02c:	005b      	lsls	r3, r3, #1
 800c02e:	fa02 f303 	lsl.w	r3, r2, r3
 800c032:	693a      	ldr	r2, [r7, #16]
 800c034:	4313      	orrs	r3, r2
 800c036:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	693a      	ldr	r2, [r7, #16]
 800c03c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c03e:	683b      	ldr	r3, [r7, #0]
 800c040:	685b      	ldr	r3, [r3, #4]
 800c042:	f003 0303 	and.w	r3, r3, #3
 800c046:	2b02      	cmp	r3, #2
 800c048:	d123      	bne.n	800c092 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800c04a:	697b      	ldr	r3, [r7, #20]
 800c04c:	08da      	lsrs	r2, r3, #3
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	3208      	adds	r2, #8
 800c052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c056:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800c058:	697b      	ldr	r3, [r7, #20]
 800c05a:	f003 0307 	and.w	r3, r3, #7
 800c05e:	009b      	lsls	r3, r3, #2
 800c060:	220f      	movs	r2, #15
 800c062:	fa02 f303 	lsl.w	r3, r2, r3
 800c066:	43db      	mvns	r3, r3
 800c068:	693a      	ldr	r2, [r7, #16]
 800c06a:	4013      	ands	r3, r2
 800c06c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	691a      	ldr	r2, [r3, #16]
 800c072:	697b      	ldr	r3, [r7, #20]
 800c074:	f003 0307 	and.w	r3, r3, #7
 800c078:	009b      	lsls	r3, r3, #2
 800c07a:	fa02 f303 	lsl.w	r3, r2, r3
 800c07e:	693a      	ldr	r2, [r7, #16]
 800c080:	4313      	orrs	r3, r2
 800c082:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800c084:	697b      	ldr	r3, [r7, #20]
 800c086:	08da      	lsrs	r2, r3, #3
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	3208      	adds	r2, #8
 800c08c:	6939      	ldr	r1, [r7, #16]
 800c08e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800c098:	697b      	ldr	r3, [r7, #20]
 800c09a:	005b      	lsls	r3, r3, #1
 800c09c:	2203      	movs	r2, #3
 800c09e:	fa02 f303 	lsl.w	r3, r2, r3
 800c0a2:	43db      	mvns	r3, r3
 800c0a4:	693a      	ldr	r2, [r7, #16]
 800c0a6:	4013      	ands	r3, r2
 800c0a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c0aa:	683b      	ldr	r3, [r7, #0]
 800c0ac:	685b      	ldr	r3, [r3, #4]
 800c0ae:	f003 0203 	and.w	r2, r3, #3
 800c0b2:	697b      	ldr	r3, [r7, #20]
 800c0b4:	005b      	lsls	r3, r3, #1
 800c0b6:	fa02 f303 	lsl.w	r3, r2, r3
 800c0ba:	693a      	ldr	r2, [r7, #16]
 800c0bc:	4313      	orrs	r3, r2
 800c0be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	693a      	ldr	r2, [r7, #16]
 800c0c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800c0c6:	683b      	ldr	r3, [r7, #0]
 800c0c8:	685b      	ldr	r3, [r3, #4]
 800c0ca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	f000 80a6 	beq.w	800c220 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c0d4:	4b5b      	ldr	r3, [pc, #364]	; (800c244 <HAL_GPIO_Init+0x2e4>)
 800c0d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c0d8:	4a5a      	ldr	r2, [pc, #360]	; (800c244 <HAL_GPIO_Init+0x2e4>)
 800c0da:	f043 0301 	orr.w	r3, r3, #1
 800c0de:	6613      	str	r3, [r2, #96]	; 0x60
 800c0e0:	4b58      	ldr	r3, [pc, #352]	; (800c244 <HAL_GPIO_Init+0x2e4>)
 800c0e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c0e4:	f003 0301 	and.w	r3, r3, #1
 800c0e8:	60bb      	str	r3, [r7, #8]
 800c0ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800c0ec:	4a56      	ldr	r2, [pc, #344]	; (800c248 <HAL_GPIO_Init+0x2e8>)
 800c0ee:	697b      	ldr	r3, [r7, #20]
 800c0f0:	089b      	lsrs	r3, r3, #2
 800c0f2:	3302      	adds	r3, #2
 800c0f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c0f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800c0fa:	697b      	ldr	r3, [r7, #20]
 800c0fc:	f003 0303 	and.w	r3, r3, #3
 800c100:	009b      	lsls	r3, r3, #2
 800c102:	220f      	movs	r2, #15
 800c104:	fa02 f303 	lsl.w	r3, r2, r3
 800c108:	43db      	mvns	r3, r3
 800c10a:	693a      	ldr	r2, [r7, #16]
 800c10c:	4013      	ands	r3, r2
 800c10e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800c116:	d01f      	beq.n	800c158 <HAL_GPIO_Init+0x1f8>
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	4a4c      	ldr	r2, [pc, #304]	; (800c24c <HAL_GPIO_Init+0x2ec>)
 800c11c:	4293      	cmp	r3, r2
 800c11e:	d019      	beq.n	800c154 <HAL_GPIO_Init+0x1f4>
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	4a4b      	ldr	r2, [pc, #300]	; (800c250 <HAL_GPIO_Init+0x2f0>)
 800c124:	4293      	cmp	r3, r2
 800c126:	d013      	beq.n	800c150 <HAL_GPIO_Init+0x1f0>
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	4a4a      	ldr	r2, [pc, #296]	; (800c254 <HAL_GPIO_Init+0x2f4>)
 800c12c:	4293      	cmp	r3, r2
 800c12e:	d00d      	beq.n	800c14c <HAL_GPIO_Init+0x1ec>
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	4a49      	ldr	r2, [pc, #292]	; (800c258 <HAL_GPIO_Init+0x2f8>)
 800c134:	4293      	cmp	r3, r2
 800c136:	d007      	beq.n	800c148 <HAL_GPIO_Init+0x1e8>
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	4a48      	ldr	r2, [pc, #288]	; (800c25c <HAL_GPIO_Init+0x2fc>)
 800c13c:	4293      	cmp	r3, r2
 800c13e:	d101      	bne.n	800c144 <HAL_GPIO_Init+0x1e4>
 800c140:	2305      	movs	r3, #5
 800c142:	e00a      	b.n	800c15a <HAL_GPIO_Init+0x1fa>
 800c144:	2306      	movs	r3, #6
 800c146:	e008      	b.n	800c15a <HAL_GPIO_Init+0x1fa>
 800c148:	2304      	movs	r3, #4
 800c14a:	e006      	b.n	800c15a <HAL_GPIO_Init+0x1fa>
 800c14c:	2303      	movs	r3, #3
 800c14e:	e004      	b.n	800c15a <HAL_GPIO_Init+0x1fa>
 800c150:	2302      	movs	r3, #2
 800c152:	e002      	b.n	800c15a <HAL_GPIO_Init+0x1fa>
 800c154:	2301      	movs	r3, #1
 800c156:	e000      	b.n	800c15a <HAL_GPIO_Init+0x1fa>
 800c158:	2300      	movs	r3, #0
 800c15a:	697a      	ldr	r2, [r7, #20]
 800c15c:	f002 0203 	and.w	r2, r2, #3
 800c160:	0092      	lsls	r2, r2, #2
 800c162:	4093      	lsls	r3, r2
 800c164:	693a      	ldr	r2, [r7, #16]
 800c166:	4313      	orrs	r3, r2
 800c168:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c16a:	4937      	ldr	r1, [pc, #220]	; (800c248 <HAL_GPIO_Init+0x2e8>)
 800c16c:	697b      	ldr	r3, [r7, #20]
 800c16e:	089b      	lsrs	r3, r3, #2
 800c170:	3302      	adds	r3, #2
 800c172:	693a      	ldr	r2, [r7, #16]
 800c174:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800c178:	4b39      	ldr	r3, [pc, #228]	; (800c260 <HAL_GPIO_Init+0x300>)
 800c17a:	689b      	ldr	r3, [r3, #8]
 800c17c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	43db      	mvns	r3, r3
 800c182:	693a      	ldr	r2, [r7, #16]
 800c184:	4013      	ands	r3, r2
 800c186:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800c188:	683b      	ldr	r3, [r7, #0]
 800c18a:	685b      	ldr	r3, [r3, #4]
 800c18c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c190:	2b00      	cmp	r3, #0
 800c192:	d003      	beq.n	800c19c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800c194:	693a      	ldr	r2, [r7, #16]
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	4313      	orrs	r3, r2
 800c19a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800c19c:	4a30      	ldr	r2, [pc, #192]	; (800c260 <HAL_GPIO_Init+0x300>)
 800c19e:	693b      	ldr	r3, [r7, #16]
 800c1a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800c1a2:	4b2f      	ldr	r3, [pc, #188]	; (800c260 <HAL_GPIO_Init+0x300>)
 800c1a4:	68db      	ldr	r3, [r3, #12]
 800c1a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	43db      	mvns	r3, r3
 800c1ac:	693a      	ldr	r2, [r7, #16]
 800c1ae:	4013      	ands	r3, r2
 800c1b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800c1b2:	683b      	ldr	r3, [r7, #0]
 800c1b4:	685b      	ldr	r3, [r3, #4]
 800c1b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d003      	beq.n	800c1c6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800c1be:	693a      	ldr	r2, [r7, #16]
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	4313      	orrs	r3, r2
 800c1c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800c1c6:	4a26      	ldr	r2, [pc, #152]	; (800c260 <HAL_GPIO_Init+0x300>)
 800c1c8:	693b      	ldr	r3, [r7, #16]
 800c1ca:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800c1cc:	4b24      	ldr	r3, [pc, #144]	; (800c260 <HAL_GPIO_Init+0x300>)
 800c1ce:	685b      	ldr	r3, [r3, #4]
 800c1d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	43db      	mvns	r3, r3
 800c1d6:	693a      	ldr	r2, [r7, #16]
 800c1d8:	4013      	ands	r3, r2
 800c1da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800c1dc:	683b      	ldr	r3, [r7, #0]
 800c1de:	685b      	ldr	r3, [r3, #4]
 800c1e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d003      	beq.n	800c1f0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800c1e8:	693a      	ldr	r2, [r7, #16]
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	4313      	orrs	r3, r2
 800c1ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800c1f0:	4a1b      	ldr	r2, [pc, #108]	; (800c260 <HAL_GPIO_Init+0x300>)
 800c1f2:	693b      	ldr	r3, [r7, #16]
 800c1f4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800c1f6:	4b1a      	ldr	r3, [pc, #104]	; (800c260 <HAL_GPIO_Init+0x300>)
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	43db      	mvns	r3, r3
 800c200:	693a      	ldr	r2, [r7, #16]
 800c202:	4013      	ands	r3, r2
 800c204:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	685b      	ldr	r3, [r3, #4]
 800c20a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d003      	beq.n	800c21a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800c212:	693a      	ldr	r2, [r7, #16]
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	4313      	orrs	r3, r2
 800c218:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800c21a:	4a11      	ldr	r2, [pc, #68]	; (800c260 <HAL_GPIO_Init+0x300>)
 800c21c:	693b      	ldr	r3, [r7, #16]
 800c21e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800c220:	697b      	ldr	r3, [r7, #20]
 800c222:	3301      	adds	r3, #1
 800c224:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800c226:	683b      	ldr	r3, [r7, #0]
 800c228:	681a      	ldr	r2, [r3, #0]
 800c22a:	697b      	ldr	r3, [r7, #20]
 800c22c:	fa22 f303 	lsr.w	r3, r2, r3
 800c230:	2b00      	cmp	r3, #0
 800c232:	f47f ae9d 	bne.w	800bf70 <HAL_GPIO_Init+0x10>
  }
}
 800c236:	bf00      	nop
 800c238:	bf00      	nop
 800c23a:	371c      	adds	r7, #28
 800c23c:	46bd      	mov	sp, r7
 800c23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c242:	4770      	bx	lr
 800c244:	40021000 	.word	0x40021000
 800c248:	40010000 	.word	0x40010000
 800c24c:	48000400 	.word	0x48000400
 800c250:	48000800 	.word	0x48000800
 800c254:	48000c00 	.word	0x48000c00
 800c258:	48001000 	.word	0x48001000
 800c25c:	48001400 	.word	0x48001400
 800c260:	40010400 	.word	0x40010400

0800c264 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c264:	b480      	push	{r7}
 800c266:	b083      	sub	sp, #12
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
 800c26c:	460b      	mov	r3, r1
 800c26e:	807b      	strh	r3, [r7, #2]
 800c270:	4613      	mov	r3, r2
 800c272:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800c274:	787b      	ldrb	r3, [r7, #1]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d003      	beq.n	800c282 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800c27a:	887a      	ldrh	r2, [r7, #2]
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800c280:	e002      	b.n	800c288 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800c282:	887a      	ldrh	r2, [r7, #2]
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	629a      	str	r2, [r3, #40]	; 0x28
}
 800c288:	bf00      	nop
 800c28a:	370c      	adds	r7, #12
 800c28c:	46bd      	mov	sp, r7
 800c28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c292:	4770      	bx	lr

0800c294 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800c294:	b580      	push	{r7, lr}
 800c296:	b082      	sub	sp, #8
 800c298:	af00      	add	r7, sp, #0
 800c29a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d101      	bne.n	800c2a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800c2a2:	2301      	movs	r3, #1
 800c2a4:	e081      	b.n	800c3aa <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c2ac:	b2db      	uxtb	r3, r3
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d106      	bne.n	800c2c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	2200      	movs	r2, #0
 800c2b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800c2ba:	6878      	ldr	r0, [r7, #4]
 800c2bc:	f7fc faac 	bl	8008818 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	2224      	movs	r2, #36	; 0x24
 800c2c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	681a      	ldr	r2, [r3, #0]
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	f022 0201 	bic.w	r2, r2, #1
 800c2d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	685a      	ldr	r2, [r3, #4]
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800c2e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	689a      	ldr	r2, [r3, #8]
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c2f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	68db      	ldr	r3, [r3, #12]
 800c2fa:	2b01      	cmp	r3, #1
 800c2fc:	d107      	bne.n	800c30e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	689a      	ldr	r2, [r3, #8]
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c30a:	609a      	str	r2, [r3, #8]
 800c30c:	e006      	b.n	800c31c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	689a      	ldr	r2, [r3, #8]
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800c31a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	68db      	ldr	r3, [r3, #12]
 800c320:	2b02      	cmp	r3, #2
 800c322:	d104      	bne.n	800c32e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c32c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	685b      	ldr	r3, [r3, #4]
 800c334:	687a      	ldr	r2, [r7, #4]
 800c336:	6812      	ldr	r2, [r2, #0]
 800c338:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800c33c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c340:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	68da      	ldr	r2, [r3, #12]
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c350:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	691a      	ldr	r2, [r3, #16]
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	695b      	ldr	r3, [r3, #20]
 800c35a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	699b      	ldr	r3, [r3, #24]
 800c362:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	430a      	orrs	r2, r1
 800c36a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	69d9      	ldr	r1, [r3, #28]
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	6a1a      	ldr	r2, [r3, #32]
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	430a      	orrs	r2, r1
 800c37a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	681a      	ldr	r2, [r3, #0]
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	f042 0201 	orr.w	r2, r2, #1
 800c38a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	2200      	movs	r2, #0
 800c390:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	2220      	movs	r2, #32
 800c396:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	2200      	movs	r2, #0
 800c39e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800c3a8:	2300      	movs	r3, #0
}
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	3708      	adds	r7, #8
 800c3ae:	46bd      	mov	sp, r7
 800c3b0:	bd80      	pop	{r7, pc}
	...

0800c3b4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	b088      	sub	sp, #32
 800c3b8:	af02      	add	r7, sp, #8
 800c3ba:	60f8      	str	r0, [r7, #12]
 800c3bc:	4608      	mov	r0, r1
 800c3be:	4611      	mov	r1, r2
 800c3c0:	461a      	mov	r2, r3
 800c3c2:	4603      	mov	r3, r0
 800c3c4:	817b      	strh	r3, [r7, #10]
 800c3c6:	460b      	mov	r3, r1
 800c3c8:	813b      	strh	r3, [r7, #8]
 800c3ca:	4613      	mov	r3, r2
 800c3cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c3d4:	b2db      	uxtb	r3, r3
 800c3d6:	2b20      	cmp	r3, #32
 800c3d8:	f040 80f9 	bne.w	800c5ce <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800c3dc:	6a3b      	ldr	r3, [r7, #32]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d002      	beq.n	800c3e8 <HAL_I2C_Mem_Write+0x34>
 800c3e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d105      	bne.n	800c3f4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c3ee:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800c3f0:	2301      	movs	r3, #1
 800c3f2:	e0ed      	b.n	800c5d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c3fa:	2b01      	cmp	r3, #1
 800c3fc:	d101      	bne.n	800c402 <HAL_I2C_Mem_Write+0x4e>
 800c3fe:	2302      	movs	r3, #2
 800c400:	e0e6      	b.n	800c5d0 <HAL_I2C_Mem_Write+0x21c>
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	2201      	movs	r2, #1
 800c406:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c40a:	f7fd fbf1 	bl	8009bf0 <HAL_GetTick>
 800c40e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c410:	697b      	ldr	r3, [r7, #20]
 800c412:	9300      	str	r3, [sp, #0]
 800c414:	2319      	movs	r3, #25
 800c416:	2201      	movs	r2, #1
 800c418:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c41c:	68f8      	ldr	r0, [r7, #12]
 800c41e:	f000 fac3 	bl	800c9a8 <I2C_WaitOnFlagUntilTimeout>
 800c422:	4603      	mov	r3, r0
 800c424:	2b00      	cmp	r3, #0
 800c426:	d001      	beq.n	800c42c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800c428:	2301      	movs	r3, #1
 800c42a:	e0d1      	b.n	800c5d0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	2221      	movs	r2, #33	; 0x21
 800c430:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	2240      	movs	r2, #64	; 0x40
 800c438:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	2200      	movs	r2, #0
 800c440:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	6a3a      	ldr	r2, [r7, #32]
 800c446:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c44c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	2200      	movs	r2, #0
 800c452:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c454:	88f8      	ldrh	r0, [r7, #6]
 800c456:	893a      	ldrh	r2, [r7, #8]
 800c458:	8979      	ldrh	r1, [r7, #10]
 800c45a:	697b      	ldr	r3, [r7, #20]
 800c45c:	9301      	str	r3, [sp, #4]
 800c45e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c460:	9300      	str	r3, [sp, #0]
 800c462:	4603      	mov	r3, r0
 800c464:	68f8      	ldr	r0, [r7, #12]
 800c466:	f000 f9d3 	bl	800c810 <I2C_RequestMemoryWrite>
 800c46a:	4603      	mov	r3, r0
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d005      	beq.n	800c47c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	2200      	movs	r2, #0
 800c474:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800c478:	2301      	movs	r3, #1
 800c47a:	e0a9      	b.n	800c5d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c480:	b29b      	uxth	r3, r3
 800c482:	2bff      	cmp	r3, #255	; 0xff
 800c484:	d90e      	bls.n	800c4a4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	22ff      	movs	r2, #255	; 0xff
 800c48a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c490:	b2da      	uxtb	r2, r3
 800c492:	8979      	ldrh	r1, [r7, #10]
 800c494:	2300      	movs	r3, #0
 800c496:	9300      	str	r3, [sp, #0]
 800c498:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c49c:	68f8      	ldr	r0, [r7, #12]
 800c49e:	f000 fc2b 	bl	800ccf8 <I2C_TransferConfig>
 800c4a2:	e00f      	b.n	800c4c4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c4a8:	b29a      	uxth	r2, r3
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c4b2:	b2da      	uxtb	r2, r3
 800c4b4:	8979      	ldrh	r1, [r7, #10]
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	9300      	str	r3, [sp, #0]
 800c4ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c4be:	68f8      	ldr	r0, [r7, #12]
 800c4c0:	f000 fc1a 	bl	800ccf8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c4c4:	697a      	ldr	r2, [r7, #20]
 800c4c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c4c8:	68f8      	ldr	r0, [r7, #12]
 800c4ca:	f000 faad 	bl	800ca28 <I2C_WaitOnTXISFlagUntilTimeout>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d001      	beq.n	800c4d8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800c4d4:	2301      	movs	r3, #1
 800c4d6:	e07b      	b.n	800c5d0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4dc:	781a      	ldrb	r2, [r3, #0]
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c4e8:	1c5a      	adds	r2, r3, #1
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c4f2:	b29b      	uxth	r3, r3
 800c4f4:	3b01      	subs	r3, #1
 800c4f6:	b29a      	uxth	r2, r3
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c500:	3b01      	subs	r3, #1
 800c502:	b29a      	uxth	r2, r3
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c50c:	b29b      	uxth	r3, r3
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d034      	beq.n	800c57c <HAL_I2C_Mem_Write+0x1c8>
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c516:	2b00      	cmp	r3, #0
 800c518:	d130      	bne.n	800c57c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c51a:	697b      	ldr	r3, [r7, #20]
 800c51c:	9300      	str	r3, [sp, #0]
 800c51e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c520:	2200      	movs	r2, #0
 800c522:	2180      	movs	r1, #128	; 0x80
 800c524:	68f8      	ldr	r0, [r7, #12]
 800c526:	f000 fa3f 	bl	800c9a8 <I2C_WaitOnFlagUntilTimeout>
 800c52a:	4603      	mov	r3, r0
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d001      	beq.n	800c534 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800c530:	2301      	movs	r3, #1
 800c532:	e04d      	b.n	800c5d0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c534:	68fb      	ldr	r3, [r7, #12]
 800c536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c538:	b29b      	uxth	r3, r3
 800c53a:	2bff      	cmp	r3, #255	; 0xff
 800c53c:	d90e      	bls.n	800c55c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	22ff      	movs	r2, #255	; 0xff
 800c542:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c548:	b2da      	uxtb	r2, r3
 800c54a:	8979      	ldrh	r1, [r7, #10]
 800c54c:	2300      	movs	r3, #0
 800c54e:	9300      	str	r3, [sp, #0]
 800c550:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c554:	68f8      	ldr	r0, [r7, #12]
 800c556:	f000 fbcf 	bl	800ccf8 <I2C_TransferConfig>
 800c55a:	e00f      	b.n	800c57c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c560:	b29a      	uxth	r2, r3
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c56a:	b2da      	uxtb	r2, r3
 800c56c:	8979      	ldrh	r1, [r7, #10]
 800c56e:	2300      	movs	r3, #0
 800c570:	9300      	str	r3, [sp, #0]
 800c572:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c576:	68f8      	ldr	r0, [r7, #12]
 800c578:	f000 fbbe 	bl	800ccf8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c580:	b29b      	uxth	r3, r3
 800c582:	2b00      	cmp	r3, #0
 800c584:	d19e      	bne.n	800c4c4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c586:	697a      	ldr	r2, [r7, #20]
 800c588:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c58a:	68f8      	ldr	r0, [r7, #12]
 800c58c:	f000 fa8c 	bl	800caa8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c590:	4603      	mov	r3, r0
 800c592:	2b00      	cmp	r3, #0
 800c594:	d001      	beq.n	800c59a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800c596:	2301      	movs	r3, #1
 800c598:	e01a      	b.n	800c5d0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	2220      	movs	r2, #32
 800c5a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	6859      	ldr	r1, [r3, #4]
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	681a      	ldr	r2, [r3, #0]
 800c5ac:	4b0a      	ldr	r3, [pc, #40]	; (800c5d8 <HAL_I2C_Mem_Write+0x224>)
 800c5ae:	400b      	ands	r3, r1
 800c5b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	2220      	movs	r2, #32
 800c5b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	2200      	movs	r2, #0
 800c5be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	e000      	b.n	800c5d0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800c5ce:	2302      	movs	r3, #2
  }
}
 800c5d0:	4618      	mov	r0, r3
 800c5d2:	3718      	adds	r7, #24
 800c5d4:	46bd      	mov	sp, r7
 800c5d6:	bd80      	pop	{r7, pc}
 800c5d8:	fe00e800 	.word	0xfe00e800

0800c5dc <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b088      	sub	sp, #32
 800c5e0:	af02      	add	r7, sp, #8
 800c5e2:	60f8      	str	r0, [r7, #12]
 800c5e4:	4608      	mov	r0, r1
 800c5e6:	4611      	mov	r1, r2
 800c5e8:	461a      	mov	r2, r3
 800c5ea:	4603      	mov	r3, r0
 800c5ec:	817b      	strh	r3, [r7, #10]
 800c5ee:	460b      	mov	r3, r1
 800c5f0:	813b      	strh	r3, [r7, #8]
 800c5f2:	4613      	mov	r3, r2
 800c5f4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c5fc:	b2db      	uxtb	r3, r3
 800c5fe:	2b20      	cmp	r3, #32
 800c600:	f040 80fd 	bne.w	800c7fe <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800c604:	6a3b      	ldr	r3, [r7, #32]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d002      	beq.n	800c610 <HAL_I2C_Mem_Read+0x34>
 800c60a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d105      	bne.n	800c61c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c616:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800c618:	2301      	movs	r3, #1
 800c61a:	e0f1      	b.n	800c800 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c622:	2b01      	cmp	r3, #1
 800c624:	d101      	bne.n	800c62a <HAL_I2C_Mem_Read+0x4e>
 800c626:	2302      	movs	r3, #2
 800c628:	e0ea      	b.n	800c800 <HAL_I2C_Mem_Read+0x224>
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	2201      	movs	r2, #1
 800c62e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800c632:	f7fd fadd 	bl	8009bf0 <HAL_GetTick>
 800c636:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800c638:	697b      	ldr	r3, [r7, #20]
 800c63a:	9300      	str	r3, [sp, #0]
 800c63c:	2319      	movs	r3, #25
 800c63e:	2201      	movs	r2, #1
 800c640:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c644:	68f8      	ldr	r0, [r7, #12]
 800c646:	f000 f9af 	bl	800c9a8 <I2C_WaitOnFlagUntilTimeout>
 800c64a:	4603      	mov	r3, r0
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d001      	beq.n	800c654 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800c650:	2301      	movs	r3, #1
 800c652:	e0d5      	b.n	800c800 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	2222      	movs	r2, #34	; 0x22
 800c658:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	2240      	movs	r2, #64	; 0x40
 800c660:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	2200      	movs	r2, #0
 800c668:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	6a3a      	ldr	r2, [r7, #32]
 800c66e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c674:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	2200      	movs	r2, #0
 800c67a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c67c:	88f8      	ldrh	r0, [r7, #6]
 800c67e:	893a      	ldrh	r2, [r7, #8]
 800c680:	8979      	ldrh	r1, [r7, #10]
 800c682:	697b      	ldr	r3, [r7, #20]
 800c684:	9301      	str	r3, [sp, #4]
 800c686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c688:	9300      	str	r3, [sp, #0]
 800c68a:	4603      	mov	r3, r0
 800c68c:	68f8      	ldr	r0, [r7, #12]
 800c68e:	f000 f913 	bl	800c8b8 <I2C_RequestMemoryRead>
 800c692:	4603      	mov	r3, r0
 800c694:	2b00      	cmp	r3, #0
 800c696:	d005      	beq.n	800c6a4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	2200      	movs	r2, #0
 800c69c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800c6a0:	2301      	movs	r3, #1
 800c6a2:	e0ad      	b.n	800c800 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c6a8:	b29b      	uxth	r3, r3
 800c6aa:	2bff      	cmp	r3, #255	; 0xff
 800c6ac:	d90e      	bls.n	800c6cc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	22ff      	movs	r2, #255	; 0xff
 800c6b2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c6b8:	b2da      	uxtb	r2, r3
 800c6ba:	8979      	ldrh	r1, [r7, #10]
 800c6bc:	4b52      	ldr	r3, [pc, #328]	; (800c808 <HAL_I2C_Mem_Read+0x22c>)
 800c6be:	9300      	str	r3, [sp, #0]
 800c6c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c6c4:	68f8      	ldr	r0, [r7, #12]
 800c6c6:	f000 fb17 	bl	800ccf8 <I2C_TransferConfig>
 800c6ca:	e00f      	b.n	800c6ec <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c6d0:	b29a      	uxth	r2, r3
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c6da:	b2da      	uxtb	r2, r3
 800c6dc:	8979      	ldrh	r1, [r7, #10]
 800c6de:	4b4a      	ldr	r3, [pc, #296]	; (800c808 <HAL_I2C_Mem_Read+0x22c>)
 800c6e0:	9300      	str	r3, [sp, #0]
 800c6e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c6e6:	68f8      	ldr	r0, [r7, #12]
 800c6e8:	f000 fb06 	bl	800ccf8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800c6ec:	697b      	ldr	r3, [r7, #20]
 800c6ee:	9300      	str	r3, [sp, #0]
 800c6f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	2104      	movs	r1, #4
 800c6f6:	68f8      	ldr	r0, [r7, #12]
 800c6f8:	f000 f956 	bl	800c9a8 <I2C_WaitOnFlagUntilTimeout>
 800c6fc:	4603      	mov	r3, r0
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d001      	beq.n	800c706 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800c702:	2301      	movs	r3, #1
 800c704:	e07c      	b.n	800c800 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800c706:	68fb      	ldr	r3, [r7, #12]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c710:	b2d2      	uxtb	r2, r2
 800c712:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c718:	1c5a      	adds	r2, r3, #1
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c722:	3b01      	subs	r3, #1
 800c724:	b29a      	uxth	r2, r3
 800c726:	68fb      	ldr	r3, [r7, #12]
 800c728:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c72e:	b29b      	uxth	r3, r3
 800c730:	3b01      	subs	r3, #1
 800c732:	b29a      	uxth	r2, r3
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c73c:	b29b      	uxth	r3, r3
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d034      	beq.n	800c7ac <HAL_I2C_Mem_Read+0x1d0>
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c746:	2b00      	cmp	r3, #0
 800c748:	d130      	bne.n	800c7ac <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800c74a:	697b      	ldr	r3, [r7, #20]
 800c74c:	9300      	str	r3, [sp, #0]
 800c74e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c750:	2200      	movs	r2, #0
 800c752:	2180      	movs	r1, #128	; 0x80
 800c754:	68f8      	ldr	r0, [r7, #12]
 800c756:	f000 f927 	bl	800c9a8 <I2C_WaitOnFlagUntilTimeout>
 800c75a:	4603      	mov	r3, r0
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d001      	beq.n	800c764 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800c760:	2301      	movs	r3, #1
 800c762:	e04d      	b.n	800c800 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c768:	b29b      	uxth	r3, r3
 800c76a:	2bff      	cmp	r3, #255	; 0xff
 800c76c:	d90e      	bls.n	800c78c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	22ff      	movs	r2, #255	; 0xff
 800c772:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c778:	b2da      	uxtb	r2, r3
 800c77a:	8979      	ldrh	r1, [r7, #10]
 800c77c:	2300      	movs	r3, #0
 800c77e:	9300      	str	r3, [sp, #0]
 800c780:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c784:	68f8      	ldr	r0, [r7, #12]
 800c786:	f000 fab7 	bl	800ccf8 <I2C_TransferConfig>
 800c78a:	e00f      	b.n	800c7ac <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c790:	b29a      	uxth	r2, r3
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800c796:	68fb      	ldr	r3, [r7, #12]
 800c798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c79a:	b2da      	uxtb	r2, r3
 800c79c:	8979      	ldrh	r1, [r7, #10]
 800c79e:	2300      	movs	r3, #0
 800c7a0:	9300      	str	r3, [sp, #0]
 800c7a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c7a6:	68f8      	ldr	r0, [r7, #12]
 800c7a8:	f000 faa6 	bl	800ccf8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c7b0:	b29b      	uxth	r3, r3
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d19a      	bne.n	800c6ec <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c7b6:	697a      	ldr	r2, [r7, #20]
 800c7b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c7ba:	68f8      	ldr	r0, [r7, #12]
 800c7bc:	f000 f974 	bl	800caa8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800c7c0:	4603      	mov	r3, r0
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d001      	beq.n	800c7ca <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800c7c6:	2301      	movs	r3, #1
 800c7c8:	e01a      	b.n	800c800 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	2220      	movs	r2, #32
 800c7d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	6859      	ldr	r1, [r3, #4]
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	681a      	ldr	r2, [r3, #0]
 800c7dc:	4b0b      	ldr	r3, [pc, #44]	; (800c80c <HAL_I2C_Mem_Read+0x230>)
 800c7de:	400b      	ands	r3, r1
 800c7e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	2220      	movs	r2, #32
 800c7e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	e000      	b.n	800c800 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800c7fe:	2302      	movs	r3, #2
  }
}
 800c800:	4618      	mov	r0, r3
 800c802:	3718      	adds	r7, #24
 800c804:	46bd      	mov	sp, r7
 800c806:	bd80      	pop	{r7, pc}
 800c808:	80002400 	.word	0x80002400
 800c80c:	fe00e800 	.word	0xfe00e800

0800c810 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800c810:	b580      	push	{r7, lr}
 800c812:	b086      	sub	sp, #24
 800c814:	af02      	add	r7, sp, #8
 800c816:	60f8      	str	r0, [r7, #12]
 800c818:	4608      	mov	r0, r1
 800c81a:	4611      	mov	r1, r2
 800c81c:	461a      	mov	r2, r3
 800c81e:	4603      	mov	r3, r0
 800c820:	817b      	strh	r3, [r7, #10]
 800c822:	460b      	mov	r3, r1
 800c824:	813b      	strh	r3, [r7, #8]
 800c826:	4613      	mov	r3, r2
 800c828:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800c82a:	88fb      	ldrh	r3, [r7, #6]
 800c82c:	b2da      	uxtb	r2, r3
 800c82e:	8979      	ldrh	r1, [r7, #10]
 800c830:	4b20      	ldr	r3, [pc, #128]	; (800c8b4 <I2C_RequestMemoryWrite+0xa4>)
 800c832:	9300      	str	r3, [sp, #0]
 800c834:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c838:	68f8      	ldr	r0, [r7, #12]
 800c83a:	f000 fa5d 	bl	800ccf8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c83e:	69fa      	ldr	r2, [r7, #28]
 800c840:	69b9      	ldr	r1, [r7, #24]
 800c842:	68f8      	ldr	r0, [r7, #12]
 800c844:	f000 f8f0 	bl	800ca28 <I2C_WaitOnTXISFlagUntilTimeout>
 800c848:	4603      	mov	r3, r0
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d001      	beq.n	800c852 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800c84e:	2301      	movs	r3, #1
 800c850:	e02c      	b.n	800c8ac <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c852:	88fb      	ldrh	r3, [r7, #6]
 800c854:	2b01      	cmp	r3, #1
 800c856:	d105      	bne.n	800c864 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c858:	893b      	ldrh	r3, [r7, #8]
 800c85a:	b2da      	uxtb	r2, r3
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	629a      	str	r2, [r3, #40]	; 0x28
 800c862:	e015      	b.n	800c890 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c864:	893b      	ldrh	r3, [r7, #8]
 800c866:	0a1b      	lsrs	r3, r3, #8
 800c868:	b29b      	uxth	r3, r3
 800c86a:	b2da      	uxtb	r2, r3
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c872:	69fa      	ldr	r2, [r7, #28]
 800c874:	69b9      	ldr	r1, [r7, #24]
 800c876:	68f8      	ldr	r0, [r7, #12]
 800c878:	f000 f8d6 	bl	800ca28 <I2C_WaitOnTXISFlagUntilTimeout>
 800c87c:	4603      	mov	r3, r0
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d001      	beq.n	800c886 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800c882:	2301      	movs	r3, #1
 800c884:	e012      	b.n	800c8ac <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c886:	893b      	ldrh	r3, [r7, #8]
 800c888:	b2da      	uxtb	r2, r3
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800c890:	69fb      	ldr	r3, [r7, #28]
 800c892:	9300      	str	r3, [sp, #0]
 800c894:	69bb      	ldr	r3, [r7, #24]
 800c896:	2200      	movs	r2, #0
 800c898:	2180      	movs	r1, #128	; 0x80
 800c89a:	68f8      	ldr	r0, [r7, #12]
 800c89c:	f000 f884 	bl	800c9a8 <I2C_WaitOnFlagUntilTimeout>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d001      	beq.n	800c8aa <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800c8a6:	2301      	movs	r3, #1
 800c8a8:	e000      	b.n	800c8ac <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800c8aa:	2300      	movs	r3, #0
}
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	3710      	adds	r7, #16
 800c8b0:	46bd      	mov	sp, r7
 800c8b2:	bd80      	pop	{r7, pc}
 800c8b4:	80002000 	.word	0x80002000

0800c8b8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800c8b8:	b580      	push	{r7, lr}
 800c8ba:	b086      	sub	sp, #24
 800c8bc:	af02      	add	r7, sp, #8
 800c8be:	60f8      	str	r0, [r7, #12]
 800c8c0:	4608      	mov	r0, r1
 800c8c2:	4611      	mov	r1, r2
 800c8c4:	461a      	mov	r2, r3
 800c8c6:	4603      	mov	r3, r0
 800c8c8:	817b      	strh	r3, [r7, #10]
 800c8ca:	460b      	mov	r3, r1
 800c8cc:	813b      	strh	r3, [r7, #8]
 800c8ce:	4613      	mov	r3, r2
 800c8d0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c8d2:	88fb      	ldrh	r3, [r7, #6]
 800c8d4:	b2da      	uxtb	r2, r3
 800c8d6:	8979      	ldrh	r1, [r7, #10]
 800c8d8:	4b20      	ldr	r3, [pc, #128]	; (800c95c <I2C_RequestMemoryRead+0xa4>)
 800c8da:	9300      	str	r3, [sp, #0]
 800c8dc:	2300      	movs	r3, #0
 800c8de:	68f8      	ldr	r0, [r7, #12]
 800c8e0:	f000 fa0a 	bl	800ccf8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c8e4:	69fa      	ldr	r2, [r7, #28]
 800c8e6:	69b9      	ldr	r1, [r7, #24]
 800c8e8:	68f8      	ldr	r0, [r7, #12]
 800c8ea:	f000 f89d 	bl	800ca28 <I2C_WaitOnTXISFlagUntilTimeout>
 800c8ee:	4603      	mov	r3, r0
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d001      	beq.n	800c8f8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800c8f4:	2301      	movs	r3, #1
 800c8f6:	e02c      	b.n	800c952 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c8f8:	88fb      	ldrh	r3, [r7, #6]
 800c8fa:	2b01      	cmp	r3, #1
 800c8fc:	d105      	bne.n	800c90a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c8fe:	893b      	ldrh	r3, [r7, #8]
 800c900:	b2da      	uxtb	r2, r3
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	629a      	str	r2, [r3, #40]	; 0x28
 800c908:	e015      	b.n	800c936 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c90a:	893b      	ldrh	r3, [r7, #8]
 800c90c:	0a1b      	lsrs	r3, r3, #8
 800c90e:	b29b      	uxth	r3, r3
 800c910:	b2da      	uxtb	r2, r3
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c918:	69fa      	ldr	r2, [r7, #28]
 800c91a:	69b9      	ldr	r1, [r7, #24]
 800c91c:	68f8      	ldr	r0, [r7, #12]
 800c91e:	f000 f883 	bl	800ca28 <I2C_WaitOnTXISFlagUntilTimeout>
 800c922:	4603      	mov	r3, r0
 800c924:	2b00      	cmp	r3, #0
 800c926:	d001      	beq.n	800c92c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800c928:	2301      	movs	r3, #1
 800c92a:	e012      	b.n	800c952 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c92c:	893b      	ldrh	r3, [r7, #8]
 800c92e:	b2da      	uxtb	r2, r3
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800c936:	69fb      	ldr	r3, [r7, #28]
 800c938:	9300      	str	r3, [sp, #0]
 800c93a:	69bb      	ldr	r3, [r7, #24]
 800c93c:	2200      	movs	r2, #0
 800c93e:	2140      	movs	r1, #64	; 0x40
 800c940:	68f8      	ldr	r0, [r7, #12]
 800c942:	f000 f831 	bl	800c9a8 <I2C_WaitOnFlagUntilTimeout>
 800c946:	4603      	mov	r3, r0
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d001      	beq.n	800c950 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800c94c:	2301      	movs	r3, #1
 800c94e:	e000      	b.n	800c952 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800c950:	2300      	movs	r3, #0
}
 800c952:	4618      	mov	r0, r3
 800c954:	3710      	adds	r7, #16
 800c956:	46bd      	mov	sp, r7
 800c958:	bd80      	pop	{r7, pc}
 800c95a:	bf00      	nop
 800c95c:	80002000 	.word	0x80002000

0800c960 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c960:	b480      	push	{r7}
 800c962:	b083      	sub	sp, #12
 800c964:	af00      	add	r7, sp, #0
 800c966:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	699b      	ldr	r3, [r3, #24]
 800c96e:	f003 0302 	and.w	r3, r3, #2
 800c972:	2b02      	cmp	r3, #2
 800c974:	d103      	bne.n	800c97e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	2200      	movs	r2, #0
 800c97c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	699b      	ldr	r3, [r3, #24]
 800c984:	f003 0301 	and.w	r3, r3, #1
 800c988:	2b01      	cmp	r3, #1
 800c98a:	d007      	beq.n	800c99c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	681b      	ldr	r3, [r3, #0]
 800c990:	699a      	ldr	r2, [r3, #24]
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	f042 0201 	orr.w	r2, r2, #1
 800c99a:	619a      	str	r2, [r3, #24]
  }
}
 800c99c:	bf00      	nop
 800c99e:	370c      	adds	r7, #12
 800c9a0:	46bd      	mov	sp, r7
 800c9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a6:	4770      	bx	lr

0800c9a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c9a8:	b580      	push	{r7, lr}
 800c9aa:	b084      	sub	sp, #16
 800c9ac:	af00      	add	r7, sp, #0
 800c9ae:	60f8      	str	r0, [r7, #12]
 800c9b0:	60b9      	str	r1, [r7, #8]
 800c9b2:	603b      	str	r3, [r7, #0]
 800c9b4:	4613      	mov	r3, r2
 800c9b6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c9b8:	e022      	b.n	800ca00 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c9ba:	683b      	ldr	r3, [r7, #0]
 800c9bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c9c0:	d01e      	beq.n	800ca00 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c9c2:	f7fd f915 	bl	8009bf0 <HAL_GetTick>
 800c9c6:	4602      	mov	r2, r0
 800c9c8:	69bb      	ldr	r3, [r7, #24]
 800c9ca:	1ad3      	subs	r3, r2, r3
 800c9cc:	683a      	ldr	r2, [r7, #0]
 800c9ce:	429a      	cmp	r2, r3
 800c9d0:	d302      	bcc.n	800c9d8 <I2C_WaitOnFlagUntilTimeout+0x30>
 800c9d2:	683b      	ldr	r3, [r7, #0]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d113      	bne.n	800ca00 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c9dc:	f043 0220 	orr.w	r2, r3, #32
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	2220      	movs	r2, #32
 800c9e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	2200      	movs	r2, #0
 800c9f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800c9fc:	2301      	movs	r3, #1
 800c9fe:	e00f      	b.n	800ca20 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	699a      	ldr	r2, [r3, #24]
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	4013      	ands	r3, r2
 800ca0a:	68ba      	ldr	r2, [r7, #8]
 800ca0c:	429a      	cmp	r2, r3
 800ca0e:	bf0c      	ite	eq
 800ca10:	2301      	moveq	r3, #1
 800ca12:	2300      	movne	r3, #0
 800ca14:	b2db      	uxtb	r3, r3
 800ca16:	461a      	mov	r2, r3
 800ca18:	79fb      	ldrb	r3, [r7, #7]
 800ca1a:	429a      	cmp	r2, r3
 800ca1c:	d0cd      	beq.n	800c9ba <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800ca1e:	2300      	movs	r3, #0
}
 800ca20:	4618      	mov	r0, r3
 800ca22:	3710      	adds	r7, #16
 800ca24:	46bd      	mov	sp, r7
 800ca26:	bd80      	pop	{r7, pc}

0800ca28 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b084      	sub	sp, #16
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	60f8      	str	r0, [r7, #12]
 800ca30:	60b9      	str	r1, [r7, #8]
 800ca32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ca34:	e02c      	b.n	800ca90 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ca36:	687a      	ldr	r2, [r7, #4]
 800ca38:	68b9      	ldr	r1, [r7, #8]
 800ca3a:	68f8      	ldr	r0, [r7, #12]
 800ca3c:	f000 f870 	bl	800cb20 <I2C_IsErrorOccurred>
 800ca40:	4603      	mov	r3, r0
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d001      	beq.n	800ca4a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ca46:	2301      	movs	r3, #1
 800ca48:	e02a      	b.n	800caa0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ca4a:	68bb      	ldr	r3, [r7, #8]
 800ca4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ca50:	d01e      	beq.n	800ca90 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ca52:	f7fd f8cd 	bl	8009bf0 <HAL_GetTick>
 800ca56:	4602      	mov	r2, r0
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	1ad3      	subs	r3, r2, r3
 800ca5c:	68ba      	ldr	r2, [r7, #8]
 800ca5e:	429a      	cmp	r2, r3
 800ca60:	d302      	bcc.n	800ca68 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800ca62:	68bb      	ldr	r3, [r7, #8]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d113      	bne.n	800ca90 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca6c:	f043 0220 	orr.w	r2, r3, #32
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	2220      	movs	r2, #32
 800ca78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	2200      	movs	r2, #0
 800ca80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	2200      	movs	r2, #0
 800ca88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800ca8c:	2301      	movs	r3, #1
 800ca8e:	e007      	b.n	800caa0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	699b      	ldr	r3, [r3, #24]
 800ca96:	f003 0302 	and.w	r3, r3, #2
 800ca9a:	2b02      	cmp	r3, #2
 800ca9c:	d1cb      	bne.n	800ca36 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800ca9e:	2300      	movs	r3, #0
}
 800caa0:	4618      	mov	r0, r3
 800caa2:	3710      	adds	r7, #16
 800caa4:	46bd      	mov	sp, r7
 800caa6:	bd80      	pop	{r7, pc}

0800caa8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b084      	sub	sp, #16
 800caac:	af00      	add	r7, sp, #0
 800caae:	60f8      	str	r0, [r7, #12]
 800cab0:	60b9      	str	r1, [r7, #8]
 800cab2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cab4:	e028      	b.n	800cb08 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800cab6:	687a      	ldr	r2, [r7, #4]
 800cab8:	68b9      	ldr	r1, [r7, #8]
 800caba:	68f8      	ldr	r0, [r7, #12]
 800cabc:	f000 f830 	bl	800cb20 <I2C_IsErrorOccurred>
 800cac0:	4603      	mov	r3, r0
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d001      	beq.n	800caca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800cac6:	2301      	movs	r3, #1
 800cac8:	e026      	b.n	800cb18 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800caca:	f7fd f891 	bl	8009bf0 <HAL_GetTick>
 800cace:	4602      	mov	r2, r0
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	1ad3      	subs	r3, r2, r3
 800cad4:	68ba      	ldr	r2, [r7, #8]
 800cad6:	429a      	cmp	r2, r3
 800cad8:	d302      	bcc.n	800cae0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800cada:	68bb      	ldr	r3, [r7, #8]
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d113      	bne.n	800cb08 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cae4:	f043 0220 	orr.w	r2, r3, #32
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	2220      	movs	r2, #32
 800caf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	2200      	movs	r2, #0
 800caf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	2200      	movs	r2, #0
 800cb00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800cb04:	2301      	movs	r3, #1
 800cb06:	e007      	b.n	800cb18 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	699b      	ldr	r3, [r3, #24]
 800cb0e:	f003 0320 	and.w	r3, r3, #32
 800cb12:	2b20      	cmp	r3, #32
 800cb14:	d1cf      	bne.n	800cab6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800cb16:	2300      	movs	r3, #0
}
 800cb18:	4618      	mov	r0, r3
 800cb1a:	3710      	adds	r7, #16
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	bd80      	pop	{r7, pc}

0800cb20 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	b08a      	sub	sp, #40	; 0x28
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	60f8      	str	r0, [r7, #12]
 800cb28:	60b9      	str	r1, [r7, #8]
 800cb2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	699b      	ldr	r3, [r3, #24]
 800cb38:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800cb42:	69bb      	ldr	r3, [r7, #24]
 800cb44:	f003 0310 	and.w	r3, r3, #16
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d075      	beq.n	800cc38 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	2210      	movs	r2, #16
 800cb52:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cb54:	e056      	b.n	800cc04 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800cb56:	68bb      	ldr	r3, [r7, #8]
 800cb58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cb5c:	d052      	beq.n	800cc04 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800cb5e:	f7fd f847 	bl	8009bf0 <HAL_GetTick>
 800cb62:	4602      	mov	r2, r0
 800cb64:	69fb      	ldr	r3, [r7, #28]
 800cb66:	1ad3      	subs	r3, r2, r3
 800cb68:	68ba      	ldr	r2, [r7, #8]
 800cb6a:	429a      	cmp	r2, r3
 800cb6c:	d302      	bcc.n	800cb74 <I2C_IsErrorOccurred+0x54>
 800cb6e:	68bb      	ldr	r3, [r7, #8]
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d147      	bne.n	800cc04 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	685b      	ldr	r3, [r3, #4]
 800cb7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cb7e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800cb86:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	699b      	ldr	r3, [r3, #24]
 800cb8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cb92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cb96:	d12e      	bne.n	800cbf6 <I2C_IsErrorOccurred+0xd6>
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cb9e:	d02a      	beq.n	800cbf6 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 800cba0:	7cfb      	ldrb	r3, [r7, #19]
 800cba2:	2b20      	cmp	r3, #32
 800cba4:	d027      	beq.n	800cbf6 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	685a      	ldr	r2, [r3, #4]
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cbb4:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800cbb6:	f7fd f81b 	bl	8009bf0 <HAL_GetTick>
 800cbba:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cbbc:	e01b      	b.n	800cbf6 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800cbbe:	f7fd f817 	bl	8009bf0 <HAL_GetTick>
 800cbc2:	4602      	mov	r2, r0
 800cbc4:	69fb      	ldr	r3, [r7, #28]
 800cbc6:	1ad3      	subs	r3, r2, r3
 800cbc8:	2b19      	cmp	r3, #25
 800cbca:	d914      	bls.n	800cbf6 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800cbcc:	68fb      	ldr	r3, [r7, #12]
 800cbce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cbd0:	f043 0220 	orr.w	r2, r3, #32
 800cbd4:	68fb      	ldr	r3, [r7, #12]
 800cbd6:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	2220      	movs	r2, #32
 800cbdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	2200      	movs	r2, #0
 800cbec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	699b      	ldr	r3, [r3, #24]
 800cbfc:	f003 0320 	and.w	r3, r3, #32
 800cc00:	2b20      	cmp	r3, #32
 800cc02:	d1dc      	bne.n	800cbbe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	699b      	ldr	r3, [r3, #24]
 800cc0a:	f003 0320 	and.w	r3, r3, #32
 800cc0e:	2b20      	cmp	r3, #32
 800cc10:	d003      	beq.n	800cc1a <I2C_IsErrorOccurred+0xfa>
 800cc12:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d09d      	beq.n	800cb56 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800cc1a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d103      	bne.n	800cc2a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	2220      	movs	r2, #32
 800cc28:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800cc2a:	6a3b      	ldr	r3, [r7, #32]
 800cc2c:	f043 0304 	orr.w	r3, r3, #4
 800cc30:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800cc32:	2301      	movs	r3, #1
 800cc34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	699b      	ldr	r3, [r3, #24]
 800cc3e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800cc40:	69bb      	ldr	r3, [r7, #24]
 800cc42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d00b      	beq.n	800cc62 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800cc4a:	6a3b      	ldr	r3, [r7, #32]
 800cc4c:	f043 0301 	orr.w	r3, r3, #1
 800cc50:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cc5a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cc5c:	2301      	movs	r3, #1
 800cc5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800cc62:	69bb      	ldr	r3, [r7, #24]
 800cc64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d00b      	beq.n	800cc84 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800cc6c:	6a3b      	ldr	r3, [r7, #32]
 800cc6e:	f043 0308 	orr.w	r3, r3, #8
 800cc72:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cc7c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cc7e:	2301      	movs	r3, #1
 800cc80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800cc84:	69bb      	ldr	r3, [r7, #24]
 800cc86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d00b      	beq.n	800cca6 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800cc8e:	6a3b      	ldr	r3, [r7, #32]
 800cc90:	f043 0302 	orr.w	r3, r3, #2
 800cc94:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cc9e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800cca0:	2301      	movs	r3, #1
 800cca2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800cca6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d01c      	beq.n	800cce8 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800ccae:	68f8      	ldr	r0, [r7, #12]
 800ccb0:	f7ff fe56 	bl	800c960 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	6859      	ldr	r1, [r3, #4]
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	681a      	ldr	r2, [r3, #0]
 800ccbe:	4b0d      	ldr	r3, [pc, #52]	; (800ccf4 <I2C_IsErrorOccurred+0x1d4>)
 800ccc0:	400b      	ands	r3, r1
 800ccc2:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ccc8:	6a3b      	ldr	r3, [r7, #32]
 800ccca:	431a      	orrs	r2, r3
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	2220      	movs	r2, #32
 800ccd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	2200      	movs	r2, #0
 800ccdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	2200      	movs	r2, #0
 800cce4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800cce8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800ccec:	4618      	mov	r0, r3
 800ccee:	3728      	adds	r7, #40	; 0x28
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	bd80      	pop	{r7, pc}
 800ccf4:	fe00e800 	.word	0xfe00e800

0800ccf8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800ccf8:	b480      	push	{r7}
 800ccfa:	b087      	sub	sp, #28
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	60f8      	str	r0, [r7, #12]
 800cd00:	607b      	str	r3, [r7, #4]
 800cd02:	460b      	mov	r3, r1
 800cd04:	817b      	strh	r3, [r7, #10]
 800cd06:	4613      	mov	r3, r2
 800cd08:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cd0a:	897b      	ldrh	r3, [r7, #10]
 800cd0c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800cd10:	7a7b      	ldrb	r3, [r7, #9]
 800cd12:	041b      	lsls	r3, r3, #16
 800cd14:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cd18:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800cd1e:	6a3b      	ldr	r3, [r7, #32]
 800cd20:	4313      	orrs	r3, r2
 800cd22:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cd26:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	685a      	ldr	r2, [r3, #4]
 800cd2e:	6a3b      	ldr	r3, [r7, #32]
 800cd30:	0d5b      	lsrs	r3, r3, #21
 800cd32:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800cd36:	4b08      	ldr	r3, [pc, #32]	; (800cd58 <I2C_TransferConfig+0x60>)
 800cd38:	430b      	orrs	r3, r1
 800cd3a:	43db      	mvns	r3, r3
 800cd3c:	ea02 0103 	and.w	r1, r2, r3
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	697a      	ldr	r2, [r7, #20]
 800cd46:	430a      	orrs	r2, r1
 800cd48:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800cd4a:	bf00      	nop
 800cd4c:	371c      	adds	r7, #28
 800cd4e:	46bd      	mov	sp, r7
 800cd50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd54:	4770      	bx	lr
 800cd56:	bf00      	nop
 800cd58:	03ff63ff 	.word	0x03ff63ff

0800cd5c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800cd5c:	b480      	push	{r7}
 800cd5e:	b083      	sub	sp, #12
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	6078      	str	r0, [r7, #4]
 800cd64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800cd6c:	b2db      	uxtb	r3, r3
 800cd6e:	2b20      	cmp	r3, #32
 800cd70:	d138      	bne.n	800cde4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800cd78:	2b01      	cmp	r3, #1
 800cd7a:	d101      	bne.n	800cd80 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800cd7c:	2302      	movs	r3, #2
 800cd7e:	e032      	b.n	800cde6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	2201      	movs	r2, #1
 800cd84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	2224      	movs	r2, #36	; 0x24
 800cd8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	681a      	ldr	r2, [r3, #0]
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	f022 0201 	bic.w	r2, r2, #1
 800cd9e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	681a      	ldr	r2, [r3, #0]
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800cdae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	6819      	ldr	r1, [r3, #0]
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	683a      	ldr	r2, [r7, #0]
 800cdbc:	430a      	orrs	r2, r1
 800cdbe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	681a      	ldr	r2, [r3, #0]
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	f042 0201 	orr.w	r2, r2, #1
 800cdce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	2220      	movs	r2, #32
 800cdd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	2200      	movs	r2, #0
 800cddc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800cde0:	2300      	movs	r3, #0
 800cde2:	e000      	b.n	800cde6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800cde4:	2302      	movs	r3, #2
  }
}
 800cde6:	4618      	mov	r0, r3
 800cde8:	370c      	adds	r7, #12
 800cdea:	46bd      	mov	sp, r7
 800cdec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf0:	4770      	bx	lr

0800cdf2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800cdf2:	b480      	push	{r7}
 800cdf4:	b085      	sub	sp, #20
 800cdf6:	af00      	add	r7, sp, #0
 800cdf8:	6078      	str	r0, [r7, #4]
 800cdfa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ce02:	b2db      	uxtb	r3, r3
 800ce04:	2b20      	cmp	r3, #32
 800ce06:	d139      	bne.n	800ce7c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800ce0e:	2b01      	cmp	r3, #1
 800ce10:	d101      	bne.n	800ce16 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800ce12:	2302      	movs	r3, #2
 800ce14:	e033      	b.n	800ce7e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	2201      	movs	r2, #1
 800ce1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	2224      	movs	r2, #36	; 0x24
 800ce22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	681a      	ldr	r2, [r3, #0]
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	f022 0201 	bic.w	r2, r2, #1
 800ce34:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800ce44:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800ce46:	683b      	ldr	r3, [r7, #0]
 800ce48:	021b      	lsls	r3, r3, #8
 800ce4a:	68fa      	ldr	r2, [r7, #12]
 800ce4c:	4313      	orrs	r3, r2
 800ce4e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	68fa      	ldr	r2, [r7, #12]
 800ce56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	681a      	ldr	r2, [r3, #0]
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	f042 0201 	orr.w	r2, r2, #1
 800ce66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	2220      	movs	r2, #32
 800ce6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	2200      	movs	r2, #0
 800ce74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800ce78:	2300      	movs	r3, #0
 800ce7a:	e000      	b.n	800ce7e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800ce7c:	2302      	movs	r3, #2
  }
}
 800ce7e:	4618      	mov	r0, r3
 800ce80:	3714      	adds	r7, #20
 800ce82:	46bd      	mov	sp, r7
 800ce84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce88:	4770      	bx	lr

0800ce8a <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800ce8a:	b580      	push	{r7, lr}
 800ce8c:	b084      	sub	sp, #16
 800ce8e:	af00      	add	r7, sp, #0
 800ce90:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d101      	bne.n	800ce9c <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800ce98:	2301      	movs	r3, #1
 800ce9a:	e041      	b.n	800cf20 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	681b      	ldr	r3, [r3, #0]
 800cea0:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800cea4:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	f245 5255 	movw	r2, #21845	; 0x5555
 800ceae:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	687a      	ldr	r2, [r7, #4]
 800ceb6:	6852      	ldr	r2, [r2, #4]
 800ceb8:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	687a      	ldr	r2, [r7, #4]
 800cec0:	6892      	ldr	r2, [r2, #8]
 800cec2:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800cec4:	f7fc fe94 	bl	8009bf0 <HAL_GetTick>
 800cec8:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800ceca:	e00f      	b.n	800ceec <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800cecc:	f7fc fe90 	bl	8009bf0 <HAL_GetTick>
 800ced0:	4602      	mov	r2, r0
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	1ad3      	subs	r3, r2, r3
 800ced6:	2b31      	cmp	r3, #49	; 0x31
 800ced8:	d908      	bls.n	800ceec <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	68db      	ldr	r3, [r3, #12]
 800cee0:	f003 0307 	and.w	r3, r3, #7
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d001      	beq.n	800ceec <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800cee8:	2303      	movs	r3, #3
 800ceea:	e019      	b.n	800cf20 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	68db      	ldr	r3, [r3, #12]
 800cef2:	f003 0307 	and.w	r3, r3, #7
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d1e8      	bne.n	800cecc <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	691a      	ldr	r2, [r3, #16]
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	68db      	ldr	r3, [r3, #12]
 800cf04:	429a      	cmp	r2, r3
 800cf06:	d005      	beq.n	800cf14 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	687a      	ldr	r2, [r7, #4]
 800cf0e:	68d2      	ldr	r2, [r2, #12]
 800cf10:	611a      	str	r2, [r3, #16]
 800cf12:	e004      	b.n	800cf1e <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800cf1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800cf1e:	2300      	movs	r3, #0
}
 800cf20:	4618      	mov	r0, r3
 800cf22:	3710      	adds	r7, #16
 800cf24:	46bd      	mov	sp, r7
 800cf26:	bd80      	pop	{r7, pc}

0800cf28 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800cf28:	b480      	push	{r7}
 800cf2a:	b083      	sub	sp, #12
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800cf38:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800cf3a:	2300      	movs	r3, #0
}
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	370c      	adds	r7, #12
 800cf40:	46bd      	mov	sp, r7
 800cf42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf46:	4770      	bx	lr

0800cf48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800cf48:	b480      	push	{r7}
 800cf4a:	b085      	sub	sp, #20
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d141      	bne.n	800cfda <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800cf56:	4b4b      	ldr	r3, [pc, #300]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800cf5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cf62:	d131      	bne.n	800cfc8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cf64:	4b47      	ldr	r3, [pc, #284]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cf6a:	4a46      	ldr	r2, [pc, #280]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cf70:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cf74:	4b43      	ldr	r3, [pc, #268]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800cf7c:	4a41      	ldr	r2, [pc, #260]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800cf82:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800cf84:	4b40      	ldr	r3, [pc, #256]	; (800d088 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	2232      	movs	r2, #50	; 0x32
 800cf8a:	fb02 f303 	mul.w	r3, r2, r3
 800cf8e:	4a3f      	ldr	r2, [pc, #252]	; (800d08c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800cf90:	fba2 2303 	umull	r2, r3, r2, r3
 800cf94:	0c9b      	lsrs	r3, r3, #18
 800cf96:	3301      	adds	r3, #1
 800cf98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cf9a:	e002      	b.n	800cfa2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	3b01      	subs	r3, #1
 800cfa0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cfa2:	4b38      	ldr	r3, [pc, #224]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfa4:	695b      	ldr	r3, [r3, #20]
 800cfa6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cfaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cfae:	d102      	bne.n	800cfb6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d1f2      	bne.n	800cf9c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800cfb6:	4b33      	ldr	r3, [pc, #204]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfb8:	695b      	ldr	r3, [r3, #20]
 800cfba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cfbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cfc2:	d158      	bne.n	800d076 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800cfc4:	2303      	movs	r3, #3
 800cfc6:	e057      	b.n	800d078 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cfc8:	4b2e      	ldr	r3, [pc, #184]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cfce:	4a2d      	ldr	r2, [pc, #180]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cfd4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800cfd8:	e04d      	b.n	800d076 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cfe0:	d141      	bne.n	800d066 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800cfe2:	4b28      	ldr	r3, [pc, #160]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800cfea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cfee:	d131      	bne.n	800d054 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cff0:	4b24      	ldr	r3, [pc, #144]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800cff6:	4a23      	ldr	r2, [pc, #140]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cff8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cffc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d000:	4b20      	ldr	r3, [pc, #128]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800d008:	4a1e      	ldr	r2, [pc, #120]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d00a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d00e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d010:	4b1d      	ldr	r3, [pc, #116]	; (800d088 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	2232      	movs	r2, #50	; 0x32
 800d016:	fb02 f303 	mul.w	r3, r2, r3
 800d01a:	4a1c      	ldr	r2, [pc, #112]	; (800d08c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d01c:	fba2 2303 	umull	r2, r3, r2, r3
 800d020:	0c9b      	lsrs	r3, r3, #18
 800d022:	3301      	adds	r3, #1
 800d024:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d026:	e002      	b.n	800d02e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	3b01      	subs	r3, #1
 800d02c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d02e:	4b15      	ldr	r3, [pc, #84]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d030:	695b      	ldr	r3, [r3, #20]
 800d032:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d036:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d03a:	d102      	bne.n	800d042 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d1f2      	bne.n	800d028 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d042:	4b10      	ldr	r3, [pc, #64]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d044:	695b      	ldr	r3, [r3, #20]
 800d046:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d04a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d04e:	d112      	bne.n	800d076 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d050:	2303      	movs	r3, #3
 800d052:	e011      	b.n	800d078 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d054:	4b0b      	ldr	r3, [pc, #44]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d056:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d05a:	4a0a      	ldr	r2, [pc, #40]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d05c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d060:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800d064:	e007      	b.n	800d076 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d066:	4b07      	ldr	r3, [pc, #28]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800d06e:	4a05      	ldr	r2, [pc, #20]	; (800d084 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d070:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d074:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800d076:	2300      	movs	r3, #0
}
 800d078:	4618      	mov	r0, r3
 800d07a:	3714      	adds	r7, #20
 800d07c:	46bd      	mov	sp, r7
 800d07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d082:	4770      	bx	lr
 800d084:	40007000 	.word	0x40007000
 800d088:	2000037c 	.word	0x2000037c
 800d08c:	431bde83 	.word	0x431bde83

0800d090 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d090:	b580      	push	{r7, lr}
 800d092:	b088      	sub	sp, #32
 800d094:	af00      	add	r7, sp, #0
 800d096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d101      	bne.n	800d0a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d09e:	2301      	movs	r3, #1
 800d0a0:	e306      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	f003 0301 	and.w	r3, r3, #1
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d075      	beq.n	800d19a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d0ae:	4b97      	ldr	r3, [pc, #604]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d0b0:	689b      	ldr	r3, [r3, #8]
 800d0b2:	f003 030c 	and.w	r3, r3, #12
 800d0b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d0b8:	4b94      	ldr	r3, [pc, #592]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d0ba:	68db      	ldr	r3, [r3, #12]
 800d0bc:	f003 0303 	and.w	r3, r3, #3
 800d0c0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800d0c2:	69bb      	ldr	r3, [r7, #24]
 800d0c4:	2b0c      	cmp	r3, #12
 800d0c6:	d102      	bne.n	800d0ce <HAL_RCC_OscConfig+0x3e>
 800d0c8:	697b      	ldr	r3, [r7, #20]
 800d0ca:	2b03      	cmp	r3, #3
 800d0cc:	d002      	beq.n	800d0d4 <HAL_RCC_OscConfig+0x44>
 800d0ce:	69bb      	ldr	r3, [r7, #24]
 800d0d0:	2b08      	cmp	r3, #8
 800d0d2:	d10b      	bne.n	800d0ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d0d4:	4b8d      	ldr	r3, [pc, #564]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d05b      	beq.n	800d198 <HAL_RCC_OscConfig+0x108>
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	685b      	ldr	r3, [r3, #4]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d157      	bne.n	800d198 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d0e8:	2301      	movs	r3, #1
 800d0ea:	e2e1      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	685b      	ldr	r3, [r3, #4]
 800d0f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d0f4:	d106      	bne.n	800d104 <HAL_RCC_OscConfig+0x74>
 800d0f6:	4b85      	ldr	r3, [pc, #532]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	4a84      	ldr	r2, [pc, #528]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d0fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d100:	6013      	str	r3, [r2, #0]
 800d102:	e01d      	b.n	800d140 <HAL_RCC_OscConfig+0xb0>
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	685b      	ldr	r3, [r3, #4]
 800d108:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800d10c:	d10c      	bne.n	800d128 <HAL_RCC_OscConfig+0x98>
 800d10e:	4b7f      	ldr	r3, [pc, #508]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	4a7e      	ldr	r2, [pc, #504]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d114:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d118:	6013      	str	r3, [r2, #0]
 800d11a:	4b7c      	ldr	r3, [pc, #496]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	4a7b      	ldr	r2, [pc, #492]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d120:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d124:	6013      	str	r3, [r2, #0]
 800d126:	e00b      	b.n	800d140 <HAL_RCC_OscConfig+0xb0>
 800d128:	4b78      	ldr	r3, [pc, #480]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	4a77      	ldr	r2, [pc, #476]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d12e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d132:	6013      	str	r3, [r2, #0]
 800d134:	4b75      	ldr	r3, [pc, #468]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	4a74      	ldr	r2, [pc, #464]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d13a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d13e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	685b      	ldr	r3, [r3, #4]
 800d144:	2b00      	cmp	r3, #0
 800d146:	d013      	beq.n	800d170 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d148:	f7fc fd52 	bl	8009bf0 <HAL_GetTick>
 800d14c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d14e:	e008      	b.n	800d162 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d150:	f7fc fd4e 	bl	8009bf0 <HAL_GetTick>
 800d154:	4602      	mov	r2, r0
 800d156:	693b      	ldr	r3, [r7, #16]
 800d158:	1ad3      	subs	r3, r2, r3
 800d15a:	2b64      	cmp	r3, #100	; 0x64
 800d15c:	d901      	bls.n	800d162 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d15e:	2303      	movs	r3, #3
 800d160:	e2a6      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d162:	4b6a      	ldr	r3, [pc, #424]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d0f0      	beq.n	800d150 <HAL_RCC_OscConfig+0xc0>
 800d16e:	e014      	b.n	800d19a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d170:	f7fc fd3e 	bl	8009bf0 <HAL_GetTick>
 800d174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d176:	e008      	b.n	800d18a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d178:	f7fc fd3a 	bl	8009bf0 <HAL_GetTick>
 800d17c:	4602      	mov	r2, r0
 800d17e:	693b      	ldr	r3, [r7, #16]
 800d180:	1ad3      	subs	r3, r2, r3
 800d182:	2b64      	cmp	r3, #100	; 0x64
 800d184:	d901      	bls.n	800d18a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d186:	2303      	movs	r3, #3
 800d188:	e292      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d18a:	4b60      	ldr	r3, [pc, #384]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d192:	2b00      	cmp	r3, #0
 800d194:	d1f0      	bne.n	800d178 <HAL_RCC_OscConfig+0xe8>
 800d196:	e000      	b.n	800d19a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d198:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	f003 0302 	and.w	r3, r3, #2
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d075      	beq.n	800d292 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d1a6:	4b59      	ldr	r3, [pc, #356]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d1a8:	689b      	ldr	r3, [r3, #8]
 800d1aa:	f003 030c 	and.w	r3, r3, #12
 800d1ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d1b0:	4b56      	ldr	r3, [pc, #344]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d1b2:	68db      	ldr	r3, [r3, #12]
 800d1b4:	f003 0303 	and.w	r3, r3, #3
 800d1b8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d1ba:	69bb      	ldr	r3, [r7, #24]
 800d1bc:	2b0c      	cmp	r3, #12
 800d1be:	d102      	bne.n	800d1c6 <HAL_RCC_OscConfig+0x136>
 800d1c0:	697b      	ldr	r3, [r7, #20]
 800d1c2:	2b02      	cmp	r3, #2
 800d1c4:	d002      	beq.n	800d1cc <HAL_RCC_OscConfig+0x13c>
 800d1c6:	69bb      	ldr	r3, [r7, #24]
 800d1c8:	2b04      	cmp	r3, #4
 800d1ca:	d11f      	bne.n	800d20c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d1cc:	4b4f      	ldr	r3, [pc, #316]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d005      	beq.n	800d1e4 <HAL_RCC_OscConfig+0x154>
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	68db      	ldr	r3, [r3, #12]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d101      	bne.n	800d1e4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d1e0:	2301      	movs	r3, #1
 800d1e2:	e265      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d1e4:	4b49      	ldr	r3, [pc, #292]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d1e6:	685b      	ldr	r3, [r3, #4]
 800d1e8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	691b      	ldr	r3, [r3, #16]
 800d1f0:	061b      	lsls	r3, r3, #24
 800d1f2:	4946      	ldr	r1, [pc, #280]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d1f4:	4313      	orrs	r3, r2
 800d1f6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d1f8:	4b45      	ldr	r3, [pc, #276]	; (800d310 <HAL_RCC_OscConfig+0x280>)
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	f7fc fcab 	bl	8009b58 <HAL_InitTick>
 800d202:	4603      	mov	r3, r0
 800d204:	2b00      	cmp	r3, #0
 800d206:	d043      	beq.n	800d290 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d208:	2301      	movs	r3, #1
 800d20a:	e251      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	68db      	ldr	r3, [r3, #12]
 800d210:	2b00      	cmp	r3, #0
 800d212:	d023      	beq.n	800d25c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d214:	4b3d      	ldr	r3, [pc, #244]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	4a3c      	ldr	r2, [pc, #240]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d21a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d21e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d220:	f7fc fce6 	bl	8009bf0 <HAL_GetTick>
 800d224:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d226:	e008      	b.n	800d23a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d228:	f7fc fce2 	bl	8009bf0 <HAL_GetTick>
 800d22c:	4602      	mov	r2, r0
 800d22e:	693b      	ldr	r3, [r7, #16]
 800d230:	1ad3      	subs	r3, r2, r3
 800d232:	2b02      	cmp	r3, #2
 800d234:	d901      	bls.n	800d23a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d236:	2303      	movs	r3, #3
 800d238:	e23a      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d23a:	4b34      	ldr	r3, [pc, #208]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d242:	2b00      	cmp	r3, #0
 800d244:	d0f0      	beq.n	800d228 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d246:	4b31      	ldr	r3, [pc, #196]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d248:	685b      	ldr	r3, [r3, #4]
 800d24a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	691b      	ldr	r3, [r3, #16]
 800d252:	061b      	lsls	r3, r3, #24
 800d254:	492d      	ldr	r1, [pc, #180]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d256:	4313      	orrs	r3, r2
 800d258:	604b      	str	r3, [r1, #4]
 800d25a:	e01a      	b.n	800d292 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d25c:	4b2b      	ldr	r3, [pc, #172]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	4a2a      	ldr	r2, [pc, #168]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d262:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d266:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d268:	f7fc fcc2 	bl	8009bf0 <HAL_GetTick>
 800d26c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d26e:	e008      	b.n	800d282 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d270:	f7fc fcbe 	bl	8009bf0 <HAL_GetTick>
 800d274:	4602      	mov	r2, r0
 800d276:	693b      	ldr	r3, [r7, #16]
 800d278:	1ad3      	subs	r3, r2, r3
 800d27a:	2b02      	cmp	r3, #2
 800d27c:	d901      	bls.n	800d282 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d27e:	2303      	movs	r3, #3
 800d280:	e216      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d282:	4b22      	ldr	r3, [pc, #136]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d1f0      	bne.n	800d270 <HAL_RCC_OscConfig+0x1e0>
 800d28e:	e000      	b.n	800d292 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d290:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	f003 0308 	and.w	r3, r3, #8
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d041      	beq.n	800d322 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	695b      	ldr	r3, [r3, #20]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d01c      	beq.n	800d2e0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d2a6:	4b19      	ldr	r3, [pc, #100]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d2a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d2ac:	4a17      	ldr	r2, [pc, #92]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d2ae:	f043 0301 	orr.w	r3, r3, #1
 800d2b2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d2b6:	f7fc fc9b 	bl	8009bf0 <HAL_GetTick>
 800d2ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d2bc:	e008      	b.n	800d2d0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d2be:	f7fc fc97 	bl	8009bf0 <HAL_GetTick>
 800d2c2:	4602      	mov	r2, r0
 800d2c4:	693b      	ldr	r3, [r7, #16]
 800d2c6:	1ad3      	subs	r3, r2, r3
 800d2c8:	2b02      	cmp	r3, #2
 800d2ca:	d901      	bls.n	800d2d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d2cc:	2303      	movs	r3, #3
 800d2ce:	e1ef      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d2d0:	4b0e      	ldr	r3, [pc, #56]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d2d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d2d6:	f003 0302 	and.w	r3, r3, #2
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d0ef      	beq.n	800d2be <HAL_RCC_OscConfig+0x22e>
 800d2de:	e020      	b.n	800d322 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d2e0:	4b0a      	ldr	r3, [pc, #40]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d2e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d2e6:	4a09      	ldr	r2, [pc, #36]	; (800d30c <HAL_RCC_OscConfig+0x27c>)
 800d2e8:	f023 0301 	bic.w	r3, r3, #1
 800d2ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d2f0:	f7fc fc7e 	bl	8009bf0 <HAL_GetTick>
 800d2f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d2f6:	e00d      	b.n	800d314 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d2f8:	f7fc fc7a 	bl	8009bf0 <HAL_GetTick>
 800d2fc:	4602      	mov	r2, r0
 800d2fe:	693b      	ldr	r3, [r7, #16]
 800d300:	1ad3      	subs	r3, r2, r3
 800d302:	2b02      	cmp	r3, #2
 800d304:	d906      	bls.n	800d314 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d306:	2303      	movs	r3, #3
 800d308:	e1d2      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
 800d30a:	bf00      	nop
 800d30c:	40021000 	.word	0x40021000
 800d310:	200003ac 	.word	0x200003ac
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d314:	4b8c      	ldr	r3, [pc, #560]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d316:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d31a:	f003 0302 	and.w	r3, r3, #2
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d1ea      	bne.n	800d2f8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	f003 0304 	and.w	r3, r3, #4
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	f000 80a6 	beq.w	800d47c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d330:	2300      	movs	r3, #0
 800d332:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d334:	4b84      	ldr	r3, [pc, #528]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d338:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d101      	bne.n	800d344 <HAL_RCC_OscConfig+0x2b4>
 800d340:	2301      	movs	r3, #1
 800d342:	e000      	b.n	800d346 <HAL_RCC_OscConfig+0x2b6>
 800d344:	2300      	movs	r3, #0
 800d346:	2b00      	cmp	r3, #0
 800d348:	d00d      	beq.n	800d366 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d34a:	4b7f      	ldr	r3, [pc, #508]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d34c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d34e:	4a7e      	ldr	r2, [pc, #504]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d354:	6593      	str	r3, [r2, #88]	; 0x58
 800d356:	4b7c      	ldr	r3, [pc, #496]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d358:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d35a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d35e:	60fb      	str	r3, [r7, #12]
 800d360:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800d362:	2301      	movs	r3, #1
 800d364:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d366:	4b79      	ldr	r3, [pc, #484]	; (800d54c <HAL_RCC_OscConfig+0x4bc>)
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d118      	bne.n	800d3a4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d372:	4b76      	ldr	r3, [pc, #472]	; (800d54c <HAL_RCC_OscConfig+0x4bc>)
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	4a75      	ldr	r2, [pc, #468]	; (800d54c <HAL_RCC_OscConfig+0x4bc>)
 800d378:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d37c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d37e:	f7fc fc37 	bl	8009bf0 <HAL_GetTick>
 800d382:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d384:	e008      	b.n	800d398 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d386:	f7fc fc33 	bl	8009bf0 <HAL_GetTick>
 800d38a:	4602      	mov	r2, r0
 800d38c:	693b      	ldr	r3, [r7, #16]
 800d38e:	1ad3      	subs	r3, r2, r3
 800d390:	2b02      	cmp	r3, #2
 800d392:	d901      	bls.n	800d398 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800d394:	2303      	movs	r3, #3
 800d396:	e18b      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d398:	4b6c      	ldr	r3, [pc, #432]	; (800d54c <HAL_RCC_OscConfig+0x4bc>)
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d0f0      	beq.n	800d386 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	689b      	ldr	r3, [r3, #8]
 800d3a8:	2b01      	cmp	r3, #1
 800d3aa:	d108      	bne.n	800d3be <HAL_RCC_OscConfig+0x32e>
 800d3ac:	4b66      	ldr	r3, [pc, #408]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d3ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d3b2:	4a65      	ldr	r2, [pc, #404]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d3b4:	f043 0301 	orr.w	r3, r3, #1
 800d3b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d3bc:	e024      	b.n	800d408 <HAL_RCC_OscConfig+0x378>
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	689b      	ldr	r3, [r3, #8]
 800d3c2:	2b05      	cmp	r3, #5
 800d3c4:	d110      	bne.n	800d3e8 <HAL_RCC_OscConfig+0x358>
 800d3c6:	4b60      	ldr	r3, [pc, #384]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d3c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d3cc:	4a5e      	ldr	r2, [pc, #376]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d3ce:	f043 0304 	orr.w	r3, r3, #4
 800d3d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d3d6:	4b5c      	ldr	r3, [pc, #368]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d3d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d3dc:	4a5a      	ldr	r2, [pc, #360]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d3de:	f043 0301 	orr.w	r3, r3, #1
 800d3e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d3e6:	e00f      	b.n	800d408 <HAL_RCC_OscConfig+0x378>
 800d3e8:	4b57      	ldr	r3, [pc, #348]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d3ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d3ee:	4a56      	ldr	r2, [pc, #344]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d3f0:	f023 0301 	bic.w	r3, r3, #1
 800d3f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800d3f8:	4b53      	ldr	r3, [pc, #332]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d3fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d3fe:	4a52      	ldr	r2, [pc, #328]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d400:	f023 0304 	bic.w	r3, r3, #4
 800d404:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	689b      	ldr	r3, [r3, #8]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d016      	beq.n	800d43e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d410:	f7fc fbee 	bl	8009bf0 <HAL_GetTick>
 800d414:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d416:	e00a      	b.n	800d42e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d418:	f7fc fbea 	bl	8009bf0 <HAL_GetTick>
 800d41c:	4602      	mov	r2, r0
 800d41e:	693b      	ldr	r3, [r7, #16]
 800d420:	1ad3      	subs	r3, r2, r3
 800d422:	f241 3288 	movw	r2, #5000	; 0x1388
 800d426:	4293      	cmp	r3, r2
 800d428:	d901      	bls.n	800d42e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800d42a:	2303      	movs	r3, #3
 800d42c:	e140      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d42e:	4b46      	ldr	r3, [pc, #280]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d430:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d434:	f003 0302 	and.w	r3, r3, #2
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d0ed      	beq.n	800d418 <HAL_RCC_OscConfig+0x388>
 800d43c:	e015      	b.n	800d46a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d43e:	f7fc fbd7 	bl	8009bf0 <HAL_GetTick>
 800d442:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d444:	e00a      	b.n	800d45c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d446:	f7fc fbd3 	bl	8009bf0 <HAL_GetTick>
 800d44a:	4602      	mov	r2, r0
 800d44c:	693b      	ldr	r3, [r7, #16]
 800d44e:	1ad3      	subs	r3, r2, r3
 800d450:	f241 3288 	movw	r2, #5000	; 0x1388
 800d454:	4293      	cmp	r3, r2
 800d456:	d901      	bls.n	800d45c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800d458:	2303      	movs	r3, #3
 800d45a:	e129      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d45c:	4b3a      	ldr	r3, [pc, #232]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d45e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d462:	f003 0302 	and.w	r3, r3, #2
 800d466:	2b00      	cmp	r3, #0
 800d468:	d1ed      	bne.n	800d446 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d46a:	7ffb      	ldrb	r3, [r7, #31]
 800d46c:	2b01      	cmp	r3, #1
 800d46e:	d105      	bne.n	800d47c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d470:	4b35      	ldr	r3, [pc, #212]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d474:	4a34      	ldr	r2, [pc, #208]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d476:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d47a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	f003 0320 	and.w	r3, r3, #32
 800d484:	2b00      	cmp	r3, #0
 800d486:	d03c      	beq.n	800d502 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	699b      	ldr	r3, [r3, #24]
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d01c      	beq.n	800d4ca <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d490:	4b2d      	ldr	r3, [pc, #180]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d492:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d496:	4a2c      	ldr	r2, [pc, #176]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d498:	f043 0301 	orr.w	r3, r3, #1
 800d49c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d4a0:	f7fc fba6 	bl	8009bf0 <HAL_GetTick>
 800d4a4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d4a6:	e008      	b.n	800d4ba <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d4a8:	f7fc fba2 	bl	8009bf0 <HAL_GetTick>
 800d4ac:	4602      	mov	r2, r0
 800d4ae:	693b      	ldr	r3, [r7, #16]
 800d4b0:	1ad3      	subs	r3, r2, r3
 800d4b2:	2b02      	cmp	r3, #2
 800d4b4:	d901      	bls.n	800d4ba <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800d4b6:	2303      	movs	r3, #3
 800d4b8:	e0fa      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d4ba:	4b23      	ldr	r3, [pc, #140]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d4bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d4c0:	f003 0302 	and.w	r3, r3, #2
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d0ef      	beq.n	800d4a8 <HAL_RCC_OscConfig+0x418>
 800d4c8:	e01b      	b.n	800d502 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d4ca:	4b1f      	ldr	r3, [pc, #124]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d4cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d4d0:	4a1d      	ldr	r2, [pc, #116]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d4d2:	f023 0301 	bic.w	r3, r3, #1
 800d4d6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d4da:	f7fc fb89 	bl	8009bf0 <HAL_GetTick>
 800d4de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d4e0:	e008      	b.n	800d4f4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d4e2:	f7fc fb85 	bl	8009bf0 <HAL_GetTick>
 800d4e6:	4602      	mov	r2, r0
 800d4e8:	693b      	ldr	r3, [r7, #16]
 800d4ea:	1ad3      	subs	r3, r2, r3
 800d4ec:	2b02      	cmp	r3, #2
 800d4ee:	d901      	bls.n	800d4f4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800d4f0:	2303      	movs	r3, #3
 800d4f2:	e0dd      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d4f4:	4b14      	ldr	r3, [pc, #80]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d4f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d4fa:	f003 0302 	and.w	r3, r3, #2
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d1ef      	bne.n	800d4e2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	69db      	ldr	r3, [r3, #28]
 800d506:	2b00      	cmp	r3, #0
 800d508:	f000 80d1 	beq.w	800d6ae <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d50c:	4b0e      	ldr	r3, [pc, #56]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d50e:	689b      	ldr	r3, [r3, #8]
 800d510:	f003 030c 	and.w	r3, r3, #12
 800d514:	2b0c      	cmp	r3, #12
 800d516:	f000 808b 	beq.w	800d630 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	69db      	ldr	r3, [r3, #28]
 800d51e:	2b02      	cmp	r3, #2
 800d520:	d15e      	bne.n	800d5e0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d522:	4b09      	ldr	r3, [pc, #36]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	4a08      	ldr	r2, [pc, #32]	; (800d548 <HAL_RCC_OscConfig+0x4b8>)
 800d528:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d52c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d52e:	f7fc fb5f 	bl	8009bf0 <HAL_GetTick>
 800d532:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d534:	e00c      	b.n	800d550 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d536:	f7fc fb5b 	bl	8009bf0 <HAL_GetTick>
 800d53a:	4602      	mov	r2, r0
 800d53c:	693b      	ldr	r3, [r7, #16]
 800d53e:	1ad3      	subs	r3, r2, r3
 800d540:	2b02      	cmp	r3, #2
 800d542:	d905      	bls.n	800d550 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800d544:	2303      	movs	r3, #3
 800d546:	e0b3      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
 800d548:	40021000 	.word	0x40021000
 800d54c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d550:	4b59      	ldr	r3, [pc, #356]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d1ec      	bne.n	800d536 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d55c:	4b56      	ldr	r3, [pc, #344]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d55e:	68da      	ldr	r2, [r3, #12]
 800d560:	4b56      	ldr	r3, [pc, #344]	; (800d6bc <HAL_RCC_OscConfig+0x62c>)
 800d562:	4013      	ands	r3, r2
 800d564:	687a      	ldr	r2, [r7, #4]
 800d566:	6a11      	ldr	r1, [r2, #32]
 800d568:	687a      	ldr	r2, [r7, #4]
 800d56a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800d56c:	3a01      	subs	r2, #1
 800d56e:	0112      	lsls	r2, r2, #4
 800d570:	4311      	orrs	r1, r2
 800d572:	687a      	ldr	r2, [r7, #4]
 800d574:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800d576:	0212      	lsls	r2, r2, #8
 800d578:	4311      	orrs	r1, r2
 800d57a:	687a      	ldr	r2, [r7, #4]
 800d57c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800d57e:	0852      	lsrs	r2, r2, #1
 800d580:	3a01      	subs	r2, #1
 800d582:	0552      	lsls	r2, r2, #21
 800d584:	4311      	orrs	r1, r2
 800d586:	687a      	ldr	r2, [r7, #4]
 800d588:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800d58a:	0852      	lsrs	r2, r2, #1
 800d58c:	3a01      	subs	r2, #1
 800d58e:	0652      	lsls	r2, r2, #25
 800d590:	4311      	orrs	r1, r2
 800d592:	687a      	ldr	r2, [r7, #4]
 800d594:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800d596:	06d2      	lsls	r2, r2, #27
 800d598:	430a      	orrs	r2, r1
 800d59a:	4947      	ldr	r1, [pc, #284]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d59c:	4313      	orrs	r3, r2
 800d59e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d5a0:	4b45      	ldr	r3, [pc, #276]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	4a44      	ldr	r2, [pc, #272]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d5a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d5aa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d5ac:	4b42      	ldr	r3, [pc, #264]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d5ae:	68db      	ldr	r3, [r3, #12]
 800d5b0:	4a41      	ldr	r2, [pc, #260]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d5b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d5b6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d5b8:	f7fc fb1a 	bl	8009bf0 <HAL_GetTick>
 800d5bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d5be:	e008      	b.n	800d5d2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d5c0:	f7fc fb16 	bl	8009bf0 <HAL_GetTick>
 800d5c4:	4602      	mov	r2, r0
 800d5c6:	693b      	ldr	r3, [r7, #16]
 800d5c8:	1ad3      	subs	r3, r2, r3
 800d5ca:	2b02      	cmp	r3, #2
 800d5cc:	d901      	bls.n	800d5d2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800d5ce:	2303      	movs	r3, #3
 800d5d0:	e06e      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d5d2:	4b39      	ldr	r3, [pc, #228]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d0f0      	beq.n	800d5c0 <HAL_RCC_OscConfig+0x530>
 800d5de:	e066      	b.n	800d6ae <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d5e0:	4b35      	ldr	r3, [pc, #212]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	4a34      	ldr	r2, [pc, #208]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d5e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d5ea:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800d5ec:	4b32      	ldr	r3, [pc, #200]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d5ee:	68db      	ldr	r3, [r3, #12]
 800d5f0:	4a31      	ldr	r2, [pc, #196]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d5f2:	f023 0303 	bic.w	r3, r3, #3
 800d5f6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800d5f8:	4b2f      	ldr	r3, [pc, #188]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d5fa:	68db      	ldr	r3, [r3, #12]
 800d5fc:	4a2e      	ldr	r2, [pc, #184]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d5fe:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800d602:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d606:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d608:	f7fc faf2 	bl	8009bf0 <HAL_GetTick>
 800d60c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d60e:	e008      	b.n	800d622 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d610:	f7fc faee 	bl	8009bf0 <HAL_GetTick>
 800d614:	4602      	mov	r2, r0
 800d616:	693b      	ldr	r3, [r7, #16]
 800d618:	1ad3      	subs	r3, r2, r3
 800d61a:	2b02      	cmp	r3, #2
 800d61c:	d901      	bls.n	800d622 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800d61e:	2303      	movs	r3, #3
 800d620:	e046      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d622:	4b25      	ldr	r3, [pc, #148]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d1f0      	bne.n	800d610 <HAL_RCC_OscConfig+0x580>
 800d62e:	e03e      	b.n	800d6ae <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	69db      	ldr	r3, [r3, #28]
 800d634:	2b01      	cmp	r3, #1
 800d636:	d101      	bne.n	800d63c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 800d638:	2301      	movs	r3, #1
 800d63a:	e039      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800d63c:	4b1e      	ldr	r3, [pc, #120]	; (800d6b8 <HAL_RCC_OscConfig+0x628>)
 800d63e:	68db      	ldr	r3, [r3, #12]
 800d640:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d642:	697b      	ldr	r3, [r7, #20]
 800d644:	f003 0203 	and.w	r2, r3, #3
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	6a1b      	ldr	r3, [r3, #32]
 800d64c:	429a      	cmp	r2, r3
 800d64e:	d12c      	bne.n	800d6aa <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d650:	697b      	ldr	r3, [r7, #20]
 800d652:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d65a:	3b01      	subs	r3, #1
 800d65c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d65e:	429a      	cmp	r2, r3
 800d660:	d123      	bne.n	800d6aa <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d662:	697b      	ldr	r3, [r7, #20]
 800d664:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d66c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d66e:	429a      	cmp	r2, r3
 800d670:	d11b      	bne.n	800d6aa <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d672:	697b      	ldr	r3, [r7, #20]
 800d674:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d67c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d67e:	429a      	cmp	r2, r3
 800d680:	d113      	bne.n	800d6aa <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d682:	697b      	ldr	r3, [r7, #20]
 800d684:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d68c:	085b      	lsrs	r3, r3, #1
 800d68e:	3b01      	subs	r3, #1
 800d690:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d692:	429a      	cmp	r2, r3
 800d694:	d109      	bne.n	800d6aa <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800d696:	697b      	ldr	r3, [r7, #20]
 800d698:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6a0:	085b      	lsrs	r3, r3, #1
 800d6a2:	3b01      	subs	r3, #1
 800d6a4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d6a6:	429a      	cmp	r2, r3
 800d6a8:	d001      	beq.n	800d6ae <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800d6aa:	2301      	movs	r3, #1
 800d6ac:	e000      	b.n	800d6b0 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800d6ae:	2300      	movs	r3, #0
}
 800d6b0:	4618      	mov	r0, r3
 800d6b2:	3720      	adds	r7, #32
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	bd80      	pop	{r7, pc}
 800d6b8:	40021000 	.word	0x40021000
 800d6bc:	019f800c 	.word	0x019f800c

0800d6c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b086      	sub	sp, #24
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
 800d6c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800d6ca:	2300      	movs	r3, #0
 800d6cc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d101      	bne.n	800d6d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800d6d4:	2301      	movs	r3, #1
 800d6d6:	e11e      	b.n	800d916 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d6d8:	4b91      	ldr	r3, [pc, #580]	; (800d920 <HAL_RCC_ClockConfig+0x260>)
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	f003 030f 	and.w	r3, r3, #15
 800d6e0:	683a      	ldr	r2, [r7, #0]
 800d6e2:	429a      	cmp	r2, r3
 800d6e4:	d910      	bls.n	800d708 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d6e6:	4b8e      	ldr	r3, [pc, #568]	; (800d920 <HAL_RCC_ClockConfig+0x260>)
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	f023 020f 	bic.w	r2, r3, #15
 800d6ee:	498c      	ldr	r1, [pc, #560]	; (800d920 <HAL_RCC_ClockConfig+0x260>)
 800d6f0:	683b      	ldr	r3, [r7, #0]
 800d6f2:	4313      	orrs	r3, r2
 800d6f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d6f6:	4b8a      	ldr	r3, [pc, #552]	; (800d920 <HAL_RCC_ClockConfig+0x260>)
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	f003 030f 	and.w	r3, r3, #15
 800d6fe:	683a      	ldr	r2, [r7, #0]
 800d700:	429a      	cmp	r2, r3
 800d702:	d001      	beq.n	800d708 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800d704:	2301      	movs	r3, #1
 800d706:	e106      	b.n	800d916 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	f003 0301 	and.w	r3, r3, #1
 800d710:	2b00      	cmp	r3, #0
 800d712:	d073      	beq.n	800d7fc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	685b      	ldr	r3, [r3, #4]
 800d718:	2b03      	cmp	r3, #3
 800d71a:	d129      	bne.n	800d770 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d71c:	4b81      	ldr	r3, [pc, #516]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d724:	2b00      	cmp	r3, #0
 800d726:	d101      	bne.n	800d72c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800d728:	2301      	movs	r3, #1
 800d72a:	e0f4      	b.n	800d916 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800d72c:	f000 f99c 	bl	800da68 <RCC_GetSysClockFreqFromPLLSource>
 800d730:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800d732:	693b      	ldr	r3, [r7, #16]
 800d734:	4a7c      	ldr	r2, [pc, #496]	; (800d928 <HAL_RCC_ClockConfig+0x268>)
 800d736:	4293      	cmp	r3, r2
 800d738:	d93f      	bls.n	800d7ba <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d73a:	4b7a      	ldr	r3, [pc, #488]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d73c:	689b      	ldr	r3, [r3, #8]
 800d73e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d742:	2b00      	cmp	r3, #0
 800d744:	d009      	beq.n	800d75a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	681b      	ldr	r3, [r3, #0]
 800d74a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d033      	beq.n	800d7ba <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d756:	2b00      	cmp	r3, #0
 800d758:	d12f      	bne.n	800d7ba <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d75a:	4b72      	ldr	r3, [pc, #456]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d75c:	689b      	ldr	r3, [r3, #8]
 800d75e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d762:	4a70      	ldr	r2, [pc, #448]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d764:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d768:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800d76a:	2380      	movs	r3, #128	; 0x80
 800d76c:	617b      	str	r3, [r7, #20]
 800d76e:	e024      	b.n	800d7ba <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	685b      	ldr	r3, [r3, #4]
 800d774:	2b02      	cmp	r3, #2
 800d776:	d107      	bne.n	800d788 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d778:	4b6a      	ldr	r3, [pc, #424]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d780:	2b00      	cmp	r3, #0
 800d782:	d109      	bne.n	800d798 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d784:	2301      	movs	r3, #1
 800d786:	e0c6      	b.n	800d916 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d788:	4b66      	ldr	r3, [pc, #408]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d790:	2b00      	cmp	r3, #0
 800d792:	d101      	bne.n	800d798 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d794:	2301      	movs	r3, #1
 800d796:	e0be      	b.n	800d916 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800d798:	f000 f8ce 	bl	800d938 <HAL_RCC_GetSysClockFreq>
 800d79c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800d79e:	693b      	ldr	r3, [r7, #16]
 800d7a0:	4a61      	ldr	r2, [pc, #388]	; (800d928 <HAL_RCC_ClockConfig+0x268>)
 800d7a2:	4293      	cmp	r3, r2
 800d7a4:	d909      	bls.n	800d7ba <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d7a6:	4b5f      	ldr	r3, [pc, #380]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d7a8:	689b      	ldr	r3, [r3, #8]
 800d7aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d7ae:	4a5d      	ldr	r2, [pc, #372]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d7b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d7b4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800d7b6:	2380      	movs	r3, #128	; 0x80
 800d7b8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d7ba:	4b5a      	ldr	r3, [pc, #360]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d7bc:	689b      	ldr	r3, [r3, #8]
 800d7be:	f023 0203 	bic.w	r2, r3, #3
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	685b      	ldr	r3, [r3, #4]
 800d7c6:	4957      	ldr	r1, [pc, #348]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d7c8:	4313      	orrs	r3, r2
 800d7ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d7cc:	f7fc fa10 	bl	8009bf0 <HAL_GetTick>
 800d7d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d7d2:	e00a      	b.n	800d7ea <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d7d4:	f7fc fa0c 	bl	8009bf0 <HAL_GetTick>
 800d7d8:	4602      	mov	r2, r0
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	1ad3      	subs	r3, r2, r3
 800d7de:	f241 3288 	movw	r2, #5000	; 0x1388
 800d7e2:	4293      	cmp	r3, r2
 800d7e4:	d901      	bls.n	800d7ea <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800d7e6:	2303      	movs	r3, #3
 800d7e8:	e095      	b.n	800d916 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d7ea:	4b4e      	ldr	r3, [pc, #312]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d7ec:	689b      	ldr	r3, [r3, #8]
 800d7ee:	f003 020c 	and.w	r2, r3, #12
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	685b      	ldr	r3, [r3, #4]
 800d7f6:	009b      	lsls	r3, r3, #2
 800d7f8:	429a      	cmp	r2, r3
 800d7fa:	d1eb      	bne.n	800d7d4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	f003 0302 	and.w	r3, r3, #2
 800d804:	2b00      	cmp	r3, #0
 800d806:	d023      	beq.n	800d850 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	f003 0304 	and.w	r3, r3, #4
 800d810:	2b00      	cmp	r3, #0
 800d812:	d005      	beq.n	800d820 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d814:	4b43      	ldr	r3, [pc, #268]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d816:	689b      	ldr	r3, [r3, #8]
 800d818:	4a42      	ldr	r2, [pc, #264]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d81a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800d81e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	f003 0308 	and.w	r3, r3, #8
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d007      	beq.n	800d83c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800d82c:	4b3d      	ldr	r3, [pc, #244]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d82e:	689b      	ldr	r3, [r3, #8]
 800d830:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800d834:	4a3b      	ldr	r2, [pc, #236]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d836:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800d83a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d83c:	4b39      	ldr	r3, [pc, #228]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d83e:	689b      	ldr	r3, [r3, #8]
 800d840:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	689b      	ldr	r3, [r3, #8]
 800d848:	4936      	ldr	r1, [pc, #216]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d84a:	4313      	orrs	r3, r2
 800d84c:	608b      	str	r3, [r1, #8]
 800d84e:	e008      	b.n	800d862 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800d850:	697b      	ldr	r3, [r7, #20]
 800d852:	2b80      	cmp	r3, #128	; 0x80
 800d854:	d105      	bne.n	800d862 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800d856:	4b33      	ldr	r3, [pc, #204]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d858:	689b      	ldr	r3, [r3, #8]
 800d85a:	4a32      	ldr	r2, [pc, #200]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d85c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d860:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d862:	4b2f      	ldr	r3, [pc, #188]	; (800d920 <HAL_RCC_ClockConfig+0x260>)
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	f003 030f 	and.w	r3, r3, #15
 800d86a:	683a      	ldr	r2, [r7, #0]
 800d86c:	429a      	cmp	r2, r3
 800d86e:	d21d      	bcs.n	800d8ac <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d870:	4b2b      	ldr	r3, [pc, #172]	; (800d920 <HAL_RCC_ClockConfig+0x260>)
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	f023 020f 	bic.w	r2, r3, #15
 800d878:	4929      	ldr	r1, [pc, #164]	; (800d920 <HAL_RCC_ClockConfig+0x260>)
 800d87a:	683b      	ldr	r3, [r7, #0]
 800d87c:	4313      	orrs	r3, r2
 800d87e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800d880:	f7fc f9b6 	bl	8009bf0 <HAL_GetTick>
 800d884:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d886:	e00a      	b.n	800d89e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d888:	f7fc f9b2 	bl	8009bf0 <HAL_GetTick>
 800d88c:	4602      	mov	r2, r0
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	1ad3      	subs	r3, r2, r3
 800d892:	f241 3288 	movw	r2, #5000	; 0x1388
 800d896:	4293      	cmp	r3, r2
 800d898:	d901      	bls.n	800d89e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800d89a:	2303      	movs	r3, #3
 800d89c:	e03b      	b.n	800d916 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d89e:	4b20      	ldr	r3, [pc, #128]	; (800d920 <HAL_RCC_ClockConfig+0x260>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	f003 030f 	and.w	r3, r3, #15
 800d8a6:	683a      	ldr	r2, [r7, #0]
 800d8a8:	429a      	cmp	r2, r3
 800d8aa:	d1ed      	bne.n	800d888 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	f003 0304 	and.w	r3, r3, #4
 800d8b4:	2b00      	cmp	r3, #0
 800d8b6:	d008      	beq.n	800d8ca <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d8b8:	4b1a      	ldr	r3, [pc, #104]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d8ba:	689b      	ldr	r3, [r3, #8]
 800d8bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	68db      	ldr	r3, [r3, #12]
 800d8c4:	4917      	ldr	r1, [pc, #92]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d8c6:	4313      	orrs	r3, r2
 800d8c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	f003 0308 	and.w	r3, r3, #8
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d009      	beq.n	800d8ea <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d8d6:	4b13      	ldr	r3, [pc, #76]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d8d8:	689b      	ldr	r3, [r3, #8]
 800d8da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	691b      	ldr	r3, [r3, #16]
 800d8e2:	00db      	lsls	r3, r3, #3
 800d8e4:	490f      	ldr	r1, [pc, #60]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d8e6:	4313      	orrs	r3, r2
 800d8e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d8ea:	f000 f825 	bl	800d938 <HAL_RCC_GetSysClockFreq>
 800d8ee:	4602      	mov	r2, r0
 800d8f0:	4b0c      	ldr	r3, [pc, #48]	; (800d924 <HAL_RCC_ClockConfig+0x264>)
 800d8f2:	689b      	ldr	r3, [r3, #8]
 800d8f4:	091b      	lsrs	r3, r3, #4
 800d8f6:	f003 030f 	and.w	r3, r3, #15
 800d8fa:	490c      	ldr	r1, [pc, #48]	; (800d92c <HAL_RCC_ClockConfig+0x26c>)
 800d8fc:	5ccb      	ldrb	r3, [r1, r3]
 800d8fe:	f003 031f 	and.w	r3, r3, #31
 800d902:	fa22 f303 	lsr.w	r3, r2, r3
 800d906:	4a0a      	ldr	r2, [pc, #40]	; (800d930 <HAL_RCC_ClockConfig+0x270>)
 800d908:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800d90a:	4b0a      	ldr	r3, [pc, #40]	; (800d934 <HAL_RCC_ClockConfig+0x274>)
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	4618      	mov	r0, r3
 800d910:	f7fc f922 	bl	8009b58 <HAL_InitTick>
 800d914:	4603      	mov	r3, r0
}
 800d916:	4618      	mov	r0, r3
 800d918:	3718      	adds	r7, #24
 800d91a:	46bd      	mov	sp, r7
 800d91c:	bd80      	pop	{r7, pc}
 800d91e:	bf00      	nop
 800d920:	40022000 	.word	0x40022000
 800d924:	40021000 	.word	0x40021000
 800d928:	04c4b400 	.word	0x04c4b400
 800d92c:	0801ac10 	.word	0x0801ac10
 800d930:	2000037c 	.word	0x2000037c
 800d934:	200003ac 	.word	0x200003ac

0800d938 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d938:	b480      	push	{r7}
 800d93a:	b087      	sub	sp, #28
 800d93c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800d93e:	4b2c      	ldr	r3, [pc, #176]	; (800d9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d940:	689b      	ldr	r3, [r3, #8]
 800d942:	f003 030c 	and.w	r3, r3, #12
 800d946:	2b04      	cmp	r3, #4
 800d948:	d102      	bne.n	800d950 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d94a:	4b2a      	ldr	r3, [pc, #168]	; (800d9f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d94c:	613b      	str	r3, [r7, #16]
 800d94e:	e047      	b.n	800d9e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800d950:	4b27      	ldr	r3, [pc, #156]	; (800d9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d952:	689b      	ldr	r3, [r3, #8]
 800d954:	f003 030c 	and.w	r3, r3, #12
 800d958:	2b08      	cmp	r3, #8
 800d95a:	d102      	bne.n	800d962 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d95c:	4b25      	ldr	r3, [pc, #148]	; (800d9f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d95e:	613b      	str	r3, [r7, #16]
 800d960:	e03e      	b.n	800d9e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800d962:	4b23      	ldr	r3, [pc, #140]	; (800d9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d964:	689b      	ldr	r3, [r3, #8]
 800d966:	f003 030c 	and.w	r3, r3, #12
 800d96a:	2b0c      	cmp	r3, #12
 800d96c:	d136      	bne.n	800d9dc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d96e:	4b20      	ldr	r3, [pc, #128]	; (800d9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d970:	68db      	ldr	r3, [r3, #12]
 800d972:	f003 0303 	and.w	r3, r3, #3
 800d976:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d978:	4b1d      	ldr	r3, [pc, #116]	; (800d9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d97a:	68db      	ldr	r3, [r3, #12]
 800d97c:	091b      	lsrs	r3, r3, #4
 800d97e:	f003 030f 	and.w	r3, r3, #15
 800d982:	3301      	adds	r3, #1
 800d984:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	2b03      	cmp	r3, #3
 800d98a:	d10c      	bne.n	800d9a6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d98c:	4a19      	ldr	r2, [pc, #100]	; (800d9f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d98e:	68bb      	ldr	r3, [r7, #8]
 800d990:	fbb2 f3f3 	udiv	r3, r2, r3
 800d994:	4a16      	ldr	r2, [pc, #88]	; (800d9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d996:	68d2      	ldr	r2, [r2, #12]
 800d998:	0a12      	lsrs	r2, r2, #8
 800d99a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d99e:	fb02 f303 	mul.w	r3, r2, r3
 800d9a2:	617b      	str	r3, [r7, #20]
      break;
 800d9a4:	e00c      	b.n	800d9c0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d9a6:	4a13      	ldr	r2, [pc, #76]	; (800d9f4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d9a8:	68bb      	ldr	r3, [r7, #8]
 800d9aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9ae:	4a10      	ldr	r2, [pc, #64]	; (800d9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d9b0:	68d2      	ldr	r2, [r2, #12]
 800d9b2:	0a12      	lsrs	r2, r2, #8
 800d9b4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d9b8:	fb02 f303 	mul.w	r3, r2, r3
 800d9bc:	617b      	str	r3, [r7, #20]
      break;
 800d9be:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d9c0:	4b0b      	ldr	r3, [pc, #44]	; (800d9f0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d9c2:	68db      	ldr	r3, [r3, #12]
 800d9c4:	0e5b      	lsrs	r3, r3, #25
 800d9c6:	f003 0303 	and.w	r3, r3, #3
 800d9ca:	3301      	adds	r3, #1
 800d9cc:	005b      	lsls	r3, r3, #1
 800d9ce:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800d9d0:	697a      	ldr	r2, [r7, #20]
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9d8:	613b      	str	r3, [r7, #16]
 800d9da:	e001      	b.n	800d9e0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800d9dc:	2300      	movs	r3, #0
 800d9de:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800d9e0:	693b      	ldr	r3, [r7, #16]
}
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	371c      	adds	r7, #28
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9ec:	4770      	bx	lr
 800d9ee:	bf00      	nop
 800d9f0:	40021000 	.word	0x40021000
 800d9f4:	00f42400 	.word	0x00f42400

0800d9f8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d9f8:	b480      	push	{r7}
 800d9fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d9fc:	4b03      	ldr	r3, [pc, #12]	; (800da0c <HAL_RCC_GetHCLKFreq+0x14>)
 800d9fe:	681b      	ldr	r3, [r3, #0]
}
 800da00:	4618      	mov	r0, r3
 800da02:	46bd      	mov	sp, r7
 800da04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da08:	4770      	bx	lr
 800da0a:	bf00      	nop
 800da0c:	2000037c 	.word	0x2000037c

0800da10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800da10:	b580      	push	{r7, lr}
 800da12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800da14:	f7ff fff0 	bl	800d9f8 <HAL_RCC_GetHCLKFreq>
 800da18:	4602      	mov	r2, r0
 800da1a:	4b06      	ldr	r3, [pc, #24]	; (800da34 <HAL_RCC_GetPCLK1Freq+0x24>)
 800da1c:	689b      	ldr	r3, [r3, #8]
 800da1e:	0a1b      	lsrs	r3, r3, #8
 800da20:	f003 0307 	and.w	r3, r3, #7
 800da24:	4904      	ldr	r1, [pc, #16]	; (800da38 <HAL_RCC_GetPCLK1Freq+0x28>)
 800da26:	5ccb      	ldrb	r3, [r1, r3]
 800da28:	f003 031f 	and.w	r3, r3, #31
 800da2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800da30:	4618      	mov	r0, r3
 800da32:	bd80      	pop	{r7, pc}
 800da34:	40021000 	.word	0x40021000
 800da38:	0801ac20 	.word	0x0801ac20

0800da3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800da3c:	b580      	push	{r7, lr}
 800da3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800da40:	f7ff ffda 	bl	800d9f8 <HAL_RCC_GetHCLKFreq>
 800da44:	4602      	mov	r2, r0
 800da46:	4b06      	ldr	r3, [pc, #24]	; (800da60 <HAL_RCC_GetPCLK2Freq+0x24>)
 800da48:	689b      	ldr	r3, [r3, #8]
 800da4a:	0adb      	lsrs	r3, r3, #11
 800da4c:	f003 0307 	and.w	r3, r3, #7
 800da50:	4904      	ldr	r1, [pc, #16]	; (800da64 <HAL_RCC_GetPCLK2Freq+0x28>)
 800da52:	5ccb      	ldrb	r3, [r1, r3]
 800da54:	f003 031f 	and.w	r3, r3, #31
 800da58:	fa22 f303 	lsr.w	r3, r2, r3
}
 800da5c:	4618      	mov	r0, r3
 800da5e:	bd80      	pop	{r7, pc}
 800da60:	40021000 	.word	0x40021000
 800da64:	0801ac20 	.word	0x0801ac20

0800da68 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800da68:	b480      	push	{r7}
 800da6a:	b087      	sub	sp, #28
 800da6c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800da6e:	4b1e      	ldr	r3, [pc, #120]	; (800dae8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800da70:	68db      	ldr	r3, [r3, #12]
 800da72:	f003 0303 	and.w	r3, r3, #3
 800da76:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800da78:	4b1b      	ldr	r3, [pc, #108]	; (800dae8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800da7a:	68db      	ldr	r3, [r3, #12]
 800da7c:	091b      	lsrs	r3, r3, #4
 800da7e:	f003 030f 	and.w	r3, r3, #15
 800da82:	3301      	adds	r3, #1
 800da84:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800da86:	693b      	ldr	r3, [r7, #16]
 800da88:	2b03      	cmp	r3, #3
 800da8a:	d10c      	bne.n	800daa6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800da8c:	4a17      	ldr	r2, [pc, #92]	; (800daec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	fbb2 f3f3 	udiv	r3, r2, r3
 800da94:	4a14      	ldr	r2, [pc, #80]	; (800dae8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800da96:	68d2      	ldr	r2, [r2, #12]
 800da98:	0a12      	lsrs	r2, r2, #8
 800da9a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800da9e:	fb02 f303 	mul.w	r3, r2, r3
 800daa2:	617b      	str	r3, [r7, #20]
    break;
 800daa4:	e00c      	b.n	800dac0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800daa6:	4a11      	ldr	r2, [pc, #68]	; (800daec <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800daae:	4a0e      	ldr	r2, [pc, #56]	; (800dae8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800dab0:	68d2      	ldr	r2, [r2, #12]
 800dab2:	0a12      	lsrs	r2, r2, #8
 800dab4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800dab8:	fb02 f303 	mul.w	r3, r2, r3
 800dabc:	617b      	str	r3, [r7, #20]
    break;
 800dabe:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800dac0:	4b09      	ldr	r3, [pc, #36]	; (800dae8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800dac2:	68db      	ldr	r3, [r3, #12]
 800dac4:	0e5b      	lsrs	r3, r3, #25
 800dac6:	f003 0303 	and.w	r3, r3, #3
 800daca:	3301      	adds	r3, #1
 800dacc:	005b      	lsls	r3, r3, #1
 800dace:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800dad0:	697a      	ldr	r2, [r7, #20]
 800dad2:	68bb      	ldr	r3, [r7, #8]
 800dad4:	fbb2 f3f3 	udiv	r3, r2, r3
 800dad8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800dada:	687b      	ldr	r3, [r7, #4]
}
 800dadc:	4618      	mov	r0, r3
 800dade:	371c      	adds	r7, #28
 800dae0:	46bd      	mov	sp, r7
 800dae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dae6:	4770      	bx	lr
 800dae8:	40021000 	.word	0x40021000
 800daec:	00f42400 	.word	0x00f42400

0800daf0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800daf0:	b580      	push	{r7, lr}
 800daf2:	b086      	sub	sp, #24
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800daf8:	2300      	movs	r3, #0
 800dafa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800dafc:	2300      	movs	r3, #0
 800dafe:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800db08:	2b00      	cmp	r3, #0
 800db0a:	f000 8098 	beq.w	800dc3e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800db0e:	2300      	movs	r3, #0
 800db10:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800db12:	4b43      	ldr	r3, [pc, #268]	; (800dc20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d10d      	bne.n	800db3a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800db1e:	4b40      	ldr	r3, [pc, #256]	; (800dc20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db22:	4a3f      	ldr	r2, [pc, #252]	; (800dc20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800db28:	6593      	str	r3, [r2, #88]	; 0x58
 800db2a:	4b3d      	ldr	r3, [pc, #244]	; (800dc20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800db2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800db32:	60bb      	str	r3, [r7, #8]
 800db34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800db36:	2301      	movs	r3, #1
 800db38:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800db3a:	4b3a      	ldr	r3, [pc, #232]	; (800dc24 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	4a39      	ldr	r2, [pc, #228]	; (800dc24 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800db40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800db44:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800db46:	f7fc f853 	bl	8009bf0 <HAL_GetTick>
 800db4a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800db4c:	e009      	b.n	800db62 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800db4e:	f7fc f84f 	bl	8009bf0 <HAL_GetTick>
 800db52:	4602      	mov	r2, r0
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	1ad3      	subs	r3, r2, r3
 800db58:	2b02      	cmp	r3, #2
 800db5a:	d902      	bls.n	800db62 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800db5c:	2303      	movs	r3, #3
 800db5e:	74fb      	strb	r3, [r7, #19]
        break;
 800db60:	e005      	b.n	800db6e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800db62:	4b30      	ldr	r3, [pc, #192]	; (800dc24 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d0ef      	beq.n	800db4e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800db6e:	7cfb      	ldrb	r3, [r7, #19]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d159      	bne.n	800dc28 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800db74:	4b2a      	ldr	r3, [pc, #168]	; (800dc20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800db7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800db7e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800db80:	697b      	ldr	r3, [r7, #20]
 800db82:	2b00      	cmp	r3, #0
 800db84:	d01e      	beq.n	800dbc4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800db8a:	697a      	ldr	r2, [r7, #20]
 800db8c:	429a      	cmp	r2, r3
 800db8e:	d019      	beq.n	800dbc4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800db90:	4b23      	ldr	r3, [pc, #140]	; (800dc20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800db96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800db9a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800db9c:	4b20      	ldr	r3, [pc, #128]	; (800dc20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dba2:	4a1f      	ldr	r2, [pc, #124]	; (800dc20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dba8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800dbac:	4b1c      	ldr	r3, [pc, #112]	; (800dc20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dbae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dbb2:	4a1b      	ldr	r2, [pc, #108]	; (800dc20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dbb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dbb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800dbbc:	4a18      	ldr	r2, [pc, #96]	; (800dc20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dbbe:	697b      	ldr	r3, [r7, #20]
 800dbc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800dbc4:	697b      	ldr	r3, [r7, #20]
 800dbc6:	f003 0301 	and.w	r3, r3, #1
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d016      	beq.n	800dbfc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dbce:	f7fc f80f 	bl	8009bf0 <HAL_GetTick>
 800dbd2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dbd4:	e00b      	b.n	800dbee <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dbd6:	f7fc f80b 	bl	8009bf0 <HAL_GetTick>
 800dbda:	4602      	mov	r2, r0
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	1ad3      	subs	r3, r2, r3
 800dbe0:	f241 3288 	movw	r2, #5000	; 0x1388
 800dbe4:	4293      	cmp	r3, r2
 800dbe6:	d902      	bls.n	800dbee <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800dbe8:	2303      	movs	r3, #3
 800dbea:	74fb      	strb	r3, [r7, #19]
            break;
 800dbec:	e006      	b.n	800dbfc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dbee:	4b0c      	ldr	r3, [pc, #48]	; (800dc20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dbf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dbf4:	f003 0302 	and.w	r3, r3, #2
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d0ec      	beq.n	800dbd6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800dbfc:	7cfb      	ldrb	r3, [r7, #19]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d10b      	bne.n	800dc1a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800dc02:	4b07      	ldr	r3, [pc, #28]	; (800dc20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dc04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dc08:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dc10:	4903      	ldr	r1, [pc, #12]	; (800dc20 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dc12:	4313      	orrs	r3, r2
 800dc14:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800dc18:	e008      	b.n	800dc2c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800dc1a:	7cfb      	ldrb	r3, [r7, #19]
 800dc1c:	74bb      	strb	r3, [r7, #18]
 800dc1e:	e005      	b.n	800dc2c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800dc20:	40021000 	.word	0x40021000
 800dc24:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dc28:	7cfb      	ldrb	r3, [r7, #19]
 800dc2a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800dc2c:	7c7b      	ldrb	r3, [r7, #17]
 800dc2e:	2b01      	cmp	r3, #1
 800dc30:	d105      	bne.n	800dc3e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800dc32:	4ba7      	ldr	r3, [pc, #668]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dc36:	4aa6      	ldr	r2, [pc, #664]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800dc3c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	681b      	ldr	r3, [r3, #0]
 800dc42:	f003 0301 	and.w	r3, r3, #1
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d00a      	beq.n	800dc60 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800dc4a:	4ba1      	ldr	r3, [pc, #644]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dc50:	f023 0203 	bic.w	r2, r3, #3
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	685b      	ldr	r3, [r3, #4]
 800dc58:	499d      	ldr	r1, [pc, #628]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc5a:	4313      	orrs	r3, r2
 800dc5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	f003 0302 	and.w	r3, r3, #2
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d00a      	beq.n	800dc82 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800dc6c:	4b98      	ldr	r3, [pc, #608]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dc72:	f023 020c 	bic.w	r2, r3, #12
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	689b      	ldr	r3, [r3, #8]
 800dc7a:	4995      	ldr	r1, [pc, #596]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc7c:	4313      	orrs	r3, r2
 800dc7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	f003 0304 	and.w	r3, r3, #4
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d00a      	beq.n	800dca4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800dc8e:	4b90      	ldr	r3, [pc, #576]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dc94:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	68db      	ldr	r3, [r3, #12]
 800dc9c:	498c      	ldr	r1, [pc, #560]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc9e:	4313      	orrs	r3, r2
 800dca0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	f003 0308 	and.w	r3, r3, #8
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d00a      	beq.n	800dcc6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800dcb0:	4b87      	ldr	r3, [pc, #540]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dcb6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	691b      	ldr	r3, [r3, #16]
 800dcbe:	4984      	ldr	r1, [pc, #528]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcc0:	4313      	orrs	r3, r2
 800dcc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800dcc6:	687b      	ldr	r3, [r7, #4]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f003 0310 	and.w	r3, r3, #16
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	d00a      	beq.n	800dce8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800dcd2:	4b7f      	ldr	r3, [pc, #508]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dcd8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	695b      	ldr	r3, [r3, #20]
 800dce0:	497b      	ldr	r1, [pc, #492]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dce2:	4313      	orrs	r3, r2
 800dce4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	f003 0320 	and.w	r3, r3, #32
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d00a      	beq.n	800dd0a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800dcf4:	4b76      	ldr	r3, [pc, #472]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dcfa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	699b      	ldr	r3, [r3, #24]
 800dd02:	4973      	ldr	r1, [pc, #460]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd04:	4313      	orrs	r3, r2
 800dd06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d00a      	beq.n	800dd2c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800dd16:	4b6e      	ldr	r3, [pc, #440]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dd1c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	69db      	ldr	r3, [r3, #28]
 800dd24:	496a      	ldr	r1, [pc, #424]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd26:	4313      	orrs	r3, r2
 800dd28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d00a      	beq.n	800dd4e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800dd38:	4b65      	ldr	r3, [pc, #404]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dd3e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	6a1b      	ldr	r3, [r3, #32]
 800dd46:	4962      	ldr	r1, [pc, #392]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd48:	4313      	orrs	r3, r2
 800dd4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d00a      	beq.n	800dd70 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800dd5a:	4b5d      	ldr	r3, [pc, #372]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dd60:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd68:	4959      	ldr	r1, [pc, #356]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd6a:	4313      	orrs	r3, r2
 800dd6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d00a      	beq.n	800dd92 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800dd7c:	4b54      	ldr	r3, [pc, #336]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800dd82:	f023 0203 	bic.w	r2, r3, #3
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd8a:	4951      	ldr	r1, [pc, #324]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd8c:	4313      	orrs	r3, r2
 800dd8e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d00a      	beq.n	800ddb4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800dd9e:	4b4c      	ldr	r3, [pc, #304]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dda0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dda4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddac:	4948      	ldr	r1, [pc, #288]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddae:	4313      	orrs	r3, r2
 800ddb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d015      	beq.n	800ddec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ddc0:	4b43      	ldr	r3, [pc, #268]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ddc6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddce:	4940      	ldr	r1, [pc, #256]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddd0:	4313      	orrs	r3, r2
 800ddd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ddda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ddde:	d105      	bne.n	800ddec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dde0:	4b3b      	ldr	r3, [pc, #236]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dde2:	68db      	ldr	r3, [r3, #12]
 800dde4:	4a3a      	ldr	r2, [pc, #232]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dde6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ddea:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d015      	beq.n	800de24 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800ddf8:	4b35      	ldr	r3, [pc, #212]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ddfe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de06:	4932      	ldr	r1, [pc, #200]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de08:	4313      	orrs	r3, r2
 800de0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de12:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800de16:	d105      	bne.n	800de24 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800de18:	4b2d      	ldr	r3, [pc, #180]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de1a:	68db      	ldr	r3, [r3, #12]
 800de1c:	4a2c      	ldr	r2, [pc, #176]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800de22:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d015      	beq.n	800de5c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800de30:	4b27      	ldr	r3, [pc, #156]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de36:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de3e:	4924      	ldr	r1, [pc, #144]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de40:	4313      	orrs	r3, r2
 800de42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de4a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800de4e:	d105      	bne.n	800de5c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800de50:	4b1f      	ldr	r3, [pc, #124]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de52:	68db      	ldr	r3, [r3, #12]
 800de54:	4a1e      	ldr	r2, [pc, #120]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800de5a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800de64:	2b00      	cmp	r3, #0
 800de66:	d015      	beq.n	800de94 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800de68:	4b19      	ldr	r3, [pc, #100]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de6e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800de76:	4916      	ldr	r1, [pc, #88]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de78:	4313      	orrs	r3, r2
 800de7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800de82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800de86:	d105      	bne.n	800de94 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800de88:	4b11      	ldr	r3, [pc, #68]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de8a:	68db      	ldr	r3, [r3, #12]
 800de8c:	4a10      	ldr	r2, [pc, #64]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800de92:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d019      	beq.n	800ded4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800dea0:	4b0b      	ldr	r3, [pc, #44]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dea6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800deae:	4908      	ldr	r1, [pc, #32]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800deb0:	4313      	orrs	r3, r2
 800deb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800deba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800debe:	d109      	bne.n	800ded4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dec0:	4b03      	ldr	r3, [pc, #12]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dec2:	68db      	ldr	r3, [r3, #12]
 800dec4:	4a02      	ldr	r2, [pc, #8]	; (800ded0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dec6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800deca:	60d3      	str	r3, [r2, #12]
 800decc:	e002      	b.n	800ded4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800dece:	bf00      	nop
 800ded0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	681b      	ldr	r3, [r3, #0]
 800ded8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d015      	beq.n	800df0c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800dee0:	4b29      	ldr	r3, [pc, #164]	; (800df88 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800dee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dee6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800deee:	4926      	ldr	r1, [pc, #152]	; (800df88 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800def0:	4313      	orrs	r3, r2
 800def2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800defa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800defe:	d105      	bne.n	800df0c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800df00:	4b21      	ldr	r3, [pc, #132]	; (800df88 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df02:	68db      	ldr	r3, [r3, #12]
 800df04:	4a20      	ldr	r2, [pc, #128]	; (800df88 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800df0a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	681b      	ldr	r3, [r3, #0]
 800df10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800df14:	2b00      	cmp	r3, #0
 800df16:	d015      	beq.n	800df44 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800df18:	4b1b      	ldr	r3, [pc, #108]	; (800df88 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df1e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800df26:	4918      	ldr	r1, [pc, #96]	; (800df88 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df28:	4313      	orrs	r3, r2
 800df2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800df32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800df36:	d105      	bne.n	800df44 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800df38:	4b13      	ldr	r3, [pc, #76]	; (800df88 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df3a:	68db      	ldr	r3, [r3, #12]
 800df3c:	4a12      	ldr	r2, [pc, #72]	; (800df88 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800df42:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	d015      	beq.n	800df7c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800df50:	4b0d      	ldr	r3, [pc, #52]	; (800df88 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df52:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800df56:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800df5e:	490a      	ldr	r1, [pc, #40]	; (800df88 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df60:	4313      	orrs	r3, r2
 800df62:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800df6a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800df6e:	d105      	bne.n	800df7c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800df70:	4b05      	ldr	r3, [pc, #20]	; (800df88 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df72:	68db      	ldr	r3, [r3, #12]
 800df74:	4a04      	ldr	r2, [pc, #16]	; (800df88 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800df7a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800df7c:	7cbb      	ldrb	r3, [r7, #18]
}
 800df7e:	4618      	mov	r0, r3
 800df80:	3718      	adds	r7, #24
 800df82:	46bd      	mov	sp, r7
 800df84:	bd80      	pop	{r7, pc}
 800df86:	bf00      	nop
 800df88:	40021000 	.word	0x40021000

0800df8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b084      	sub	sp, #16
 800df90:	af00      	add	r7, sp, #0
 800df92:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	2b00      	cmp	r3, #0
 800df98:	d101      	bne.n	800df9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800df9a:	2301      	movs	r3, #1
 800df9c:	e09d      	b.n	800e0da <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d108      	bne.n	800dfb8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	685b      	ldr	r3, [r3, #4]
 800dfaa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800dfae:	d009      	beq.n	800dfc4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	2200      	movs	r2, #0
 800dfb4:	61da      	str	r2, [r3, #28]
 800dfb6:	e005      	b.n	800dfc4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	2200      	movs	r2, #0
 800dfbc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	2200      	movs	r2, #0
 800dfc2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2200      	movs	r2, #0
 800dfc8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800dfd0:	b2db      	uxtb	r3, r3
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d106      	bne.n	800dfe4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	2200      	movs	r2, #0
 800dfda:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800dfde:	6878      	ldr	r0, [r7, #4]
 800dfe0:	f7fa fc92 	bl	8008908 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	2202      	movs	r2, #2
 800dfe8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	681a      	ldr	r2, [r3, #0]
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	681b      	ldr	r3, [r3, #0]
 800dff6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800dffa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	68db      	ldr	r3, [r3, #12]
 800e000:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e004:	d902      	bls.n	800e00c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e006:	2300      	movs	r3, #0
 800e008:	60fb      	str	r3, [r7, #12]
 800e00a:	e002      	b.n	800e012 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e00c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e010:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e012:	687b      	ldr	r3, [r7, #4]
 800e014:	68db      	ldr	r3, [r3, #12]
 800e016:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800e01a:	d007      	beq.n	800e02c <HAL_SPI_Init+0xa0>
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	68db      	ldr	r3, [r3, #12]
 800e020:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e024:	d002      	beq.n	800e02c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	2200      	movs	r2, #0
 800e02a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	685b      	ldr	r3, [r3, #4]
 800e030:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	689b      	ldr	r3, [r3, #8]
 800e038:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800e03c:	431a      	orrs	r2, r3
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	691b      	ldr	r3, [r3, #16]
 800e042:	f003 0302 	and.w	r3, r3, #2
 800e046:	431a      	orrs	r2, r3
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	695b      	ldr	r3, [r3, #20]
 800e04c:	f003 0301 	and.w	r3, r3, #1
 800e050:	431a      	orrs	r2, r3
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	699b      	ldr	r3, [r3, #24]
 800e056:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e05a:	431a      	orrs	r2, r3
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	69db      	ldr	r3, [r3, #28]
 800e060:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e064:	431a      	orrs	r2, r3
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	6a1b      	ldr	r3, [r3, #32]
 800e06a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e06e:	ea42 0103 	orr.w	r1, r2, r3
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e076:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	430a      	orrs	r2, r1
 800e080:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	699b      	ldr	r3, [r3, #24]
 800e086:	0c1b      	lsrs	r3, r3, #16
 800e088:	f003 0204 	and.w	r2, r3, #4
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e090:	f003 0310 	and.w	r3, r3, #16
 800e094:	431a      	orrs	r2, r3
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e09a:	f003 0308 	and.w	r3, r3, #8
 800e09e:	431a      	orrs	r2, r3
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	68db      	ldr	r3, [r3, #12]
 800e0a4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800e0a8:	ea42 0103 	orr.w	r1, r2, r3
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	430a      	orrs	r2, r1
 800e0b8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	69da      	ldr	r2, [r3, #28]
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800e0c8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	2200      	movs	r2, #0
 800e0ce:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	2201      	movs	r2, #1
 800e0d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800e0d8:	2300      	movs	r3, #0
}
 800e0da:	4618      	mov	r0, r3
 800e0dc:	3710      	adds	r7, #16
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	bd80      	pop	{r7, pc}

0800e0e2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e0e2:	b580      	push	{r7, lr}
 800e0e4:	b088      	sub	sp, #32
 800e0e6:	af00      	add	r7, sp, #0
 800e0e8:	60f8      	str	r0, [r7, #12]
 800e0ea:	60b9      	str	r1, [r7, #8]
 800e0ec:	603b      	str	r3, [r7, #0]
 800e0ee:	4613      	mov	r3, r2
 800e0f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e0f2:	2300      	movs	r3, #0
 800e0f4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e0f6:	68fb      	ldr	r3, [r7, #12]
 800e0f8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800e0fc:	2b01      	cmp	r3, #1
 800e0fe:	d101      	bne.n	800e104 <HAL_SPI_Transmit+0x22>
 800e100:	2302      	movs	r3, #2
 800e102:	e158      	b.n	800e3b6 <HAL_SPI_Transmit+0x2d4>
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	2201      	movs	r2, #1
 800e108:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e10c:	f7fb fd70 	bl	8009bf0 <HAL_GetTick>
 800e110:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800e112:	88fb      	ldrh	r3, [r7, #6]
 800e114:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e11c:	b2db      	uxtb	r3, r3
 800e11e:	2b01      	cmp	r3, #1
 800e120:	d002      	beq.n	800e128 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800e122:	2302      	movs	r3, #2
 800e124:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e126:	e13d      	b.n	800e3a4 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800e128:	68bb      	ldr	r3, [r7, #8]
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d002      	beq.n	800e134 <HAL_SPI_Transmit+0x52>
 800e12e:	88fb      	ldrh	r3, [r7, #6]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d102      	bne.n	800e13a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800e134:	2301      	movs	r3, #1
 800e136:	77fb      	strb	r3, [r7, #31]
    goto error;
 800e138:	e134      	b.n	800e3a4 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	2203      	movs	r2, #3
 800e13e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	2200      	movs	r2, #0
 800e146:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	68ba      	ldr	r2, [r7, #8]
 800e14c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	88fa      	ldrh	r2, [r7, #6]
 800e152:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	88fa      	ldrh	r2, [r7, #6]
 800e158:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	2200      	movs	r2, #0
 800e15e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	2200      	movs	r2, #0
 800e164:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800e168:	68fb      	ldr	r3, [r7, #12]
 800e16a:	2200      	movs	r2, #0
 800e16c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	2200      	movs	r2, #0
 800e174:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	2200      	movs	r2, #0
 800e17a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	689b      	ldr	r3, [r3, #8]
 800e180:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e184:	d10f      	bne.n	800e1a6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	681a      	ldr	r2, [r3, #0]
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e194:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	681a      	ldr	r2, [r3, #0]
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e1a4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e1b0:	2b40      	cmp	r3, #64	; 0x40
 800e1b2:	d007      	beq.n	800e1c4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	681a      	ldr	r2, [r3, #0]
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e1c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	68db      	ldr	r3, [r3, #12]
 800e1c8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e1cc:	d94b      	bls.n	800e266 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	685b      	ldr	r3, [r3, #4]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d002      	beq.n	800e1dc <HAL_SPI_Transmit+0xfa>
 800e1d6:	8afb      	ldrh	r3, [r7, #22]
 800e1d8:	2b01      	cmp	r3, #1
 800e1da:	d13e      	bne.n	800e25a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e1e0:	881a      	ldrh	r2, [r3, #0]
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e1ec:	1c9a      	adds	r2, r3, #2
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e1f6:	b29b      	uxth	r3, r3
 800e1f8:	3b01      	subs	r3, #1
 800e1fa:	b29a      	uxth	r2, r3
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e200:	e02b      	b.n	800e25a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	689b      	ldr	r3, [r3, #8]
 800e208:	f003 0302 	and.w	r3, r3, #2
 800e20c:	2b02      	cmp	r3, #2
 800e20e:	d112      	bne.n	800e236 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e214:	881a      	ldrh	r2, [r3, #0]
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e220:	1c9a      	adds	r2, r3, #2
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e22a:	b29b      	uxth	r3, r3
 800e22c:	3b01      	subs	r3, #1
 800e22e:	b29a      	uxth	r2, r3
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e234:	e011      	b.n	800e25a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e236:	f7fb fcdb 	bl	8009bf0 <HAL_GetTick>
 800e23a:	4602      	mov	r2, r0
 800e23c:	69bb      	ldr	r3, [r7, #24]
 800e23e:	1ad3      	subs	r3, r2, r3
 800e240:	683a      	ldr	r2, [r7, #0]
 800e242:	429a      	cmp	r2, r3
 800e244:	d803      	bhi.n	800e24e <HAL_SPI_Transmit+0x16c>
 800e246:	683b      	ldr	r3, [r7, #0]
 800e248:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e24c:	d102      	bne.n	800e254 <HAL_SPI_Transmit+0x172>
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	2b00      	cmp	r3, #0
 800e252:	d102      	bne.n	800e25a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800e254:	2303      	movs	r3, #3
 800e256:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e258:	e0a4      	b.n	800e3a4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e25e:	b29b      	uxth	r3, r3
 800e260:	2b00      	cmp	r3, #0
 800e262:	d1ce      	bne.n	800e202 <HAL_SPI_Transmit+0x120>
 800e264:	e07c      	b.n	800e360 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e266:	68fb      	ldr	r3, [r7, #12]
 800e268:	685b      	ldr	r3, [r3, #4]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d002      	beq.n	800e274 <HAL_SPI_Transmit+0x192>
 800e26e:	8afb      	ldrh	r3, [r7, #22]
 800e270:	2b01      	cmp	r3, #1
 800e272:	d170      	bne.n	800e356 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e278:	b29b      	uxth	r3, r3
 800e27a:	2b01      	cmp	r3, #1
 800e27c:	d912      	bls.n	800e2a4 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e282:	881a      	ldrh	r2, [r3, #0]
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e28e:	1c9a      	adds	r2, r3, #2
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e298:	b29b      	uxth	r3, r3
 800e29a:	3b02      	subs	r3, #2
 800e29c:	b29a      	uxth	r2, r3
 800e29e:	68fb      	ldr	r3, [r7, #12]
 800e2a0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e2a2:	e058      	b.n	800e356 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	330c      	adds	r3, #12
 800e2ae:	7812      	ldrb	r2, [r2, #0]
 800e2b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2b6:	1c5a      	adds	r2, r3, #1
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e2c0:	b29b      	uxth	r3, r3
 800e2c2:	3b01      	subs	r3, #1
 800e2c4:	b29a      	uxth	r2, r3
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800e2ca:	e044      	b.n	800e356 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	689b      	ldr	r3, [r3, #8]
 800e2d2:	f003 0302 	and.w	r3, r3, #2
 800e2d6:	2b02      	cmp	r3, #2
 800e2d8:	d12b      	bne.n	800e332 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e2de:	b29b      	uxth	r3, r3
 800e2e0:	2b01      	cmp	r3, #1
 800e2e2:	d912      	bls.n	800e30a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2e8:	881a      	ldrh	r2, [r3, #0]
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2f4:	1c9a      	adds	r2, r3, #2
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e2fe:	b29b      	uxth	r3, r3
 800e300:	3b02      	subs	r3, #2
 800e302:	b29a      	uxth	r2, r3
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e308:	e025      	b.n	800e356 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	330c      	adds	r3, #12
 800e314:	7812      	ldrb	r2, [r2, #0]
 800e316:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e31c:	1c5a      	adds	r2, r3, #1
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e326:	b29b      	uxth	r3, r3
 800e328:	3b01      	subs	r3, #1
 800e32a:	b29a      	uxth	r2, r3
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e330:	e011      	b.n	800e356 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e332:	f7fb fc5d 	bl	8009bf0 <HAL_GetTick>
 800e336:	4602      	mov	r2, r0
 800e338:	69bb      	ldr	r3, [r7, #24]
 800e33a:	1ad3      	subs	r3, r2, r3
 800e33c:	683a      	ldr	r2, [r7, #0]
 800e33e:	429a      	cmp	r2, r3
 800e340:	d803      	bhi.n	800e34a <HAL_SPI_Transmit+0x268>
 800e342:	683b      	ldr	r3, [r7, #0]
 800e344:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e348:	d102      	bne.n	800e350 <HAL_SPI_Transmit+0x26e>
 800e34a:	683b      	ldr	r3, [r7, #0]
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d102      	bne.n	800e356 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800e350:	2303      	movs	r3, #3
 800e352:	77fb      	strb	r3, [r7, #31]
          goto error;
 800e354:	e026      	b.n	800e3a4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e35a:	b29b      	uxth	r3, r3
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d1b5      	bne.n	800e2cc <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e360:	69ba      	ldr	r2, [r7, #24]
 800e362:	6839      	ldr	r1, [r7, #0]
 800e364:	68f8      	ldr	r0, [r7, #12]
 800e366:	f000 fce3 	bl	800ed30 <SPI_EndRxTxTransaction>
 800e36a:	4603      	mov	r3, r0
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	d002      	beq.n	800e376 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	2220      	movs	r2, #32
 800e374:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	689b      	ldr	r3, [r3, #8]
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d10a      	bne.n	800e394 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e37e:	2300      	movs	r3, #0
 800e380:	613b      	str	r3, [r7, #16]
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	68db      	ldr	r3, [r3, #12]
 800e388:	613b      	str	r3, [r7, #16]
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	689b      	ldr	r3, [r3, #8]
 800e390:	613b      	str	r3, [r7, #16]
 800e392:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d002      	beq.n	800e3a2 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800e39c:	2301      	movs	r3, #1
 800e39e:	77fb      	strb	r3, [r7, #31]
 800e3a0:	e000      	b.n	800e3a4 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800e3a2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e3a4:	68fb      	ldr	r3, [r7, #12]
 800e3a6:	2201      	movs	r2, #1
 800e3a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800e3b4:	7ffb      	ldrb	r3, [r7, #31]
}
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	3720      	adds	r7, #32
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	bd80      	pop	{r7, pc}

0800e3be <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e3be:	b580      	push	{r7, lr}
 800e3c0:	b088      	sub	sp, #32
 800e3c2:	af02      	add	r7, sp, #8
 800e3c4:	60f8      	str	r0, [r7, #12]
 800e3c6:	60b9      	str	r1, [r7, #8]
 800e3c8:	603b      	str	r3, [r7, #0]
 800e3ca:	4613      	mov	r3, r2
 800e3cc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800e3ce:	2300      	movs	r3, #0
 800e3d0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	685b      	ldr	r3, [r3, #4]
 800e3d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e3da:	d112      	bne.n	800e402 <HAL_SPI_Receive+0x44>
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	689b      	ldr	r3, [r3, #8]
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d10e      	bne.n	800e402 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	2204      	movs	r2, #4
 800e3e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e3ec:	88fa      	ldrh	r2, [r7, #6]
 800e3ee:	683b      	ldr	r3, [r7, #0]
 800e3f0:	9300      	str	r3, [sp, #0]
 800e3f2:	4613      	mov	r3, r2
 800e3f4:	68ba      	ldr	r2, [r7, #8]
 800e3f6:	68b9      	ldr	r1, [r7, #8]
 800e3f8:	68f8      	ldr	r0, [r7, #12]
 800e3fa:	f000 f910 	bl	800e61e <HAL_SPI_TransmitReceive>
 800e3fe:	4603      	mov	r3, r0
 800e400:	e109      	b.n	800e616 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800e408:	2b01      	cmp	r3, #1
 800e40a:	d101      	bne.n	800e410 <HAL_SPI_Receive+0x52>
 800e40c:	2302      	movs	r3, #2
 800e40e:	e102      	b.n	800e616 <HAL_SPI_Receive+0x258>
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	2201      	movs	r2, #1
 800e414:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e418:	f7fb fbea 	bl	8009bf0 <HAL_GetTick>
 800e41c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e424:	b2db      	uxtb	r3, r3
 800e426:	2b01      	cmp	r3, #1
 800e428:	d002      	beq.n	800e430 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800e42a:	2302      	movs	r3, #2
 800e42c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e42e:	e0e9      	b.n	800e604 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800e430:	68bb      	ldr	r3, [r7, #8]
 800e432:	2b00      	cmp	r3, #0
 800e434:	d002      	beq.n	800e43c <HAL_SPI_Receive+0x7e>
 800e436:	88fb      	ldrh	r3, [r7, #6]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d102      	bne.n	800e442 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800e43c:	2301      	movs	r3, #1
 800e43e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800e440:	e0e0      	b.n	800e604 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	2204      	movs	r2, #4
 800e446:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	2200      	movs	r2, #0
 800e44e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	68ba      	ldr	r2, [r7, #8]
 800e454:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	88fa      	ldrh	r2, [r7, #6]
 800e45a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	88fa      	ldrh	r2, [r7, #6]
 800e462:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	2200      	movs	r2, #0
 800e46a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	2200      	movs	r2, #0
 800e470:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	2200      	movs	r2, #0
 800e476:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	2200      	movs	r2, #0
 800e47c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	2200      	movs	r2, #0
 800e482:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	68db      	ldr	r3, [r3, #12]
 800e488:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e48c:	d908      	bls.n	800e4a0 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	685a      	ldr	r2, [r3, #4]
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	681b      	ldr	r3, [r3, #0]
 800e498:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e49c:	605a      	str	r2, [r3, #4]
 800e49e:	e007      	b.n	800e4b0 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	685a      	ldr	r2, [r3, #4]
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e4ae:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	689b      	ldr	r3, [r3, #8]
 800e4b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e4b8:	d10f      	bne.n	800e4da <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	681a      	ldr	r2, [r3, #0]
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e4c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	681a      	ldr	r2, [r3, #0]
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800e4d8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e4e4:	2b40      	cmp	r3, #64	; 0x40
 800e4e6:	d007      	beq.n	800e4f8 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	681a      	ldr	r2, [r3, #0]
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e4f6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	68db      	ldr	r3, [r3, #12]
 800e4fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e500:	d867      	bhi.n	800e5d2 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800e502:	e030      	b.n	800e566 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	689b      	ldr	r3, [r3, #8]
 800e50a:	f003 0301 	and.w	r3, r3, #1
 800e50e:	2b01      	cmp	r3, #1
 800e510:	d117      	bne.n	800e542 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	f103 020c 	add.w	r2, r3, #12
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e51e:	7812      	ldrb	r2, [r2, #0]
 800e520:	b2d2      	uxtb	r2, r2
 800e522:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e528:	1c5a      	adds	r2, r3, #1
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800e52e:	68fb      	ldr	r3, [r7, #12]
 800e530:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e534:	b29b      	uxth	r3, r3
 800e536:	3b01      	subs	r3, #1
 800e538:	b29a      	uxth	r2, r3
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e540:	e011      	b.n	800e566 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e542:	f7fb fb55 	bl	8009bf0 <HAL_GetTick>
 800e546:	4602      	mov	r2, r0
 800e548:	693b      	ldr	r3, [r7, #16]
 800e54a:	1ad3      	subs	r3, r2, r3
 800e54c:	683a      	ldr	r2, [r7, #0]
 800e54e:	429a      	cmp	r2, r3
 800e550:	d803      	bhi.n	800e55a <HAL_SPI_Receive+0x19c>
 800e552:	683b      	ldr	r3, [r7, #0]
 800e554:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e558:	d102      	bne.n	800e560 <HAL_SPI_Receive+0x1a2>
 800e55a:	683b      	ldr	r3, [r7, #0]
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d102      	bne.n	800e566 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800e560:	2303      	movs	r3, #3
 800e562:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e564:	e04e      	b.n	800e604 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e56c:	b29b      	uxth	r3, r3
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d1c8      	bne.n	800e504 <HAL_SPI_Receive+0x146>
 800e572:	e034      	b.n	800e5de <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	689b      	ldr	r3, [r3, #8]
 800e57a:	f003 0301 	and.w	r3, r3, #1
 800e57e:	2b01      	cmp	r3, #1
 800e580:	d115      	bne.n	800e5ae <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	681b      	ldr	r3, [r3, #0]
 800e586:	68da      	ldr	r2, [r3, #12]
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e58c:	b292      	uxth	r2, r2
 800e58e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e594:	1c9a      	adds	r2, r3, #2
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e5a0:	b29b      	uxth	r3, r3
 800e5a2:	3b01      	subs	r3, #1
 800e5a4:	b29a      	uxth	r2, r3
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800e5ac:	e011      	b.n	800e5d2 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e5ae:	f7fb fb1f 	bl	8009bf0 <HAL_GetTick>
 800e5b2:	4602      	mov	r2, r0
 800e5b4:	693b      	ldr	r3, [r7, #16]
 800e5b6:	1ad3      	subs	r3, r2, r3
 800e5b8:	683a      	ldr	r2, [r7, #0]
 800e5ba:	429a      	cmp	r2, r3
 800e5bc:	d803      	bhi.n	800e5c6 <HAL_SPI_Receive+0x208>
 800e5be:	683b      	ldr	r3, [r7, #0]
 800e5c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e5c4:	d102      	bne.n	800e5cc <HAL_SPI_Receive+0x20e>
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d102      	bne.n	800e5d2 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800e5cc:	2303      	movs	r3, #3
 800e5ce:	75fb      	strb	r3, [r7, #23]
          goto error;
 800e5d0:	e018      	b.n	800e604 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800e5d2:	68fb      	ldr	r3, [r7, #12]
 800e5d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e5d8:	b29b      	uxth	r3, r3
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d1ca      	bne.n	800e574 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e5de:	693a      	ldr	r2, [r7, #16]
 800e5e0:	6839      	ldr	r1, [r7, #0]
 800e5e2:	68f8      	ldr	r0, [r7, #12]
 800e5e4:	f000 fb4c 	bl	800ec80 <SPI_EndRxTransaction>
 800e5e8:	4603      	mov	r3, r0
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d002      	beq.n	800e5f4 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	2220      	movs	r2, #32
 800e5f2:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e5f4:	68fb      	ldr	r3, [r7, #12]
 800e5f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d002      	beq.n	800e602 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800e5fc:	2301      	movs	r3, #1
 800e5fe:	75fb      	strb	r3, [r7, #23]
 800e600:	e000      	b.n	800e604 <HAL_SPI_Receive+0x246>
  }

error :
 800e602:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	2201      	movs	r2, #1
 800e608:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	2200      	movs	r2, #0
 800e610:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800e614:	7dfb      	ldrb	r3, [r7, #23]
}
 800e616:	4618      	mov	r0, r3
 800e618:	3718      	adds	r7, #24
 800e61a:	46bd      	mov	sp, r7
 800e61c:	bd80      	pop	{r7, pc}

0800e61e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800e61e:	b580      	push	{r7, lr}
 800e620:	b08a      	sub	sp, #40	; 0x28
 800e622:	af00      	add	r7, sp, #0
 800e624:	60f8      	str	r0, [r7, #12]
 800e626:	60b9      	str	r1, [r7, #8]
 800e628:	607a      	str	r2, [r7, #4]
 800e62a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e62c:	2301      	movs	r3, #1
 800e62e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800e630:	2300      	movs	r3, #0
 800e632:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800e63c:	2b01      	cmp	r3, #1
 800e63e:	d101      	bne.n	800e644 <HAL_SPI_TransmitReceive+0x26>
 800e640:	2302      	movs	r3, #2
 800e642:	e1fb      	b.n	800ea3c <HAL_SPI_TransmitReceive+0x41e>
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	2201      	movs	r2, #1
 800e648:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e64c:	f7fb fad0 	bl	8009bf0 <HAL_GetTick>
 800e650:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e652:	68fb      	ldr	r3, [r7, #12]
 800e654:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e658:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	685b      	ldr	r3, [r3, #4]
 800e65e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800e660:	887b      	ldrh	r3, [r7, #2]
 800e662:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800e664:	887b      	ldrh	r3, [r7, #2]
 800e666:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e668:	7efb      	ldrb	r3, [r7, #27]
 800e66a:	2b01      	cmp	r3, #1
 800e66c:	d00e      	beq.n	800e68c <HAL_SPI_TransmitReceive+0x6e>
 800e66e:	697b      	ldr	r3, [r7, #20]
 800e670:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e674:	d106      	bne.n	800e684 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	689b      	ldr	r3, [r3, #8]
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d102      	bne.n	800e684 <HAL_SPI_TransmitReceive+0x66>
 800e67e:	7efb      	ldrb	r3, [r7, #27]
 800e680:	2b04      	cmp	r3, #4
 800e682:	d003      	beq.n	800e68c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800e684:	2302      	movs	r3, #2
 800e686:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800e68a:	e1cd      	b.n	800ea28 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e68c:	68bb      	ldr	r3, [r7, #8]
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d005      	beq.n	800e69e <HAL_SPI_TransmitReceive+0x80>
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	2b00      	cmp	r3, #0
 800e696:	d002      	beq.n	800e69e <HAL_SPI_TransmitReceive+0x80>
 800e698:	887b      	ldrh	r3, [r7, #2]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d103      	bne.n	800e6a6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800e69e:	2301      	movs	r3, #1
 800e6a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800e6a4:	e1c0      	b.n	800ea28 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e6ac:	b2db      	uxtb	r3, r3
 800e6ae:	2b04      	cmp	r3, #4
 800e6b0:	d003      	beq.n	800e6ba <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	2205      	movs	r2, #5
 800e6b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	2200      	movs	r2, #0
 800e6be:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	687a      	ldr	r2, [r7, #4]
 800e6c4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	887a      	ldrh	r2, [r7, #2]
 800e6ca:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	887a      	ldrh	r2, [r7, #2]
 800e6d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	68ba      	ldr	r2, [r7, #8]
 800e6da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	887a      	ldrh	r2, [r7, #2]
 800e6e0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800e6e2:	68fb      	ldr	r3, [r7, #12]
 800e6e4:	887a      	ldrh	r2, [r7, #2]
 800e6e6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	2200      	movs	r2, #0
 800e6ec:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	2200      	movs	r2, #0
 800e6f2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	68db      	ldr	r3, [r3, #12]
 800e6f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e6fc:	d802      	bhi.n	800e704 <HAL_SPI_TransmitReceive+0xe6>
 800e6fe:	8a3b      	ldrh	r3, [r7, #16]
 800e700:	2b01      	cmp	r3, #1
 800e702:	d908      	bls.n	800e716 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	685a      	ldr	r2, [r3, #4]
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e712:	605a      	str	r2, [r3, #4]
 800e714:	e007      	b.n	800e726 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e716:	68fb      	ldr	r3, [r7, #12]
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	685a      	ldr	r2, [r3, #4]
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e724:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e730:	2b40      	cmp	r3, #64	; 0x40
 800e732:	d007      	beq.n	800e744 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	681a      	ldr	r2, [r3, #0]
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800e742:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	68db      	ldr	r3, [r3, #12]
 800e748:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e74c:	d97c      	bls.n	800e848 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	685b      	ldr	r3, [r3, #4]
 800e752:	2b00      	cmp	r3, #0
 800e754:	d002      	beq.n	800e75c <HAL_SPI_TransmitReceive+0x13e>
 800e756:	8a7b      	ldrh	r3, [r7, #18]
 800e758:	2b01      	cmp	r3, #1
 800e75a:	d169      	bne.n	800e830 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e760:	881a      	ldrh	r2, [r3, #0]
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e76c:	1c9a      	adds	r2, r3, #2
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e776:	b29b      	uxth	r3, r3
 800e778:	3b01      	subs	r3, #1
 800e77a:	b29a      	uxth	r2, r3
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e780:	e056      	b.n	800e830 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e782:	68fb      	ldr	r3, [r7, #12]
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	689b      	ldr	r3, [r3, #8]
 800e788:	f003 0302 	and.w	r3, r3, #2
 800e78c:	2b02      	cmp	r3, #2
 800e78e:	d11b      	bne.n	800e7c8 <HAL_SPI_TransmitReceive+0x1aa>
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e794:	b29b      	uxth	r3, r3
 800e796:	2b00      	cmp	r3, #0
 800e798:	d016      	beq.n	800e7c8 <HAL_SPI_TransmitReceive+0x1aa>
 800e79a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e79c:	2b01      	cmp	r3, #1
 800e79e:	d113      	bne.n	800e7c8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e7a4:	881a      	ldrh	r2, [r3, #0]
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e7b0:	1c9a      	adds	r2, r3, #2
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e7ba:	b29b      	uxth	r3, r3
 800e7bc:	3b01      	subs	r3, #1
 800e7be:	b29a      	uxth	r2, r3
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	689b      	ldr	r3, [r3, #8]
 800e7ce:	f003 0301 	and.w	r3, r3, #1
 800e7d2:	2b01      	cmp	r3, #1
 800e7d4:	d11c      	bne.n	800e810 <HAL_SPI_TransmitReceive+0x1f2>
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e7dc:	b29b      	uxth	r3, r3
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d016      	beq.n	800e810 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	68da      	ldr	r2, [r3, #12]
 800e7e8:	68fb      	ldr	r3, [r7, #12]
 800e7ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7ec:	b292      	uxth	r2, r2
 800e7ee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e7f4:	1c9a      	adds	r2, r3, #2
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e800:	b29b      	uxth	r3, r3
 800e802:	3b01      	subs	r3, #1
 800e804:	b29a      	uxth	r2, r3
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e80c:	2301      	movs	r3, #1
 800e80e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e810:	f7fb f9ee 	bl	8009bf0 <HAL_GetTick>
 800e814:	4602      	mov	r2, r0
 800e816:	69fb      	ldr	r3, [r7, #28]
 800e818:	1ad3      	subs	r3, r2, r3
 800e81a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e81c:	429a      	cmp	r2, r3
 800e81e:	d807      	bhi.n	800e830 <HAL_SPI_TransmitReceive+0x212>
 800e820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e822:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e826:	d003      	beq.n	800e830 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800e828:	2303      	movs	r3, #3
 800e82a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800e82e:	e0fb      	b.n	800ea28 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e834:	b29b      	uxth	r3, r3
 800e836:	2b00      	cmp	r3, #0
 800e838:	d1a3      	bne.n	800e782 <HAL_SPI_TransmitReceive+0x164>
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e840:	b29b      	uxth	r3, r3
 800e842:	2b00      	cmp	r3, #0
 800e844:	d19d      	bne.n	800e782 <HAL_SPI_TransmitReceive+0x164>
 800e846:	e0df      	b.n	800ea08 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	685b      	ldr	r3, [r3, #4]
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d003      	beq.n	800e858 <HAL_SPI_TransmitReceive+0x23a>
 800e850:	8a7b      	ldrh	r3, [r7, #18]
 800e852:	2b01      	cmp	r3, #1
 800e854:	f040 80cb 	bne.w	800e9ee <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e85c:	b29b      	uxth	r3, r3
 800e85e:	2b01      	cmp	r3, #1
 800e860:	d912      	bls.n	800e888 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e866:	881a      	ldrh	r2, [r3, #0]
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	681b      	ldr	r3, [r3, #0]
 800e86c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e872:	1c9a      	adds	r2, r3, #2
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e87c:	b29b      	uxth	r3, r3
 800e87e:	3b02      	subs	r3, #2
 800e880:	b29a      	uxth	r2, r3
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e886:	e0b2      	b.n	800e9ee <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e88c:	68fb      	ldr	r3, [r7, #12]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	330c      	adds	r3, #12
 800e892:	7812      	ldrb	r2, [r2, #0]
 800e894:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e89a:	1c5a      	adds	r2, r3, #1
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e8a4:	b29b      	uxth	r3, r3
 800e8a6:	3b01      	subs	r3, #1
 800e8a8:	b29a      	uxth	r2, r3
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e8ae:	e09e      	b.n	800e9ee <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	689b      	ldr	r3, [r3, #8]
 800e8b6:	f003 0302 	and.w	r3, r3, #2
 800e8ba:	2b02      	cmp	r3, #2
 800e8bc:	d134      	bne.n	800e928 <HAL_SPI_TransmitReceive+0x30a>
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e8c2:	b29b      	uxth	r3, r3
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d02f      	beq.n	800e928 <HAL_SPI_TransmitReceive+0x30a>
 800e8c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e8ca:	2b01      	cmp	r3, #1
 800e8cc:	d12c      	bne.n	800e928 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e8d2:	b29b      	uxth	r3, r3
 800e8d4:	2b01      	cmp	r3, #1
 800e8d6:	d912      	bls.n	800e8fe <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8dc:	881a      	ldrh	r2, [r3, #0]
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8e8:	1c9a      	adds	r2, r3, #2
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e8f2:	b29b      	uxth	r3, r3
 800e8f4:	3b02      	subs	r3, #2
 800e8f6:	b29a      	uxth	r2, r3
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	87da      	strh	r2, [r3, #62]	; 0x3e
 800e8fc:	e012      	b.n	800e924 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	330c      	adds	r3, #12
 800e908:	7812      	ldrb	r2, [r2, #0]
 800e90a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e910:	1c5a      	adds	r2, r3, #1
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e91a:	b29b      	uxth	r3, r3
 800e91c:	3b01      	subs	r3, #1
 800e91e:	b29a      	uxth	r2, r3
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e924:	2300      	movs	r3, #0
 800e926:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	681b      	ldr	r3, [r3, #0]
 800e92c:	689b      	ldr	r3, [r3, #8]
 800e92e:	f003 0301 	and.w	r3, r3, #1
 800e932:	2b01      	cmp	r3, #1
 800e934:	d148      	bne.n	800e9c8 <HAL_SPI_TransmitReceive+0x3aa>
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e93c:	b29b      	uxth	r3, r3
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d042      	beq.n	800e9c8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e948:	b29b      	uxth	r3, r3
 800e94a:	2b01      	cmp	r3, #1
 800e94c:	d923      	bls.n	800e996 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	68da      	ldr	r2, [r3, #12]
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e958:	b292      	uxth	r2, r2
 800e95a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e95c:	68fb      	ldr	r3, [r7, #12]
 800e95e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e960:	1c9a      	adds	r2, r3, #2
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e96c:	b29b      	uxth	r3, r3
 800e96e:	3b02      	subs	r3, #2
 800e970:	b29a      	uxth	r2, r3
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e97e:	b29b      	uxth	r3, r3
 800e980:	2b01      	cmp	r3, #1
 800e982:	d81f      	bhi.n	800e9c4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e984:	68fb      	ldr	r3, [r7, #12]
 800e986:	681b      	ldr	r3, [r3, #0]
 800e988:	685a      	ldr	r2, [r3, #4]
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800e992:	605a      	str	r2, [r3, #4]
 800e994:	e016      	b.n	800e9c4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	681b      	ldr	r3, [r3, #0]
 800e99a:	f103 020c 	add.w	r2, r3, #12
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e9a2:	7812      	ldrb	r2, [r2, #0]
 800e9a4:	b2d2      	uxtb	r2, r2
 800e9a6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e9ac:	1c5a      	adds	r2, r3, #1
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800e9b8:	b29b      	uxth	r3, r3
 800e9ba:	3b01      	subs	r3, #1
 800e9bc:	b29a      	uxth	r2, r3
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e9c4:	2301      	movs	r3, #1
 800e9c6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e9c8:	f7fb f912 	bl	8009bf0 <HAL_GetTick>
 800e9cc:	4602      	mov	r2, r0
 800e9ce:	69fb      	ldr	r3, [r7, #28]
 800e9d0:	1ad3      	subs	r3, r2, r3
 800e9d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e9d4:	429a      	cmp	r2, r3
 800e9d6:	d803      	bhi.n	800e9e0 <HAL_SPI_TransmitReceive+0x3c2>
 800e9d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e9de:	d102      	bne.n	800e9e6 <HAL_SPI_TransmitReceive+0x3c8>
 800e9e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d103      	bne.n	800e9ee <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800e9e6:	2303      	movs	r3, #3
 800e9e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800e9ec:	e01c      	b.n	800ea28 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800e9f2:	b29b      	uxth	r3, r3
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	f47f af5b 	bne.w	800e8b0 <HAL_SPI_TransmitReceive+0x292>
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ea00:	b29b      	uxth	r3, r3
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	f47f af54 	bne.w	800e8b0 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ea08:	69fa      	ldr	r2, [r7, #28]
 800ea0a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ea0c:	68f8      	ldr	r0, [r7, #12]
 800ea0e:	f000 f98f 	bl	800ed30 <SPI_EndRxTxTransaction>
 800ea12:	4603      	mov	r3, r0
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d006      	beq.n	800ea26 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800ea18:	2301      	movs	r3, #1
 800ea1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	2220      	movs	r2, #32
 800ea22:	661a      	str	r2, [r3, #96]	; 0x60
 800ea24:	e000      	b.n	800ea28 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800ea26:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	2201      	movs	r2, #1
 800ea2c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	2200      	movs	r2, #0
 800ea34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800ea38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	3728      	adds	r7, #40	; 0x28
 800ea40:	46bd      	mov	sp, r7
 800ea42:	bd80      	pop	{r7, pc}

0800ea44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ea44:	b580      	push	{r7, lr}
 800ea46:	b088      	sub	sp, #32
 800ea48:	af00      	add	r7, sp, #0
 800ea4a:	60f8      	str	r0, [r7, #12]
 800ea4c:	60b9      	str	r1, [r7, #8]
 800ea4e:	603b      	str	r3, [r7, #0]
 800ea50:	4613      	mov	r3, r2
 800ea52:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ea54:	f7fb f8cc 	bl	8009bf0 <HAL_GetTick>
 800ea58:	4602      	mov	r2, r0
 800ea5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ea5c:	1a9b      	subs	r3, r3, r2
 800ea5e:	683a      	ldr	r2, [r7, #0]
 800ea60:	4413      	add	r3, r2
 800ea62:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ea64:	f7fb f8c4 	bl	8009bf0 <HAL_GetTick>
 800ea68:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ea6a:	4b39      	ldr	r3, [pc, #228]	; (800eb50 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	015b      	lsls	r3, r3, #5
 800ea70:	0d1b      	lsrs	r3, r3, #20
 800ea72:	69fa      	ldr	r2, [r7, #28]
 800ea74:	fb02 f303 	mul.w	r3, r2, r3
 800ea78:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ea7a:	e054      	b.n	800eb26 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ea7c:	683b      	ldr	r3, [r7, #0]
 800ea7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ea82:	d050      	beq.n	800eb26 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ea84:	f7fb f8b4 	bl	8009bf0 <HAL_GetTick>
 800ea88:	4602      	mov	r2, r0
 800ea8a:	69bb      	ldr	r3, [r7, #24]
 800ea8c:	1ad3      	subs	r3, r2, r3
 800ea8e:	69fa      	ldr	r2, [r7, #28]
 800ea90:	429a      	cmp	r2, r3
 800ea92:	d902      	bls.n	800ea9a <SPI_WaitFlagStateUntilTimeout+0x56>
 800ea94:	69fb      	ldr	r3, [r7, #28]
 800ea96:	2b00      	cmp	r3, #0
 800ea98:	d13d      	bne.n	800eb16 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	685a      	ldr	r2, [r3, #4]
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800eaa8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	685b      	ldr	r3, [r3, #4]
 800eaae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800eab2:	d111      	bne.n	800ead8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	689b      	ldr	r3, [r3, #8]
 800eab8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800eabc:	d004      	beq.n	800eac8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	689b      	ldr	r3, [r3, #8]
 800eac2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eac6:	d107      	bne.n	800ead8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	681a      	ldr	r2, [r3, #0]
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ead6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eadc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800eae0:	d10f      	bne.n	800eb02 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	681a      	ldr	r2, [r3, #0]
 800eae8:	68fb      	ldr	r3, [r7, #12]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800eaf0:	601a      	str	r2, [r3, #0]
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	681a      	ldr	r2, [r3, #0]
 800eaf8:	68fb      	ldr	r3, [r7, #12]
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800eb00:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	2201      	movs	r2, #1
 800eb06:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	2200      	movs	r2, #0
 800eb0e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800eb12:	2303      	movs	r3, #3
 800eb14:	e017      	b.n	800eb46 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800eb16:	697b      	ldr	r3, [r7, #20]
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d101      	bne.n	800eb20 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800eb1c:	2300      	movs	r3, #0
 800eb1e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800eb20:	697b      	ldr	r3, [r7, #20]
 800eb22:	3b01      	subs	r3, #1
 800eb24:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	689a      	ldr	r2, [r3, #8]
 800eb2c:	68bb      	ldr	r3, [r7, #8]
 800eb2e:	4013      	ands	r3, r2
 800eb30:	68ba      	ldr	r2, [r7, #8]
 800eb32:	429a      	cmp	r2, r3
 800eb34:	bf0c      	ite	eq
 800eb36:	2301      	moveq	r3, #1
 800eb38:	2300      	movne	r3, #0
 800eb3a:	b2db      	uxtb	r3, r3
 800eb3c:	461a      	mov	r2, r3
 800eb3e:	79fb      	ldrb	r3, [r7, #7]
 800eb40:	429a      	cmp	r2, r3
 800eb42:	d19b      	bne.n	800ea7c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800eb44:	2300      	movs	r3, #0
}
 800eb46:	4618      	mov	r0, r3
 800eb48:	3720      	adds	r7, #32
 800eb4a:	46bd      	mov	sp, r7
 800eb4c:	bd80      	pop	{r7, pc}
 800eb4e:	bf00      	nop
 800eb50:	2000037c 	.word	0x2000037c

0800eb54 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b08a      	sub	sp, #40	; 0x28
 800eb58:	af00      	add	r7, sp, #0
 800eb5a:	60f8      	str	r0, [r7, #12]
 800eb5c:	60b9      	str	r1, [r7, #8]
 800eb5e:	607a      	str	r2, [r7, #4]
 800eb60:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800eb62:	2300      	movs	r3, #0
 800eb64:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800eb66:	f7fb f843 	bl	8009bf0 <HAL_GetTick>
 800eb6a:	4602      	mov	r2, r0
 800eb6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb6e:	1a9b      	subs	r3, r3, r2
 800eb70:	683a      	ldr	r2, [r7, #0]
 800eb72:	4413      	add	r3, r2
 800eb74:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800eb76:	f7fb f83b 	bl	8009bf0 <HAL_GetTick>
 800eb7a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800eb7c:	68fb      	ldr	r3, [r7, #12]
 800eb7e:	681b      	ldr	r3, [r3, #0]
 800eb80:	330c      	adds	r3, #12
 800eb82:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800eb84:	4b3d      	ldr	r3, [pc, #244]	; (800ec7c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800eb86:	681a      	ldr	r2, [r3, #0]
 800eb88:	4613      	mov	r3, r2
 800eb8a:	009b      	lsls	r3, r3, #2
 800eb8c:	4413      	add	r3, r2
 800eb8e:	00da      	lsls	r2, r3, #3
 800eb90:	1ad3      	subs	r3, r2, r3
 800eb92:	0d1b      	lsrs	r3, r3, #20
 800eb94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eb96:	fb02 f303 	mul.w	r3, r2, r3
 800eb9a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800eb9c:	e060      	b.n	800ec60 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800eb9e:	68bb      	ldr	r3, [r7, #8]
 800eba0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800eba4:	d107      	bne.n	800ebb6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d104      	bne.n	800ebb6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800ebac:	69fb      	ldr	r3, [r7, #28]
 800ebae:	781b      	ldrb	r3, [r3, #0]
 800ebb0:	b2db      	uxtb	r3, r3
 800ebb2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ebb4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ebb6:	683b      	ldr	r3, [r7, #0]
 800ebb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ebbc:	d050      	beq.n	800ec60 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ebbe:	f7fb f817 	bl	8009bf0 <HAL_GetTick>
 800ebc2:	4602      	mov	r2, r0
 800ebc4:	6a3b      	ldr	r3, [r7, #32]
 800ebc6:	1ad3      	subs	r3, r2, r3
 800ebc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ebca:	429a      	cmp	r2, r3
 800ebcc:	d902      	bls.n	800ebd4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800ebce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d13d      	bne.n	800ec50 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	685a      	ldr	r2, [r3, #4]
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	681b      	ldr	r3, [r3, #0]
 800ebde:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ebe2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	685b      	ldr	r3, [r3, #4]
 800ebe8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ebec:	d111      	bne.n	800ec12 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	689b      	ldr	r3, [r3, #8]
 800ebf2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ebf6:	d004      	beq.n	800ec02 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	689b      	ldr	r3, [r3, #8]
 800ebfc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ec00:	d107      	bne.n	800ec12 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	681b      	ldr	r3, [r3, #0]
 800ec06:	681a      	ldr	r2, [r3, #0]
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ec10:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ec16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ec1a:	d10f      	bne.n	800ec3c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	681b      	ldr	r3, [r3, #0]
 800ec20:	681a      	ldr	r2, [r3, #0]
 800ec22:	68fb      	ldr	r3, [r7, #12]
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ec2a:	601a      	str	r2, [r3, #0]
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	681b      	ldr	r3, [r3, #0]
 800ec30:	681a      	ldr	r2, [r3, #0]
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	681b      	ldr	r3, [r3, #0]
 800ec36:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ec3a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	2201      	movs	r2, #1
 800ec40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	2200      	movs	r2, #0
 800ec48:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800ec4c:	2303      	movs	r3, #3
 800ec4e:	e010      	b.n	800ec72 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ec50:	69bb      	ldr	r3, [r7, #24]
 800ec52:	2b00      	cmp	r3, #0
 800ec54:	d101      	bne.n	800ec5a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800ec56:	2300      	movs	r3, #0
 800ec58:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800ec5a:	69bb      	ldr	r3, [r7, #24]
 800ec5c:	3b01      	subs	r3, #1
 800ec5e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	689a      	ldr	r2, [r3, #8]
 800ec66:	68bb      	ldr	r3, [r7, #8]
 800ec68:	4013      	ands	r3, r2
 800ec6a:	687a      	ldr	r2, [r7, #4]
 800ec6c:	429a      	cmp	r2, r3
 800ec6e:	d196      	bne.n	800eb9e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800ec70:	2300      	movs	r3, #0
}
 800ec72:	4618      	mov	r0, r3
 800ec74:	3728      	adds	r7, #40	; 0x28
 800ec76:	46bd      	mov	sp, r7
 800ec78:	bd80      	pop	{r7, pc}
 800ec7a:	bf00      	nop
 800ec7c:	2000037c 	.word	0x2000037c

0800ec80 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ec80:	b580      	push	{r7, lr}
 800ec82:	b086      	sub	sp, #24
 800ec84:	af02      	add	r7, sp, #8
 800ec86:	60f8      	str	r0, [r7, #12]
 800ec88:	60b9      	str	r1, [r7, #8]
 800ec8a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	685b      	ldr	r3, [r3, #4]
 800ec90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ec94:	d111      	bne.n	800ecba <SPI_EndRxTransaction+0x3a>
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	689b      	ldr	r3, [r3, #8]
 800ec9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ec9e:	d004      	beq.n	800ecaa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	689b      	ldr	r3, [r3, #8]
 800eca4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800eca8:	d107      	bne.n	800ecba <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	681b      	ldr	r3, [r3, #0]
 800ecae:	681a      	ldr	r2, [r3, #0]
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ecb8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	9300      	str	r3, [sp, #0]
 800ecbe:	68bb      	ldr	r3, [r7, #8]
 800ecc0:	2200      	movs	r2, #0
 800ecc2:	2180      	movs	r1, #128	; 0x80
 800ecc4:	68f8      	ldr	r0, [r7, #12]
 800ecc6:	f7ff febd 	bl	800ea44 <SPI_WaitFlagStateUntilTimeout>
 800ecca:	4603      	mov	r3, r0
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d007      	beq.n	800ece0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ecd4:	f043 0220 	orr.w	r2, r3, #32
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800ecdc:	2303      	movs	r3, #3
 800ecde:	e023      	b.n	800ed28 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	685b      	ldr	r3, [r3, #4]
 800ece4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ece8:	d11d      	bne.n	800ed26 <SPI_EndRxTransaction+0xa6>
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	689b      	ldr	r3, [r3, #8]
 800ecee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ecf2:	d004      	beq.n	800ecfe <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	689b      	ldr	r3, [r3, #8]
 800ecf8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ecfc:	d113      	bne.n	800ed26 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	9300      	str	r3, [sp, #0]
 800ed02:	68bb      	ldr	r3, [r7, #8]
 800ed04:	2200      	movs	r2, #0
 800ed06:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800ed0a:	68f8      	ldr	r0, [r7, #12]
 800ed0c:	f7ff ff22 	bl	800eb54 <SPI_WaitFifoStateUntilTimeout>
 800ed10:	4603      	mov	r3, r0
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d007      	beq.n	800ed26 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ed1a:	f043 0220 	orr.w	r2, r3, #32
 800ed1e:	68fb      	ldr	r3, [r7, #12]
 800ed20:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800ed22:	2303      	movs	r3, #3
 800ed24:	e000      	b.n	800ed28 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800ed26:	2300      	movs	r3, #0
}
 800ed28:	4618      	mov	r0, r3
 800ed2a:	3710      	adds	r7, #16
 800ed2c:	46bd      	mov	sp, r7
 800ed2e:	bd80      	pop	{r7, pc}

0800ed30 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ed30:	b580      	push	{r7, lr}
 800ed32:	b086      	sub	sp, #24
 800ed34:	af02      	add	r7, sp, #8
 800ed36:	60f8      	str	r0, [r7, #12]
 800ed38:	60b9      	str	r1, [r7, #8]
 800ed3a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	9300      	str	r3, [sp, #0]
 800ed40:	68bb      	ldr	r3, [r7, #8]
 800ed42:	2200      	movs	r2, #0
 800ed44:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800ed48:	68f8      	ldr	r0, [r7, #12]
 800ed4a:	f7ff ff03 	bl	800eb54 <SPI_WaitFifoStateUntilTimeout>
 800ed4e:	4603      	mov	r3, r0
 800ed50:	2b00      	cmp	r3, #0
 800ed52:	d007      	beq.n	800ed64 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ed58:	f043 0220 	orr.w	r2, r3, #32
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800ed60:	2303      	movs	r3, #3
 800ed62:	e027      	b.n	800edb4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	9300      	str	r3, [sp, #0]
 800ed68:	68bb      	ldr	r3, [r7, #8]
 800ed6a:	2200      	movs	r2, #0
 800ed6c:	2180      	movs	r1, #128	; 0x80
 800ed6e:	68f8      	ldr	r0, [r7, #12]
 800ed70:	f7ff fe68 	bl	800ea44 <SPI_WaitFlagStateUntilTimeout>
 800ed74:	4603      	mov	r3, r0
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d007      	beq.n	800ed8a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ed7e:	f043 0220 	orr.w	r2, r3, #32
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800ed86:	2303      	movs	r3, #3
 800ed88:	e014      	b.n	800edb4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	9300      	str	r3, [sp, #0]
 800ed8e:	68bb      	ldr	r3, [r7, #8]
 800ed90:	2200      	movs	r2, #0
 800ed92:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800ed96:	68f8      	ldr	r0, [r7, #12]
 800ed98:	f7ff fedc 	bl	800eb54 <SPI_WaitFifoStateUntilTimeout>
 800ed9c:	4603      	mov	r3, r0
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d007      	beq.n	800edb2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800eda6:	f043 0220 	orr.w	r2, r3, #32
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800edae:	2303      	movs	r3, #3
 800edb0:	e000      	b.n	800edb4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800edb2:	2300      	movs	r3, #0
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	3710      	adds	r7, #16
 800edb8:	46bd      	mov	sp, r7
 800edba:	bd80      	pop	{r7, pc}

0800edbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800edbc:	b580      	push	{r7, lr}
 800edbe:	b082      	sub	sp, #8
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d101      	bne.n	800edce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800edca:	2301      	movs	r3, #1
 800edcc:	e049      	b.n	800ee62 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800edd4:	b2db      	uxtb	r3, r3
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d106      	bne.n	800ede8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	2200      	movs	r2, #0
 800edde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ede2:	6878      	ldr	r0, [r7, #4]
 800ede4:	f7f9 fdd2 	bl	800898c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	2202      	movs	r2, #2
 800edec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	681a      	ldr	r2, [r3, #0]
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	3304      	adds	r3, #4
 800edf8:	4619      	mov	r1, r3
 800edfa:	4610      	mov	r0, r2
 800edfc:	f000 fec0 	bl	800fb80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	2201      	movs	r2, #1
 800ee04:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	2201      	movs	r2, #1
 800ee0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	2201      	movs	r2, #1
 800ee14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	2201      	movs	r2, #1
 800ee1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	2201      	movs	r2, #1
 800ee24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	2201      	movs	r2, #1
 800ee2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	2201      	movs	r2, #1
 800ee34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	2201      	movs	r2, #1
 800ee3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	2201      	movs	r2, #1
 800ee44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	2201      	movs	r2, #1
 800ee4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	2201      	movs	r2, #1
 800ee54:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	2201      	movs	r2, #1
 800ee5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ee60:	2300      	movs	r3, #0
}
 800ee62:	4618      	mov	r0, r3
 800ee64:	3708      	adds	r7, #8
 800ee66:	46bd      	mov	sp, r7
 800ee68:	bd80      	pop	{r7, pc}
	...

0800ee6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ee6c:	b480      	push	{r7}
 800ee6e:	b085      	sub	sp, #20
 800ee70:	af00      	add	r7, sp, #0
 800ee72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ee7a:	b2db      	uxtb	r3, r3
 800ee7c:	2b01      	cmp	r3, #1
 800ee7e:	d001      	beq.n	800ee84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ee80:	2301      	movs	r3, #1
 800ee82:	e054      	b.n	800ef2e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	2202      	movs	r2, #2
 800ee88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	68da      	ldr	r2, [r3, #12]
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	f042 0201 	orr.w	r2, r2, #1
 800ee9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	681b      	ldr	r3, [r3, #0]
 800eea0:	4a26      	ldr	r2, [pc, #152]	; (800ef3c <HAL_TIM_Base_Start_IT+0xd0>)
 800eea2:	4293      	cmp	r3, r2
 800eea4:	d022      	beq.n	800eeec <HAL_TIM_Base_Start_IT+0x80>
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eeae:	d01d      	beq.n	800eeec <HAL_TIM_Base_Start_IT+0x80>
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	4a22      	ldr	r2, [pc, #136]	; (800ef40 <HAL_TIM_Base_Start_IT+0xd4>)
 800eeb6:	4293      	cmp	r3, r2
 800eeb8:	d018      	beq.n	800eeec <HAL_TIM_Base_Start_IT+0x80>
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	4a21      	ldr	r2, [pc, #132]	; (800ef44 <HAL_TIM_Base_Start_IT+0xd8>)
 800eec0:	4293      	cmp	r3, r2
 800eec2:	d013      	beq.n	800eeec <HAL_TIM_Base_Start_IT+0x80>
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	4a1f      	ldr	r2, [pc, #124]	; (800ef48 <HAL_TIM_Base_Start_IT+0xdc>)
 800eeca:	4293      	cmp	r3, r2
 800eecc:	d00e      	beq.n	800eeec <HAL_TIM_Base_Start_IT+0x80>
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	4a1e      	ldr	r2, [pc, #120]	; (800ef4c <HAL_TIM_Base_Start_IT+0xe0>)
 800eed4:	4293      	cmp	r3, r2
 800eed6:	d009      	beq.n	800eeec <HAL_TIM_Base_Start_IT+0x80>
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	681b      	ldr	r3, [r3, #0]
 800eedc:	4a1c      	ldr	r2, [pc, #112]	; (800ef50 <HAL_TIM_Base_Start_IT+0xe4>)
 800eede:	4293      	cmp	r3, r2
 800eee0:	d004      	beq.n	800eeec <HAL_TIM_Base_Start_IT+0x80>
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	4a1b      	ldr	r2, [pc, #108]	; (800ef54 <HAL_TIM_Base_Start_IT+0xe8>)
 800eee8:	4293      	cmp	r3, r2
 800eeea:	d115      	bne.n	800ef18 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	689a      	ldr	r2, [r3, #8]
 800eef2:	4b19      	ldr	r3, [pc, #100]	; (800ef58 <HAL_TIM_Base_Start_IT+0xec>)
 800eef4:	4013      	ands	r3, r2
 800eef6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	2b06      	cmp	r3, #6
 800eefc:	d015      	beq.n	800ef2a <HAL_TIM_Base_Start_IT+0xbe>
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ef04:	d011      	beq.n	800ef2a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	681a      	ldr	r2, [r3, #0]
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	f042 0201 	orr.w	r2, r2, #1
 800ef14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ef16:	e008      	b.n	800ef2a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	681a      	ldr	r2, [r3, #0]
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	f042 0201 	orr.w	r2, r2, #1
 800ef26:	601a      	str	r2, [r3, #0]
 800ef28:	e000      	b.n	800ef2c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ef2a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ef2c:	2300      	movs	r3, #0
}
 800ef2e:	4618      	mov	r0, r3
 800ef30:	3714      	adds	r7, #20
 800ef32:	46bd      	mov	sp, r7
 800ef34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef38:	4770      	bx	lr
 800ef3a:	bf00      	nop
 800ef3c:	40012c00 	.word	0x40012c00
 800ef40:	40000400 	.word	0x40000400
 800ef44:	40000800 	.word	0x40000800
 800ef48:	40000c00 	.word	0x40000c00
 800ef4c:	40013400 	.word	0x40013400
 800ef50:	40014000 	.word	0x40014000
 800ef54:	40015000 	.word	0x40015000
 800ef58:	00010007 	.word	0x00010007

0800ef5c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800ef5c:	b480      	push	{r7}
 800ef5e:	b083      	sub	sp, #12
 800ef60:	af00      	add	r7, sp, #0
 800ef62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	68da      	ldr	r2, [r3, #12]
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	f022 0201 	bic.w	r2, r2, #1
 800ef72:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	6a1a      	ldr	r2, [r3, #32]
 800ef7a:	f241 1311 	movw	r3, #4369	; 0x1111
 800ef7e:	4013      	ands	r3, r2
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d10f      	bne.n	800efa4 <HAL_TIM_Base_Stop_IT+0x48>
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	681b      	ldr	r3, [r3, #0]
 800ef88:	6a1a      	ldr	r2, [r3, #32]
 800ef8a:	f244 4344 	movw	r3, #17476	; 0x4444
 800ef8e:	4013      	ands	r3, r2
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d107      	bne.n	800efa4 <HAL_TIM_Base_Stop_IT+0x48>
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	681a      	ldr	r2, [r3, #0]
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	f022 0201 	bic.w	r2, r2, #1
 800efa2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	2201      	movs	r2, #1
 800efa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800efac:	2300      	movs	r3, #0
}
 800efae:	4618      	mov	r0, r3
 800efb0:	370c      	adds	r7, #12
 800efb2:	46bd      	mov	sp, r7
 800efb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb8:	4770      	bx	lr

0800efba <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800efba:	b580      	push	{r7, lr}
 800efbc:	b082      	sub	sp, #8
 800efbe:	af00      	add	r7, sp, #0
 800efc0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d101      	bne.n	800efcc <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800efc8:	2301      	movs	r3, #1
 800efca:	e049      	b.n	800f060 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800efd2:	b2db      	uxtb	r3, r3
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d106      	bne.n	800efe6 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2200      	movs	r2, #0
 800efdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800efe0:	6878      	ldr	r0, [r7, #4]
 800efe2:	f000 f841 	bl	800f068 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	2202      	movs	r2, #2
 800efea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	681a      	ldr	r2, [r3, #0]
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	3304      	adds	r3, #4
 800eff6:	4619      	mov	r1, r3
 800eff8:	4610      	mov	r0, r2
 800effa:	f000 fdc1 	bl	800fb80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	2201      	movs	r2, #1
 800f002:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	2201      	movs	r2, #1
 800f00a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	2201      	movs	r2, #1
 800f012:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f016:	687b      	ldr	r3, [r7, #4]
 800f018:	2201      	movs	r2, #1
 800f01a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	2201      	movs	r2, #1
 800f022:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	2201      	movs	r2, #1
 800f02a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	2201      	movs	r2, #1
 800f032:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	2201      	movs	r2, #1
 800f03a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	2201      	movs	r2, #1
 800f042:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	2201      	movs	r2, #1
 800f04a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	2201      	movs	r2, #1
 800f052:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	2201      	movs	r2, #1
 800f05a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f05e:	2300      	movs	r3, #0
}
 800f060:	4618      	mov	r0, r3
 800f062:	3708      	adds	r7, #8
 800f064:	46bd      	mov	sp, r7
 800f066:	bd80      	pop	{r7, pc}

0800f068 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800f068:	b480      	push	{r7}
 800f06a:	b083      	sub	sp, #12
 800f06c:	af00      	add	r7, sp, #0
 800f06e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800f070:	bf00      	nop
 800f072:	370c      	adds	r7, #12
 800f074:	46bd      	mov	sp, r7
 800f076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f07a:	4770      	bx	lr

0800f07c <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f07c:	b580      	push	{r7, lr}
 800f07e:	b084      	sub	sp, #16
 800f080:	af00      	add	r7, sp, #0
 800f082:	6078      	str	r0, [r7, #4]
 800f084:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800f086:	683b      	ldr	r3, [r7, #0]
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d109      	bne.n	800f0a0 <HAL_TIM_OC_Start+0x24>
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f092:	b2db      	uxtb	r3, r3
 800f094:	2b01      	cmp	r3, #1
 800f096:	bf14      	ite	ne
 800f098:	2301      	movne	r3, #1
 800f09a:	2300      	moveq	r3, #0
 800f09c:	b2db      	uxtb	r3, r3
 800f09e:	e03c      	b.n	800f11a <HAL_TIM_OC_Start+0x9e>
 800f0a0:	683b      	ldr	r3, [r7, #0]
 800f0a2:	2b04      	cmp	r3, #4
 800f0a4:	d109      	bne.n	800f0ba <HAL_TIM_OC_Start+0x3e>
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800f0ac:	b2db      	uxtb	r3, r3
 800f0ae:	2b01      	cmp	r3, #1
 800f0b0:	bf14      	ite	ne
 800f0b2:	2301      	movne	r3, #1
 800f0b4:	2300      	moveq	r3, #0
 800f0b6:	b2db      	uxtb	r3, r3
 800f0b8:	e02f      	b.n	800f11a <HAL_TIM_OC_Start+0x9e>
 800f0ba:	683b      	ldr	r3, [r7, #0]
 800f0bc:	2b08      	cmp	r3, #8
 800f0be:	d109      	bne.n	800f0d4 <HAL_TIM_OC_Start+0x58>
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f0c6:	b2db      	uxtb	r3, r3
 800f0c8:	2b01      	cmp	r3, #1
 800f0ca:	bf14      	ite	ne
 800f0cc:	2301      	movne	r3, #1
 800f0ce:	2300      	moveq	r3, #0
 800f0d0:	b2db      	uxtb	r3, r3
 800f0d2:	e022      	b.n	800f11a <HAL_TIM_OC_Start+0x9e>
 800f0d4:	683b      	ldr	r3, [r7, #0]
 800f0d6:	2b0c      	cmp	r3, #12
 800f0d8:	d109      	bne.n	800f0ee <HAL_TIM_OC_Start+0x72>
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f0e0:	b2db      	uxtb	r3, r3
 800f0e2:	2b01      	cmp	r3, #1
 800f0e4:	bf14      	ite	ne
 800f0e6:	2301      	movne	r3, #1
 800f0e8:	2300      	moveq	r3, #0
 800f0ea:	b2db      	uxtb	r3, r3
 800f0ec:	e015      	b.n	800f11a <HAL_TIM_OC_Start+0x9e>
 800f0ee:	683b      	ldr	r3, [r7, #0]
 800f0f0:	2b10      	cmp	r3, #16
 800f0f2:	d109      	bne.n	800f108 <HAL_TIM_OC_Start+0x8c>
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f0fa:	b2db      	uxtb	r3, r3
 800f0fc:	2b01      	cmp	r3, #1
 800f0fe:	bf14      	ite	ne
 800f100:	2301      	movne	r3, #1
 800f102:	2300      	moveq	r3, #0
 800f104:	b2db      	uxtb	r3, r3
 800f106:	e008      	b.n	800f11a <HAL_TIM_OC_Start+0x9e>
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f10e:	b2db      	uxtb	r3, r3
 800f110:	2b01      	cmp	r3, #1
 800f112:	bf14      	ite	ne
 800f114:	2301      	movne	r3, #1
 800f116:	2300      	moveq	r3, #0
 800f118:	b2db      	uxtb	r3, r3
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d001      	beq.n	800f122 <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 800f11e:	2301      	movs	r3, #1
 800f120:	e0a6      	b.n	800f270 <HAL_TIM_OC_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f122:	683b      	ldr	r3, [r7, #0]
 800f124:	2b00      	cmp	r3, #0
 800f126:	d104      	bne.n	800f132 <HAL_TIM_OC_Start+0xb6>
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	2202      	movs	r2, #2
 800f12c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f130:	e023      	b.n	800f17a <HAL_TIM_OC_Start+0xfe>
 800f132:	683b      	ldr	r3, [r7, #0]
 800f134:	2b04      	cmp	r3, #4
 800f136:	d104      	bne.n	800f142 <HAL_TIM_OC_Start+0xc6>
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	2202      	movs	r2, #2
 800f13c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f140:	e01b      	b.n	800f17a <HAL_TIM_OC_Start+0xfe>
 800f142:	683b      	ldr	r3, [r7, #0]
 800f144:	2b08      	cmp	r3, #8
 800f146:	d104      	bne.n	800f152 <HAL_TIM_OC_Start+0xd6>
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	2202      	movs	r2, #2
 800f14c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f150:	e013      	b.n	800f17a <HAL_TIM_OC_Start+0xfe>
 800f152:	683b      	ldr	r3, [r7, #0]
 800f154:	2b0c      	cmp	r3, #12
 800f156:	d104      	bne.n	800f162 <HAL_TIM_OC_Start+0xe6>
 800f158:	687b      	ldr	r3, [r7, #4]
 800f15a:	2202      	movs	r2, #2
 800f15c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f160:	e00b      	b.n	800f17a <HAL_TIM_OC_Start+0xfe>
 800f162:	683b      	ldr	r3, [r7, #0]
 800f164:	2b10      	cmp	r3, #16
 800f166:	d104      	bne.n	800f172 <HAL_TIM_OC_Start+0xf6>
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	2202      	movs	r2, #2
 800f16c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f170:	e003      	b.n	800f17a <HAL_TIM_OC_Start+0xfe>
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	2202      	movs	r2, #2
 800f176:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	2201      	movs	r2, #1
 800f180:	6839      	ldr	r1, [r7, #0]
 800f182:	4618      	mov	r0, r3
 800f184:	f001 fa40 	bl	8010608 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	4a3a      	ldr	r2, [pc, #232]	; (800f278 <HAL_TIM_OC_Start+0x1fc>)
 800f18e:	4293      	cmp	r3, r2
 800f190:	d018      	beq.n	800f1c4 <HAL_TIM_OC_Start+0x148>
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	4a39      	ldr	r2, [pc, #228]	; (800f27c <HAL_TIM_OC_Start+0x200>)
 800f198:	4293      	cmp	r3, r2
 800f19a:	d013      	beq.n	800f1c4 <HAL_TIM_OC_Start+0x148>
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	4a37      	ldr	r2, [pc, #220]	; (800f280 <HAL_TIM_OC_Start+0x204>)
 800f1a2:	4293      	cmp	r3, r2
 800f1a4:	d00e      	beq.n	800f1c4 <HAL_TIM_OC_Start+0x148>
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	4a36      	ldr	r2, [pc, #216]	; (800f284 <HAL_TIM_OC_Start+0x208>)
 800f1ac:	4293      	cmp	r3, r2
 800f1ae:	d009      	beq.n	800f1c4 <HAL_TIM_OC_Start+0x148>
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	4a34      	ldr	r2, [pc, #208]	; (800f288 <HAL_TIM_OC_Start+0x20c>)
 800f1b6:	4293      	cmp	r3, r2
 800f1b8:	d004      	beq.n	800f1c4 <HAL_TIM_OC_Start+0x148>
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	4a33      	ldr	r2, [pc, #204]	; (800f28c <HAL_TIM_OC_Start+0x210>)
 800f1c0:	4293      	cmp	r3, r2
 800f1c2:	d101      	bne.n	800f1c8 <HAL_TIM_OC_Start+0x14c>
 800f1c4:	2301      	movs	r3, #1
 800f1c6:	e000      	b.n	800f1ca <HAL_TIM_OC_Start+0x14e>
 800f1c8:	2300      	movs	r3, #0
 800f1ca:	2b00      	cmp	r3, #0
 800f1cc:	d007      	beq.n	800f1de <HAL_TIM_OC_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	681b      	ldr	r3, [r3, #0]
 800f1d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f1dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	4a25      	ldr	r2, [pc, #148]	; (800f278 <HAL_TIM_OC_Start+0x1fc>)
 800f1e4:	4293      	cmp	r3, r2
 800f1e6:	d022      	beq.n	800f22e <HAL_TIM_OC_Start+0x1b2>
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	681b      	ldr	r3, [r3, #0]
 800f1ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f1f0:	d01d      	beq.n	800f22e <HAL_TIM_OC_Start+0x1b2>
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	4a26      	ldr	r2, [pc, #152]	; (800f290 <HAL_TIM_OC_Start+0x214>)
 800f1f8:	4293      	cmp	r3, r2
 800f1fa:	d018      	beq.n	800f22e <HAL_TIM_OC_Start+0x1b2>
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	4a24      	ldr	r2, [pc, #144]	; (800f294 <HAL_TIM_OC_Start+0x218>)
 800f202:	4293      	cmp	r3, r2
 800f204:	d013      	beq.n	800f22e <HAL_TIM_OC_Start+0x1b2>
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	4a23      	ldr	r2, [pc, #140]	; (800f298 <HAL_TIM_OC_Start+0x21c>)
 800f20c:	4293      	cmp	r3, r2
 800f20e:	d00e      	beq.n	800f22e <HAL_TIM_OC_Start+0x1b2>
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	4a19      	ldr	r2, [pc, #100]	; (800f27c <HAL_TIM_OC_Start+0x200>)
 800f216:	4293      	cmp	r3, r2
 800f218:	d009      	beq.n	800f22e <HAL_TIM_OC_Start+0x1b2>
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	4a18      	ldr	r2, [pc, #96]	; (800f280 <HAL_TIM_OC_Start+0x204>)
 800f220:	4293      	cmp	r3, r2
 800f222:	d004      	beq.n	800f22e <HAL_TIM_OC_Start+0x1b2>
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	4a18      	ldr	r2, [pc, #96]	; (800f28c <HAL_TIM_OC_Start+0x210>)
 800f22a:	4293      	cmp	r3, r2
 800f22c:	d115      	bne.n	800f25a <HAL_TIM_OC_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f22e:	687b      	ldr	r3, [r7, #4]
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	689a      	ldr	r2, [r3, #8]
 800f234:	4b19      	ldr	r3, [pc, #100]	; (800f29c <HAL_TIM_OC_Start+0x220>)
 800f236:	4013      	ands	r3, r2
 800f238:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	2b06      	cmp	r3, #6
 800f23e:	d015      	beq.n	800f26c <HAL_TIM_OC_Start+0x1f0>
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f246:	d011      	beq.n	800f26c <HAL_TIM_OC_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	681a      	ldr	r2, [r3, #0]
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	f042 0201 	orr.w	r2, r2, #1
 800f256:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f258:	e008      	b.n	800f26c <HAL_TIM_OC_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	681b      	ldr	r3, [r3, #0]
 800f25e:	681a      	ldr	r2, [r3, #0]
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	f042 0201 	orr.w	r2, r2, #1
 800f268:	601a      	str	r2, [r3, #0]
 800f26a:	e000      	b.n	800f26e <HAL_TIM_OC_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f26c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f26e:	2300      	movs	r3, #0
}
 800f270:	4618      	mov	r0, r3
 800f272:	3710      	adds	r7, #16
 800f274:	46bd      	mov	sp, r7
 800f276:	bd80      	pop	{r7, pc}
 800f278:	40012c00 	.word	0x40012c00
 800f27c:	40013400 	.word	0x40013400
 800f280:	40014000 	.word	0x40014000
 800f284:	40014400 	.word	0x40014400
 800f288:	40014800 	.word	0x40014800
 800f28c:	40015000 	.word	0x40015000
 800f290:	40000400 	.word	0x40000400
 800f294:	40000800 	.word	0x40000800
 800f298:	40000c00 	.word	0x40000c00
 800f29c:	00010007 	.word	0x00010007

0800f2a0 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f2a0:	b580      	push	{r7, lr}
 800f2a2:	b082      	sub	sp, #8
 800f2a4:	af00      	add	r7, sp, #0
 800f2a6:	6078      	str	r0, [r7, #4]
 800f2a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	2200      	movs	r2, #0
 800f2b0:	6839      	ldr	r1, [r7, #0]
 800f2b2:	4618      	mov	r0, r3
 800f2b4:	f001 f9a8 	bl	8010608 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	4a40      	ldr	r2, [pc, #256]	; (800f3c0 <HAL_TIM_OC_Stop+0x120>)
 800f2be:	4293      	cmp	r3, r2
 800f2c0:	d018      	beq.n	800f2f4 <HAL_TIM_OC_Stop+0x54>
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	4a3f      	ldr	r2, [pc, #252]	; (800f3c4 <HAL_TIM_OC_Stop+0x124>)
 800f2c8:	4293      	cmp	r3, r2
 800f2ca:	d013      	beq.n	800f2f4 <HAL_TIM_OC_Stop+0x54>
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	4a3d      	ldr	r2, [pc, #244]	; (800f3c8 <HAL_TIM_OC_Stop+0x128>)
 800f2d2:	4293      	cmp	r3, r2
 800f2d4:	d00e      	beq.n	800f2f4 <HAL_TIM_OC_Stop+0x54>
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	4a3c      	ldr	r2, [pc, #240]	; (800f3cc <HAL_TIM_OC_Stop+0x12c>)
 800f2dc:	4293      	cmp	r3, r2
 800f2de:	d009      	beq.n	800f2f4 <HAL_TIM_OC_Stop+0x54>
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	681b      	ldr	r3, [r3, #0]
 800f2e4:	4a3a      	ldr	r2, [pc, #232]	; (800f3d0 <HAL_TIM_OC_Stop+0x130>)
 800f2e6:	4293      	cmp	r3, r2
 800f2e8:	d004      	beq.n	800f2f4 <HAL_TIM_OC_Stop+0x54>
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	4a39      	ldr	r2, [pc, #228]	; (800f3d4 <HAL_TIM_OC_Stop+0x134>)
 800f2f0:	4293      	cmp	r3, r2
 800f2f2:	d101      	bne.n	800f2f8 <HAL_TIM_OC_Stop+0x58>
 800f2f4:	2301      	movs	r3, #1
 800f2f6:	e000      	b.n	800f2fa <HAL_TIM_OC_Stop+0x5a>
 800f2f8:	2300      	movs	r3, #0
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d017      	beq.n	800f32e <HAL_TIM_OC_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	6a1a      	ldr	r2, [r3, #32]
 800f304:	f241 1311 	movw	r3, #4369	; 0x1111
 800f308:	4013      	ands	r3, r2
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d10f      	bne.n	800f32e <HAL_TIM_OC_Stop+0x8e>
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	681b      	ldr	r3, [r3, #0]
 800f312:	6a1a      	ldr	r2, [r3, #32]
 800f314:	f244 4344 	movw	r3, #17476	; 0x4444
 800f318:	4013      	ands	r3, r2
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d107      	bne.n	800f32e <HAL_TIM_OC_Stop+0x8e>
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800f32c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	6a1a      	ldr	r2, [r3, #32]
 800f334:	f241 1311 	movw	r3, #4369	; 0x1111
 800f338:	4013      	ands	r3, r2
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d10f      	bne.n	800f35e <HAL_TIM_OC_Stop+0xbe>
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	6a1a      	ldr	r2, [r3, #32]
 800f344:	f244 4344 	movw	r3, #17476	; 0x4444
 800f348:	4013      	ands	r3, r2
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	d107      	bne.n	800f35e <HAL_TIM_OC_Stop+0xbe>
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	681a      	ldr	r2, [r3, #0]
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	f022 0201 	bic.w	r2, r2, #1
 800f35c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800f35e:	683b      	ldr	r3, [r7, #0]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d104      	bne.n	800f36e <HAL_TIM_OC_Stop+0xce>
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	2201      	movs	r2, #1
 800f368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f36c:	e023      	b.n	800f3b6 <HAL_TIM_OC_Stop+0x116>
 800f36e:	683b      	ldr	r3, [r7, #0]
 800f370:	2b04      	cmp	r3, #4
 800f372:	d104      	bne.n	800f37e <HAL_TIM_OC_Stop+0xde>
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	2201      	movs	r2, #1
 800f378:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f37c:	e01b      	b.n	800f3b6 <HAL_TIM_OC_Stop+0x116>
 800f37e:	683b      	ldr	r3, [r7, #0]
 800f380:	2b08      	cmp	r3, #8
 800f382:	d104      	bne.n	800f38e <HAL_TIM_OC_Stop+0xee>
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	2201      	movs	r2, #1
 800f388:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f38c:	e013      	b.n	800f3b6 <HAL_TIM_OC_Stop+0x116>
 800f38e:	683b      	ldr	r3, [r7, #0]
 800f390:	2b0c      	cmp	r3, #12
 800f392:	d104      	bne.n	800f39e <HAL_TIM_OC_Stop+0xfe>
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	2201      	movs	r2, #1
 800f398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f39c:	e00b      	b.n	800f3b6 <HAL_TIM_OC_Stop+0x116>
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	2b10      	cmp	r3, #16
 800f3a2:	d104      	bne.n	800f3ae <HAL_TIM_OC_Stop+0x10e>
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	2201      	movs	r2, #1
 800f3a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f3ac:	e003      	b.n	800f3b6 <HAL_TIM_OC_Stop+0x116>
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	2201      	movs	r2, #1
 800f3b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800f3b6:	2300      	movs	r3, #0
}
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	3708      	adds	r7, #8
 800f3bc:	46bd      	mov	sp, r7
 800f3be:	bd80      	pop	{r7, pc}
 800f3c0:	40012c00 	.word	0x40012c00
 800f3c4:	40013400 	.word	0x40013400
 800f3c8:	40014000 	.word	0x40014000
 800f3cc:	40014400 	.word	0x40014400
 800f3d0:	40014800 	.word	0x40014800
 800f3d4:	40015000 	.word	0x40015000

0800f3d8 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800f3d8:	b580      	push	{r7, lr}
 800f3da:	b082      	sub	sp, #8
 800f3dc:	af00      	add	r7, sp, #0
 800f3de:	6078      	str	r0, [r7, #4]
 800f3e0:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d101      	bne.n	800f3ec <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800f3e8:	2301      	movs	r3, #1
 800f3ea:	e041      	b.n	800f470 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f3f2:	b2db      	uxtb	r3, r3
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d106      	bne.n	800f406 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	2200      	movs	r2, #0
 800f3fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800f400:	6878      	ldr	r0, [r7, #4]
 800f402:	f000 f839 	bl	800f478 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	2202      	movs	r2, #2
 800f40a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	681a      	ldr	r2, [r3, #0]
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	3304      	adds	r3, #4
 800f416:	4619      	mov	r1, r3
 800f418:	4610      	mov	r0, r2
 800f41a:	f000 fbb1 	bl	800fb80 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	681a      	ldr	r2, [r3, #0]
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	f022 0208 	bic.w	r2, r2, #8
 800f42c:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	6819      	ldr	r1, [r3, #0]
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	683a      	ldr	r2, [r7, #0]
 800f43a:	430a      	orrs	r2, r1
 800f43c:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	2201      	movs	r2, #1
 800f442:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	2201      	movs	r2, #1
 800f44a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	2201      	movs	r2, #1
 800f452:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	2201      	movs	r2, #1
 800f45a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	2201      	movs	r2, #1
 800f462:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	2201      	movs	r2, #1
 800f46a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f46e:	2300      	movs	r3, #0
}
 800f470:	4618      	mov	r0, r3
 800f472:	3708      	adds	r7, #8
 800f474:	46bd      	mov	sp, r7
 800f476:	bd80      	pop	{r7, pc}

0800f478 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800f478:	b480      	push	{r7}
 800f47a:	b083      	sub	sp, #12
 800f47c:	af00      	add	r7, sp, #0
 800f47e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800f480:	bf00      	nop
 800f482:	370c      	adds	r7, #12
 800f484:	46bd      	mov	sp, r7
 800f486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f48a:	4770      	bx	lr

0800f48c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f48c:	b580      	push	{r7, lr}
 800f48e:	b082      	sub	sp, #8
 800f490:	af00      	add	r7, sp, #0
 800f492:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	681b      	ldr	r3, [r3, #0]
 800f498:	691b      	ldr	r3, [r3, #16]
 800f49a:	f003 0302 	and.w	r3, r3, #2
 800f49e:	2b02      	cmp	r3, #2
 800f4a0:	d122      	bne.n	800f4e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	68db      	ldr	r3, [r3, #12]
 800f4a8:	f003 0302 	and.w	r3, r3, #2
 800f4ac:	2b02      	cmp	r3, #2
 800f4ae:	d11b      	bne.n	800f4e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	f06f 0202 	mvn.w	r2, #2
 800f4b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	2201      	movs	r2, #1
 800f4be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	699b      	ldr	r3, [r3, #24]
 800f4c6:	f003 0303 	and.w	r3, r3, #3
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d003      	beq.n	800f4d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f4ce:	6878      	ldr	r0, [r7, #4]
 800f4d0:	f000 fb38 	bl	800fb44 <HAL_TIM_IC_CaptureCallback>
 800f4d4:	e005      	b.n	800f4e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f4d6:	6878      	ldr	r0, [r7, #4]
 800f4d8:	f000 fb2a 	bl	800fb30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f4dc:	6878      	ldr	r0, [r7, #4]
 800f4de:	f000 fb3b 	bl	800fb58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	2200      	movs	r2, #0
 800f4e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	691b      	ldr	r3, [r3, #16]
 800f4ee:	f003 0304 	and.w	r3, r3, #4
 800f4f2:	2b04      	cmp	r3, #4
 800f4f4:	d122      	bne.n	800f53c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	68db      	ldr	r3, [r3, #12]
 800f4fc:	f003 0304 	and.w	r3, r3, #4
 800f500:	2b04      	cmp	r3, #4
 800f502:	d11b      	bne.n	800f53c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	681b      	ldr	r3, [r3, #0]
 800f508:	f06f 0204 	mvn.w	r2, #4
 800f50c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	2202      	movs	r2, #2
 800f512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	699b      	ldr	r3, [r3, #24]
 800f51a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d003      	beq.n	800f52a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f522:	6878      	ldr	r0, [r7, #4]
 800f524:	f000 fb0e 	bl	800fb44 <HAL_TIM_IC_CaptureCallback>
 800f528:	e005      	b.n	800f536 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f52a:	6878      	ldr	r0, [r7, #4]
 800f52c:	f000 fb00 	bl	800fb30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f530:	6878      	ldr	r0, [r7, #4]
 800f532:	f000 fb11 	bl	800fb58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	2200      	movs	r2, #0
 800f53a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	691b      	ldr	r3, [r3, #16]
 800f542:	f003 0308 	and.w	r3, r3, #8
 800f546:	2b08      	cmp	r3, #8
 800f548:	d122      	bne.n	800f590 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	68db      	ldr	r3, [r3, #12]
 800f550:	f003 0308 	and.w	r3, r3, #8
 800f554:	2b08      	cmp	r3, #8
 800f556:	d11b      	bne.n	800f590 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	f06f 0208 	mvn.w	r2, #8
 800f560:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	2204      	movs	r2, #4
 800f566:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	69db      	ldr	r3, [r3, #28]
 800f56e:	f003 0303 	and.w	r3, r3, #3
 800f572:	2b00      	cmp	r3, #0
 800f574:	d003      	beq.n	800f57e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f576:	6878      	ldr	r0, [r7, #4]
 800f578:	f000 fae4 	bl	800fb44 <HAL_TIM_IC_CaptureCallback>
 800f57c:	e005      	b.n	800f58a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f57e:	6878      	ldr	r0, [r7, #4]
 800f580:	f000 fad6 	bl	800fb30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f584:	6878      	ldr	r0, [r7, #4]
 800f586:	f000 fae7 	bl	800fb58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	2200      	movs	r2, #0
 800f58e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	691b      	ldr	r3, [r3, #16]
 800f596:	f003 0310 	and.w	r3, r3, #16
 800f59a:	2b10      	cmp	r3, #16
 800f59c:	d122      	bne.n	800f5e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	68db      	ldr	r3, [r3, #12]
 800f5a4:	f003 0310 	and.w	r3, r3, #16
 800f5a8:	2b10      	cmp	r3, #16
 800f5aa:	d11b      	bne.n	800f5e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	f06f 0210 	mvn.w	r2, #16
 800f5b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	2208      	movs	r2, #8
 800f5ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	69db      	ldr	r3, [r3, #28]
 800f5c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d003      	beq.n	800f5d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f5ca:	6878      	ldr	r0, [r7, #4]
 800f5cc:	f000 faba 	bl	800fb44 <HAL_TIM_IC_CaptureCallback>
 800f5d0:	e005      	b.n	800f5de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f5d2:	6878      	ldr	r0, [r7, #4]
 800f5d4:	f000 faac 	bl	800fb30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f5d8:	6878      	ldr	r0, [r7, #4]
 800f5da:	f000 fabd 	bl	800fb58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	2200      	movs	r2, #0
 800f5e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	691b      	ldr	r3, [r3, #16]
 800f5ea:	f003 0301 	and.w	r3, r3, #1
 800f5ee:	2b01      	cmp	r3, #1
 800f5f0:	d10e      	bne.n	800f610 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	68db      	ldr	r3, [r3, #12]
 800f5f8:	f003 0301 	and.w	r3, r3, #1
 800f5fc:	2b01      	cmp	r3, #1
 800f5fe:	d107      	bne.n	800f610 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	f06f 0201 	mvn.w	r2, #1
 800f608:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f60a:	6878      	ldr	r0, [r7, #4]
 800f60c:	f000 fa86 	bl	800fb1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	691b      	ldr	r3, [r3, #16]
 800f616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f61a:	2b80      	cmp	r3, #128	; 0x80
 800f61c:	d10e      	bne.n	800f63c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	681b      	ldr	r3, [r3, #0]
 800f622:	68db      	ldr	r3, [r3, #12]
 800f624:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f628:	2b80      	cmp	r3, #128	; 0x80
 800f62a:	d107      	bne.n	800f63c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	681b      	ldr	r3, [r3, #0]
 800f630:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f636:	6878      	ldr	r0, [r7, #4]
 800f638:	f001 f95e 	bl	80108f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	691b      	ldr	r3, [r3, #16]
 800f642:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f646:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f64a:	d10e      	bne.n	800f66a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	681b      	ldr	r3, [r3, #0]
 800f650:	68db      	ldr	r3, [r3, #12]
 800f652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f656:	2b80      	cmp	r3, #128	; 0x80
 800f658:	d107      	bne.n	800f66a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f65a:	687b      	ldr	r3, [r7, #4]
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800f662:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f664:	6878      	ldr	r0, [r7, #4]
 800f666:	f001 f951 	bl	801090c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	681b      	ldr	r3, [r3, #0]
 800f66e:	691b      	ldr	r3, [r3, #16]
 800f670:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f674:	2b40      	cmp	r3, #64	; 0x40
 800f676:	d10e      	bne.n	800f696 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	68db      	ldr	r3, [r3, #12]
 800f67e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f682:	2b40      	cmp	r3, #64	; 0x40
 800f684:	d107      	bne.n	800f696 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	681b      	ldr	r3, [r3, #0]
 800f68a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f68e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f690:	6878      	ldr	r0, [r7, #4]
 800f692:	f000 fa6b 	bl	800fb6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	691b      	ldr	r3, [r3, #16]
 800f69c:	f003 0320 	and.w	r3, r3, #32
 800f6a0:	2b20      	cmp	r3, #32
 800f6a2:	d10e      	bne.n	800f6c2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	68db      	ldr	r3, [r3, #12]
 800f6aa:	f003 0320 	and.w	r3, r3, #32
 800f6ae:	2b20      	cmp	r3, #32
 800f6b0:	d107      	bne.n	800f6c2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	f06f 0220 	mvn.w	r2, #32
 800f6ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f6bc:	6878      	ldr	r0, [r7, #4]
 800f6be:	f001 f911 	bl	80108e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	691b      	ldr	r3, [r3, #16]
 800f6c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f6cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f6d0:	d10f      	bne.n	800f6f2 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	68db      	ldr	r3, [r3, #12]
 800f6d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f6dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f6e0:	d107      	bne.n	800f6f2 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	681b      	ldr	r3, [r3, #0]
 800f6e6:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800f6ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800f6ec:	6878      	ldr	r0, [r7, #4]
 800f6ee:	f001 f917 	bl	8010920 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800f6f2:	687b      	ldr	r3, [r7, #4]
 800f6f4:	681b      	ldr	r3, [r3, #0]
 800f6f6:	691b      	ldr	r3, [r3, #16]
 800f6f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f6fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f700:	d10f      	bne.n	800f722 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	68db      	ldr	r3, [r3, #12]
 800f708:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f70c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800f710:	d107      	bne.n	800f722 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800f71a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800f71c:	6878      	ldr	r0, [r7, #4]
 800f71e:	f001 f909 	bl	8010934 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	691b      	ldr	r3, [r3, #16]
 800f728:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f72c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f730:	d10f      	bne.n	800f752 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	68db      	ldr	r3, [r3, #12]
 800f738:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f73c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f740:	d107      	bne.n	800f752 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800f74a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800f74c:	6878      	ldr	r0, [r7, #4]
 800f74e:	f001 f8fb 	bl	8010948 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	691b      	ldr	r3, [r3, #16]
 800f758:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f75c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f760:	d10f      	bne.n	800f782 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	68db      	ldr	r3, [r3, #12]
 800f768:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f76c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800f770:	d107      	bne.n	800f782 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800f77a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800f77c:	6878      	ldr	r0, [r7, #4]
 800f77e:	f001 f8ed 	bl	801095c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f782:	bf00      	nop
 800f784:	3708      	adds	r7, #8
 800f786:	46bd      	mov	sp, r7
 800f788:	bd80      	pop	{r7, pc}
	...

0800f78c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800f78c:	b580      	push	{r7, lr}
 800f78e:	b086      	sub	sp, #24
 800f790:	af00      	add	r7, sp, #0
 800f792:	60f8      	str	r0, [r7, #12]
 800f794:	60b9      	str	r1, [r7, #8]
 800f796:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f798:	2300      	movs	r3, #0
 800f79a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f7a2:	2b01      	cmp	r3, #1
 800f7a4:	d101      	bne.n	800f7aa <HAL_TIM_OC_ConfigChannel+0x1e>
 800f7a6:	2302      	movs	r3, #2
 800f7a8:	e066      	b.n	800f878 <HAL_TIM_OC_ConfigChannel+0xec>
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	2201      	movs	r2, #1
 800f7ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	2b14      	cmp	r3, #20
 800f7b6:	d857      	bhi.n	800f868 <HAL_TIM_OC_ConfigChannel+0xdc>
 800f7b8:	a201      	add	r2, pc, #4	; (adr r2, 800f7c0 <HAL_TIM_OC_ConfigChannel+0x34>)
 800f7ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7be:	bf00      	nop
 800f7c0:	0800f815 	.word	0x0800f815
 800f7c4:	0800f869 	.word	0x0800f869
 800f7c8:	0800f869 	.word	0x0800f869
 800f7cc:	0800f869 	.word	0x0800f869
 800f7d0:	0800f823 	.word	0x0800f823
 800f7d4:	0800f869 	.word	0x0800f869
 800f7d8:	0800f869 	.word	0x0800f869
 800f7dc:	0800f869 	.word	0x0800f869
 800f7e0:	0800f831 	.word	0x0800f831
 800f7e4:	0800f869 	.word	0x0800f869
 800f7e8:	0800f869 	.word	0x0800f869
 800f7ec:	0800f869 	.word	0x0800f869
 800f7f0:	0800f83f 	.word	0x0800f83f
 800f7f4:	0800f869 	.word	0x0800f869
 800f7f8:	0800f869 	.word	0x0800f869
 800f7fc:	0800f869 	.word	0x0800f869
 800f800:	0800f84d 	.word	0x0800f84d
 800f804:	0800f869 	.word	0x0800f869
 800f808:	0800f869 	.word	0x0800f869
 800f80c:	0800f869 	.word	0x0800f869
 800f810:	0800f85b 	.word	0x0800f85b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f814:	68fb      	ldr	r3, [r7, #12]
 800f816:	681b      	ldr	r3, [r3, #0]
 800f818:	68b9      	ldr	r1, [r7, #8]
 800f81a:	4618      	mov	r0, r3
 800f81c:	f000 fa58 	bl	800fcd0 <TIM_OC1_SetConfig>
      break;
 800f820:	e025      	b.n	800f86e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f822:	68fb      	ldr	r3, [r7, #12]
 800f824:	681b      	ldr	r3, [r3, #0]
 800f826:	68b9      	ldr	r1, [r7, #8]
 800f828:	4618      	mov	r0, r3
 800f82a:	f000 faeb 	bl	800fe04 <TIM_OC2_SetConfig>
      break;
 800f82e:	e01e      	b.n	800f86e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	68b9      	ldr	r1, [r7, #8]
 800f836:	4618      	mov	r0, r3
 800f838:	f000 fb78 	bl	800ff2c <TIM_OC3_SetConfig>
      break;
 800f83c:	e017      	b.n	800f86e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f83e:	68fb      	ldr	r3, [r7, #12]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	68b9      	ldr	r1, [r7, #8]
 800f844:	4618      	mov	r0, r3
 800f846:	f000 fc03 	bl	8010050 <TIM_OC4_SetConfig>
      break;
 800f84a:	e010      	b.n	800f86e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f84c:	68fb      	ldr	r3, [r7, #12]
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	68b9      	ldr	r1, [r7, #8]
 800f852:	4618      	mov	r0, r3
 800f854:	f000 fc90 	bl	8010178 <TIM_OC5_SetConfig>
      break;
 800f858:	e009      	b.n	800f86e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f85a:	68fb      	ldr	r3, [r7, #12]
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	68b9      	ldr	r1, [r7, #8]
 800f860:	4618      	mov	r0, r3
 800f862:	f000 fcf3 	bl	801024c <TIM_OC6_SetConfig>
      break;
 800f866:	e002      	b.n	800f86e <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800f868:	2301      	movs	r3, #1
 800f86a:	75fb      	strb	r3, [r7, #23]
      break;
 800f86c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f86e:	68fb      	ldr	r3, [r7, #12]
 800f870:	2200      	movs	r2, #0
 800f872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800f876:	7dfb      	ldrb	r3, [r7, #23]
}
 800f878:	4618      	mov	r0, r3
 800f87a:	3718      	adds	r7, #24
 800f87c:	46bd      	mov	sp, r7
 800f87e:	bd80      	pop	{r7, pc}

0800f880 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f880:	b580      	push	{r7, lr}
 800f882:	b084      	sub	sp, #16
 800f884:	af00      	add	r7, sp, #0
 800f886:	6078      	str	r0, [r7, #4]
 800f888:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f88a:	2300      	movs	r3, #0
 800f88c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f894:	2b01      	cmp	r3, #1
 800f896:	d101      	bne.n	800f89c <HAL_TIM_ConfigClockSource+0x1c>
 800f898:	2302      	movs	r3, #2
 800f89a:	e0ee      	b.n	800fa7a <HAL_TIM_ConfigClockSource+0x1fa>
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	2201      	movs	r2, #1
 800f8a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	2202      	movs	r2, #2
 800f8a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	689b      	ldr	r3, [r3, #8]
 800f8b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f8b4:	68bb      	ldr	r3, [r7, #8]
 800f8b6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800f8ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800f8be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f8c0:	68bb      	ldr	r3, [r7, #8]
 800f8c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f8c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	68ba      	ldr	r2, [r7, #8]
 800f8ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f8d0:	683b      	ldr	r3, [r7, #0]
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	4a6b      	ldr	r2, [pc, #428]	; (800fa84 <HAL_TIM_ConfigClockSource+0x204>)
 800f8d6:	4293      	cmp	r3, r2
 800f8d8:	f000 80b9 	beq.w	800fa4e <HAL_TIM_ConfigClockSource+0x1ce>
 800f8dc:	4a69      	ldr	r2, [pc, #420]	; (800fa84 <HAL_TIM_ConfigClockSource+0x204>)
 800f8de:	4293      	cmp	r3, r2
 800f8e0:	f200 80be 	bhi.w	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
 800f8e4:	4a68      	ldr	r2, [pc, #416]	; (800fa88 <HAL_TIM_ConfigClockSource+0x208>)
 800f8e6:	4293      	cmp	r3, r2
 800f8e8:	f000 80b1 	beq.w	800fa4e <HAL_TIM_ConfigClockSource+0x1ce>
 800f8ec:	4a66      	ldr	r2, [pc, #408]	; (800fa88 <HAL_TIM_ConfigClockSource+0x208>)
 800f8ee:	4293      	cmp	r3, r2
 800f8f0:	f200 80b6 	bhi.w	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
 800f8f4:	4a65      	ldr	r2, [pc, #404]	; (800fa8c <HAL_TIM_ConfigClockSource+0x20c>)
 800f8f6:	4293      	cmp	r3, r2
 800f8f8:	f000 80a9 	beq.w	800fa4e <HAL_TIM_ConfigClockSource+0x1ce>
 800f8fc:	4a63      	ldr	r2, [pc, #396]	; (800fa8c <HAL_TIM_ConfigClockSource+0x20c>)
 800f8fe:	4293      	cmp	r3, r2
 800f900:	f200 80ae 	bhi.w	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
 800f904:	4a62      	ldr	r2, [pc, #392]	; (800fa90 <HAL_TIM_ConfigClockSource+0x210>)
 800f906:	4293      	cmp	r3, r2
 800f908:	f000 80a1 	beq.w	800fa4e <HAL_TIM_ConfigClockSource+0x1ce>
 800f90c:	4a60      	ldr	r2, [pc, #384]	; (800fa90 <HAL_TIM_ConfigClockSource+0x210>)
 800f90e:	4293      	cmp	r3, r2
 800f910:	f200 80a6 	bhi.w	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
 800f914:	4a5f      	ldr	r2, [pc, #380]	; (800fa94 <HAL_TIM_ConfigClockSource+0x214>)
 800f916:	4293      	cmp	r3, r2
 800f918:	f000 8099 	beq.w	800fa4e <HAL_TIM_ConfigClockSource+0x1ce>
 800f91c:	4a5d      	ldr	r2, [pc, #372]	; (800fa94 <HAL_TIM_ConfigClockSource+0x214>)
 800f91e:	4293      	cmp	r3, r2
 800f920:	f200 809e 	bhi.w	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
 800f924:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f928:	f000 8091 	beq.w	800fa4e <HAL_TIM_ConfigClockSource+0x1ce>
 800f92c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800f930:	f200 8096 	bhi.w	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
 800f934:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f938:	f000 8089 	beq.w	800fa4e <HAL_TIM_ConfigClockSource+0x1ce>
 800f93c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f940:	f200 808e 	bhi.w	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
 800f944:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f948:	d03e      	beq.n	800f9c8 <HAL_TIM_ConfigClockSource+0x148>
 800f94a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f94e:	f200 8087 	bhi.w	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
 800f952:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f956:	f000 8086 	beq.w	800fa66 <HAL_TIM_ConfigClockSource+0x1e6>
 800f95a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f95e:	d87f      	bhi.n	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
 800f960:	2b70      	cmp	r3, #112	; 0x70
 800f962:	d01a      	beq.n	800f99a <HAL_TIM_ConfigClockSource+0x11a>
 800f964:	2b70      	cmp	r3, #112	; 0x70
 800f966:	d87b      	bhi.n	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
 800f968:	2b60      	cmp	r3, #96	; 0x60
 800f96a:	d050      	beq.n	800fa0e <HAL_TIM_ConfigClockSource+0x18e>
 800f96c:	2b60      	cmp	r3, #96	; 0x60
 800f96e:	d877      	bhi.n	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
 800f970:	2b50      	cmp	r3, #80	; 0x50
 800f972:	d03c      	beq.n	800f9ee <HAL_TIM_ConfigClockSource+0x16e>
 800f974:	2b50      	cmp	r3, #80	; 0x50
 800f976:	d873      	bhi.n	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
 800f978:	2b40      	cmp	r3, #64	; 0x40
 800f97a:	d058      	beq.n	800fa2e <HAL_TIM_ConfigClockSource+0x1ae>
 800f97c:	2b40      	cmp	r3, #64	; 0x40
 800f97e:	d86f      	bhi.n	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
 800f980:	2b30      	cmp	r3, #48	; 0x30
 800f982:	d064      	beq.n	800fa4e <HAL_TIM_ConfigClockSource+0x1ce>
 800f984:	2b30      	cmp	r3, #48	; 0x30
 800f986:	d86b      	bhi.n	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
 800f988:	2b20      	cmp	r3, #32
 800f98a:	d060      	beq.n	800fa4e <HAL_TIM_ConfigClockSource+0x1ce>
 800f98c:	2b20      	cmp	r3, #32
 800f98e:	d867      	bhi.n	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
 800f990:	2b00      	cmp	r3, #0
 800f992:	d05c      	beq.n	800fa4e <HAL_TIM_ConfigClockSource+0x1ce>
 800f994:	2b10      	cmp	r3, #16
 800f996:	d05a      	beq.n	800fa4e <HAL_TIM_ConfigClockSource+0x1ce>
 800f998:	e062      	b.n	800fa60 <HAL_TIM_ConfigClockSource+0x1e0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	6818      	ldr	r0, [r3, #0]
 800f99e:	683b      	ldr	r3, [r7, #0]
 800f9a0:	6899      	ldr	r1, [r3, #8]
 800f9a2:	683b      	ldr	r3, [r7, #0]
 800f9a4:	685a      	ldr	r2, [r3, #4]
 800f9a6:	683b      	ldr	r3, [r7, #0]
 800f9a8:	68db      	ldr	r3, [r3, #12]
 800f9aa:	f000 fe0d 	bl	80105c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	689b      	ldr	r3, [r3, #8]
 800f9b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f9b6:	68bb      	ldr	r3, [r7, #8]
 800f9b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800f9bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	68ba      	ldr	r2, [r7, #8]
 800f9c4:	609a      	str	r2, [r3, #8]
      break;
 800f9c6:	e04f      	b.n	800fa68 <HAL_TIM_ConfigClockSource+0x1e8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	6818      	ldr	r0, [r3, #0]
 800f9cc:	683b      	ldr	r3, [r7, #0]
 800f9ce:	6899      	ldr	r1, [r3, #8]
 800f9d0:	683b      	ldr	r3, [r7, #0]
 800f9d2:	685a      	ldr	r2, [r3, #4]
 800f9d4:	683b      	ldr	r3, [r7, #0]
 800f9d6:	68db      	ldr	r3, [r3, #12]
 800f9d8:	f000 fdf6 	bl	80105c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	689a      	ldr	r2, [r3, #8]
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f9ea:	609a      	str	r2, [r3, #8]
      break;
 800f9ec:	e03c      	b.n	800fa68 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	6818      	ldr	r0, [r3, #0]
 800f9f2:	683b      	ldr	r3, [r7, #0]
 800f9f4:	6859      	ldr	r1, [r3, #4]
 800f9f6:	683b      	ldr	r3, [r7, #0]
 800f9f8:	68db      	ldr	r3, [r3, #12]
 800f9fa:	461a      	mov	r2, r3
 800f9fc:	f000 fd68 	bl	80104d0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	2150      	movs	r1, #80	; 0x50
 800fa06:	4618      	mov	r0, r3
 800fa08:	f000 fdc1 	bl	801058e <TIM_ITRx_SetConfig>
      break;
 800fa0c:	e02c      	b.n	800fa68 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	6818      	ldr	r0, [r3, #0]
 800fa12:	683b      	ldr	r3, [r7, #0]
 800fa14:	6859      	ldr	r1, [r3, #4]
 800fa16:	683b      	ldr	r3, [r7, #0]
 800fa18:	68db      	ldr	r3, [r3, #12]
 800fa1a:	461a      	mov	r2, r3
 800fa1c:	f000 fd87 	bl	801052e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	2160      	movs	r1, #96	; 0x60
 800fa26:	4618      	mov	r0, r3
 800fa28:	f000 fdb1 	bl	801058e <TIM_ITRx_SetConfig>
      break;
 800fa2c:	e01c      	b.n	800fa68 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	6818      	ldr	r0, [r3, #0]
 800fa32:	683b      	ldr	r3, [r7, #0]
 800fa34:	6859      	ldr	r1, [r3, #4]
 800fa36:	683b      	ldr	r3, [r7, #0]
 800fa38:	68db      	ldr	r3, [r3, #12]
 800fa3a:	461a      	mov	r2, r3
 800fa3c:	f000 fd48 	bl	80104d0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	2140      	movs	r1, #64	; 0x40
 800fa46:	4618      	mov	r0, r3
 800fa48:	f000 fda1 	bl	801058e <TIM_ITRx_SetConfig>
      break;
 800fa4c:	e00c      	b.n	800fa68 <HAL_TIM_ConfigClockSource+0x1e8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	681a      	ldr	r2, [r3, #0]
 800fa52:	683b      	ldr	r3, [r7, #0]
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	4619      	mov	r1, r3
 800fa58:	4610      	mov	r0, r2
 800fa5a:	f000 fd98 	bl	801058e <TIM_ITRx_SetConfig>
      break;
 800fa5e:	e003      	b.n	800fa68 <HAL_TIM_ConfigClockSource+0x1e8>
    }

    default:
      status = HAL_ERROR;
 800fa60:	2301      	movs	r3, #1
 800fa62:	73fb      	strb	r3, [r7, #15]
      break;
 800fa64:	e000      	b.n	800fa68 <HAL_TIM_ConfigClockSource+0x1e8>
      break;
 800fa66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	2201      	movs	r2, #1
 800fa6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	2200      	movs	r2, #0
 800fa74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800fa78:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa7a:	4618      	mov	r0, r3
 800fa7c:	3710      	adds	r7, #16
 800fa7e:	46bd      	mov	sp, r7
 800fa80:	bd80      	pop	{r7, pc}
 800fa82:	bf00      	nop
 800fa84:	00100070 	.word	0x00100070
 800fa88:	00100050 	.word	0x00100050
 800fa8c:	00100040 	.word	0x00100040
 800fa90:	00100030 	.word	0x00100030
 800fa94:	00100020 	.word	0x00100020

0800fa98 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800fa98:	b580      	push	{r7, lr}
 800fa9a:	b082      	sub	sp, #8
 800fa9c:	af00      	add	r7, sp, #0
 800fa9e:	6078      	str	r0, [r7, #4]
 800faa0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800faa8:	2b01      	cmp	r3, #1
 800faaa:	d101      	bne.n	800fab0 <HAL_TIM_SlaveConfigSynchro+0x18>
 800faac:	2302      	movs	r3, #2
 800faae:	e031      	b.n	800fb14 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	2201      	movs	r2, #1
 800fab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	2202      	movs	r2, #2
 800fabc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800fac0:	6839      	ldr	r1, [r7, #0]
 800fac2:	6878      	ldr	r0, [r7, #4]
 800fac4:	f000 fc2e 	bl	8010324 <TIM_SlaveTimer_SetConfig>
 800fac8:	4603      	mov	r3, r0
 800faca:	2b00      	cmp	r3, #0
 800facc:	d009      	beq.n	800fae2 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	2201      	movs	r2, #1
 800fad2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	2200      	movs	r2, #0
 800fada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800fade:	2301      	movs	r3, #1
 800fae0:	e018      	b.n	800fb14 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	68da      	ldr	r2, [r3, #12]
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800faf0:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	68da      	ldr	r2, [r3, #12]
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800fb00:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	2201      	movs	r2, #1
 800fb06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fb12:	2300      	movs	r3, #0
}
 800fb14:	4618      	mov	r0, r3
 800fb16:	3708      	adds	r7, #8
 800fb18:	46bd      	mov	sp, r7
 800fb1a:	bd80      	pop	{r7, pc}

0800fb1c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800fb1c:	b480      	push	{r7}
 800fb1e:	b083      	sub	sp, #12
 800fb20:	af00      	add	r7, sp, #0
 800fb22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800fb24:	bf00      	nop
 800fb26:	370c      	adds	r7, #12
 800fb28:	46bd      	mov	sp, r7
 800fb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb2e:	4770      	bx	lr

0800fb30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800fb30:	b480      	push	{r7}
 800fb32:	b083      	sub	sp, #12
 800fb34:	af00      	add	r7, sp, #0
 800fb36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800fb38:	bf00      	nop
 800fb3a:	370c      	adds	r7, #12
 800fb3c:	46bd      	mov	sp, r7
 800fb3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb42:	4770      	bx	lr

0800fb44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800fb44:	b480      	push	{r7}
 800fb46:	b083      	sub	sp, #12
 800fb48:	af00      	add	r7, sp, #0
 800fb4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800fb4c:	bf00      	nop
 800fb4e:	370c      	adds	r7, #12
 800fb50:	46bd      	mov	sp, r7
 800fb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb56:	4770      	bx	lr

0800fb58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800fb58:	b480      	push	{r7}
 800fb5a:	b083      	sub	sp, #12
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800fb60:	bf00      	nop
 800fb62:	370c      	adds	r7, #12
 800fb64:	46bd      	mov	sp, r7
 800fb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6a:	4770      	bx	lr

0800fb6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800fb6c:	b480      	push	{r7}
 800fb6e:	b083      	sub	sp, #12
 800fb70:	af00      	add	r7, sp, #0
 800fb72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800fb74:	bf00      	nop
 800fb76:	370c      	adds	r7, #12
 800fb78:	46bd      	mov	sp, r7
 800fb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb7e:	4770      	bx	lr

0800fb80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800fb80:	b480      	push	{r7}
 800fb82:	b085      	sub	sp, #20
 800fb84:	af00      	add	r7, sp, #0
 800fb86:	6078      	str	r0, [r7, #4]
 800fb88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	4a46      	ldr	r2, [pc, #280]	; (800fcac <TIM_Base_SetConfig+0x12c>)
 800fb94:	4293      	cmp	r3, r2
 800fb96:	d017      	beq.n	800fbc8 <TIM_Base_SetConfig+0x48>
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fb9e:	d013      	beq.n	800fbc8 <TIM_Base_SetConfig+0x48>
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	4a43      	ldr	r2, [pc, #268]	; (800fcb0 <TIM_Base_SetConfig+0x130>)
 800fba4:	4293      	cmp	r3, r2
 800fba6:	d00f      	beq.n	800fbc8 <TIM_Base_SetConfig+0x48>
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	4a42      	ldr	r2, [pc, #264]	; (800fcb4 <TIM_Base_SetConfig+0x134>)
 800fbac:	4293      	cmp	r3, r2
 800fbae:	d00b      	beq.n	800fbc8 <TIM_Base_SetConfig+0x48>
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	4a41      	ldr	r2, [pc, #260]	; (800fcb8 <TIM_Base_SetConfig+0x138>)
 800fbb4:	4293      	cmp	r3, r2
 800fbb6:	d007      	beq.n	800fbc8 <TIM_Base_SetConfig+0x48>
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	4a40      	ldr	r2, [pc, #256]	; (800fcbc <TIM_Base_SetConfig+0x13c>)
 800fbbc:	4293      	cmp	r3, r2
 800fbbe:	d003      	beq.n	800fbc8 <TIM_Base_SetConfig+0x48>
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	4a3f      	ldr	r2, [pc, #252]	; (800fcc0 <TIM_Base_SetConfig+0x140>)
 800fbc4:	4293      	cmp	r3, r2
 800fbc6:	d108      	bne.n	800fbda <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fbce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800fbd0:	683b      	ldr	r3, [r7, #0]
 800fbd2:	685b      	ldr	r3, [r3, #4]
 800fbd4:	68fa      	ldr	r2, [r7, #12]
 800fbd6:	4313      	orrs	r3, r2
 800fbd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	4a33      	ldr	r2, [pc, #204]	; (800fcac <TIM_Base_SetConfig+0x12c>)
 800fbde:	4293      	cmp	r3, r2
 800fbe0:	d023      	beq.n	800fc2a <TIM_Base_SetConfig+0xaa>
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fbe8:	d01f      	beq.n	800fc2a <TIM_Base_SetConfig+0xaa>
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	4a30      	ldr	r2, [pc, #192]	; (800fcb0 <TIM_Base_SetConfig+0x130>)
 800fbee:	4293      	cmp	r3, r2
 800fbf0:	d01b      	beq.n	800fc2a <TIM_Base_SetConfig+0xaa>
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	4a2f      	ldr	r2, [pc, #188]	; (800fcb4 <TIM_Base_SetConfig+0x134>)
 800fbf6:	4293      	cmp	r3, r2
 800fbf8:	d017      	beq.n	800fc2a <TIM_Base_SetConfig+0xaa>
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	4a2e      	ldr	r2, [pc, #184]	; (800fcb8 <TIM_Base_SetConfig+0x138>)
 800fbfe:	4293      	cmp	r3, r2
 800fc00:	d013      	beq.n	800fc2a <TIM_Base_SetConfig+0xaa>
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	4a2d      	ldr	r2, [pc, #180]	; (800fcbc <TIM_Base_SetConfig+0x13c>)
 800fc06:	4293      	cmp	r3, r2
 800fc08:	d00f      	beq.n	800fc2a <TIM_Base_SetConfig+0xaa>
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	4a2d      	ldr	r2, [pc, #180]	; (800fcc4 <TIM_Base_SetConfig+0x144>)
 800fc0e:	4293      	cmp	r3, r2
 800fc10:	d00b      	beq.n	800fc2a <TIM_Base_SetConfig+0xaa>
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	4a2c      	ldr	r2, [pc, #176]	; (800fcc8 <TIM_Base_SetConfig+0x148>)
 800fc16:	4293      	cmp	r3, r2
 800fc18:	d007      	beq.n	800fc2a <TIM_Base_SetConfig+0xaa>
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	4a2b      	ldr	r2, [pc, #172]	; (800fccc <TIM_Base_SetConfig+0x14c>)
 800fc1e:	4293      	cmp	r3, r2
 800fc20:	d003      	beq.n	800fc2a <TIM_Base_SetConfig+0xaa>
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	4a26      	ldr	r2, [pc, #152]	; (800fcc0 <TIM_Base_SetConfig+0x140>)
 800fc26:	4293      	cmp	r3, r2
 800fc28:	d108      	bne.n	800fc3c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fc30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fc32:	683b      	ldr	r3, [r7, #0]
 800fc34:	68db      	ldr	r3, [r3, #12]
 800fc36:	68fa      	ldr	r2, [r7, #12]
 800fc38:	4313      	orrs	r3, r2
 800fc3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800fc42:	683b      	ldr	r3, [r7, #0]
 800fc44:	695b      	ldr	r3, [r3, #20]
 800fc46:	4313      	orrs	r3, r2
 800fc48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	68fa      	ldr	r2, [r7, #12]
 800fc4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fc50:	683b      	ldr	r3, [r7, #0]
 800fc52:	689a      	ldr	r2, [r3, #8]
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fc58:	683b      	ldr	r3, [r7, #0]
 800fc5a:	681a      	ldr	r2, [r3, #0]
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	4a12      	ldr	r2, [pc, #72]	; (800fcac <TIM_Base_SetConfig+0x12c>)
 800fc64:	4293      	cmp	r3, r2
 800fc66:	d013      	beq.n	800fc90 <TIM_Base_SetConfig+0x110>
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	4a14      	ldr	r2, [pc, #80]	; (800fcbc <TIM_Base_SetConfig+0x13c>)
 800fc6c:	4293      	cmp	r3, r2
 800fc6e:	d00f      	beq.n	800fc90 <TIM_Base_SetConfig+0x110>
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	4a14      	ldr	r2, [pc, #80]	; (800fcc4 <TIM_Base_SetConfig+0x144>)
 800fc74:	4293      	cmp	r3, r2
 800fc76:	d00b      	beq.n	800fc90 <TIM_Base_SetConfig+0x110>
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	4a13      	ldr	r2, [pc, #76]	; (800fcc8 <TIM_Base_SetConfig+0x148>)
 800fc7c:	4293      	cmp	r3, r2
 800fc7e:	d007      	beq.n	800fc90 <TIM_Base_SetConfig+0x110>
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	4a12      	ldr	r2, [pc, #72]	; (800fccc <TIM_Base_SetConfig+0x14c>)
 800fc84:	4293      	cmp	r3, r2
 800fc86:	d003      	beq.n	800fc90 <TIM_Base_SetConfig+0x110>
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	4a0d      	ldr	r2, [pc, #52]	; (800fcc0 <TIM_Base_SetConfig+0x140>)
 800fc8c:	4293      	cmp	r3, r2
 800fc8e:	d103      	bne.n	800fc98 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fc90:	683b      	ldr	r3, [r7, #0]
 800fc92:	691a      	ldr	r2, [r3, #16]
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	2201      	movs	r2, #1
 800fc9c:	615a      	str	r2, [r3, #20]
}
 800fc9e:	bf00      	nop
 800fca0:	3714      	adds	r7, #20
 800fca2:	46bd      	mov	sp, r7
 800fca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca8:	4770      	bx	lr
 800fcaa:	bf00      	nop
 800fcac:	40012c00 	.word	0x40012c00
 800fcb0:	40000400 	.word	0x40000400
 800fcb4:	40000800 	.word	0x40000800
 800fcb8:	40000c00 	.word	0x40000c00
 800fcbc:	40013400 	.word	0x40013400
 800fcc0:	40015000 	.word	0x40015000
 800fcc4:	40014000 	.word	0x40014000
 800fcc8:	40014400 	.word	0x40014400
 800fccc:	40014800 	.word	0x40014800

0800fcd0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fcd0:	b480      	push	{r7}
 800fcd2:	b087      	sub	sp, #28
 800fcd4:	af00      	add	r7, sp, #0
 800fcd6:	6078      	str	r0, [r7, #4]
 800fcd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	6a1b      	ldr	r3, [r3, #32]
 800fcde:	f023 0201 	bic.w	r2, r3, #1
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	6a1b      	ldr	r3, [r3, #32]
 800fcea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	685b      	ldr	r3, [r3, #4]
 800fcf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	699b      	ldr	r3, [r3, #24]
 800fcf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800fcf8:	68fb      	ldr	r3, [r7, #12]
 800fcfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800fcfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fd02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fd04:	68fb      	ldr	r3, [r7, #12]
 800fd06:	f023 0303 	bic.w	r3, r3, #3
 800fd0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fd0c:	683b      	ldr	r3, [r7, #0]
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	68fa      	ldr	r2, [r7, #12]
 800fd12:	4313      	orrs	r3, r2
 800fd14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800fd16:	697b      	ldr	r3, [r7, #20]
 800fd18:	f023 0302 	bic.w	r3, r3, #2
 800fd1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800fd1e:	683b      	ldr	r3, [r7, #0]
 800fd20:	689b      	ldr	r3, [r3, #8]
 800fd22:	697a      	ldr	r2, [r7, #20]
 800fd24:	4313      	orrs	r3, r2
 800fd26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	4a30      	ldr	r2, [pc, #192]	; (800fdec <TIM_OC1_SetConfig+0x11c>)
 800fd2c:	4293      	cmp	r3, r2
 800fd2e:	d013      	beq.n	800fd58 <TIM_OC1_SetConfig+0x88>
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	4a2f      	ldr	r2, [pc, #188]	; (800fdf0 <TIM_OC1_SetConfig+0x120>)
 800fd34:	4293      	cmp	r3, r2
 800fd36:	d00f      	beq.n	800fd58 <TIM_OC1_SetConfig+0x88>
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	4a2e      	ldr	r2, [pc, #184]	; (800fdf4 <TIM_OC1_SetConfig+0x124>)
 800fd3c:	4293      	cmp	r3, r2
 800fd3e:	d00b      	beq.n	800fd58 <TIM_OC1_SetConfig+0x88>
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	4a2d      	ldr	r2, [pc, #180]	; (800fdf8 <TIM_OC1_SetConfig+0x128>)
 800fd44:	4293      	cmp	r3, r2
 800fd46:	d007      	beq.n	800fd58 <TIM_OC1_SetConfig+0x88>
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	4a2c      	ldr	r2, [pc, #176]	; (800fdfc <TIM_OC1_SetConfig+0x12c>)
 800fd4c:	4293      	cmp	r3, r2
 800fd4e:	d003      	beq.n	800fd58 <TIM_OC1_SetConfig+0x88>
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	4a2b      	ldr	r2, [pc, #172]	; (800fe00 <TIM_OC1_SetConfig+0x130>)
 800fd54:	4293      	cmp	r3, r2
 800fd56:	d10c      	bne.n	800fd72 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800fd58:	697b      	ldr	r3, [r7, #20]
 800fd5a:	f023 0308 	bic.w	r3, r3, #8
 800fd5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800fd60:	683b      	ldr	r3, [r7, #0]
 800fd62:	68db      	ldr	r3, [r3, #12]
 800fd64:	697a      	ldr	r2, [r7, #20]
 800fd66:	4313      	orrs	r3, r2
 800fd68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800fd6a:	697b      	ldr	r3, [r7, #20]
 800fd6c:	f023 0304 	bic.w	r3, r3, #4
 800fd70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	4a1d      	ldr	r2, [pc, #116]	; (800fdec <TIM_OC1_SetConfig+0x11c>)
 800fd76:	4293      	cmp	r3, r2
 800fd78:	d013      	beq.n	800fda2 <TIM_OC1_SetConfig+0xd2>
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	4a1c      	ldr	r2, [pc, #112]	; (800fdf0 <TIM_OC1_SetConfig+0x120>)
 800fd7e:	4293      	cmp	r3, r2
 800fd80:	d00f      	beq.n	800fda2 <TIM_OC1_SetConfig+0xd2>
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	4a1b      	ldr	r2, [pc, #108]	; (800fdf4 <TIM_OC1_SetConfig+0x124>)
 800fd86:	4293      	cmp	r3, r2
 800fd88:	d00b      	beq.n	800fda2 <TIM_OC1_SetConfig+0xd2>
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	4a1a      	ldr	r2, [pc, #104]	; (800fdf8 <TIM_OC1_SetConfig+0x128>)
 800fd8e:	4293      	cmp	r3, r2
 800fd90:	d007      	beq.n	800fda2 <TIM_OC1_SetConfig+0xd2>
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	4a19      	ldr	r2, [pc, #100]	; (800fdfc <TIM_OC1_SetConfig+0x12c>)
 800fd96:	4293      	cmp	r3, r2
 800fd98:	d003      	beq.n	800fda2 <TIM_OC1_SetConfig+0xd2>
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	4a18      	ldr	r2, [pc, #96]	; (800fe00 <TIM_OC1_SetConfig+0x130>)
 800fd9e:	4293      	cmp	r3, r2
 800fda0:	d111      	bne.n	800fdc6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800fda2:	693b      	ldr	r3, [r7, #16]
 800fda4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fda8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800fdaa:	693b      	ldr	r3, [r7, #16]
 800fdac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800fdb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800fdb2:	683b      	ldr	r3, [r7, #0]
 800fdb4:	695b      	ldr	r3, [r3, #20]
 800fdb6:	693a      	ldr	r2, [r7, #16]
 800fdb8:	4313      	orrs	r3, r2
 800fdba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800fdbc:	683b      	ldr	r3, [r7, #0]
 800fdbe:	699b      	ldr	r3, [r3, #24]
 800fdc0:	693a      	ldr	r2, [r7, #16]
 800fdc2:	4313      	orrs	r3, r2
 800fdc4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	693a      	ldr	r2, [r7, #16]
 800fdca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	68fa      	ldr	r2, [r7, #12]
 800fdd0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800fdd2:	683b      	ldr	r3, [r7, #0]
 800fdd4:	685a      	ldr	r2, [r3, #4]
 800fdd6:	687b      	ldr	r3, [r7, #4]
 800fdd8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	697a      	ldr	r2, [r7, #20]
 800fdde:	621a      	str	r2, [r3, #32]
}
 800fde0:	bf00      	nop
 800fde2:	371c      	adds	r7, #28
 800fde4:	46bd      	mov	sp, r7
 800fde6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdea:	4770      	bx	lr
 800fdec:	40012c00 	.word	0x40012c00
 800fdf0:	40013400 	.word	0x40013400
 800fdf4:	40014000 	.word	0x40014000
 800fdf8:	40014400 	.word	0x40014400
 800fdfc:	40014800 	.word	0x40014800
 800fe00:	40015000 	.word	0x40015000

0800fe04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800fe04:	b480      	push	{r7}
 800fe06:	b087      	sub	sp, #28
 800fe08:	af00      	add	r7, sp, #0
 800fe0a:	6078      	str	r0, [r7, #4]
 800fe0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	6a1b      	ldr	r3, [r3, #32]
 800fe12:	f023 0210 	bic.w	r2, r3, #16
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	6a1b      	ldr	r3, [r3, #32]
 800fe1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	685b      	ldr	r3, [r3, #4]
 800fe24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	699b      	ldr	r3, [r3, #24]
 800fe2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800fe2c:	68fb      	ldr	r3, [r7, #12]
 800fe2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800fe32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800fe36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800fe38:	68fb      	ldr	r3, [r7, #12]
 800fe3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fe3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fe40:	683b      	ldr	r3, [r7, #0]
 800fe42:	681b      	ldr	r3, [r3, #0]
 800fe44:	021b      	lsls	r3, r3, #8
 800fe46:	68fa      	ldr	r2, [r7, #12]
 800fe48:	4313      	orrs	r3, r2
 800fe4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800fe4c:	697b      	ldr	r3, [r7, #20]
 800fe4e:	f023 0320 	bic.w	r3, r3, #32
 800fe52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800fe54:	683b      	ldr	r3, [r7, #0]
 800fe56:	689b      	ldr	r3, [r3, #8]
 800fe58:	011b      	lsls	r3, r3, #4
 800fe5a:	697a      	ldr	r2, [r7, #20]
 800fe5c:	4313      	orrs	r3, r2
 800fe5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	4a2c      	ldr	r2, [pc, #176]	; (800ff14 <TIM_OC2_SetConfig+0x110>)
 800fe64:	4293      	cmp	r3, r2
 800fe66:	d007      	beq.n	800fe78 <TIM_OC2_SetConfig+0x74>
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	4a2b      	ldr	r2, [pc, #172]	; (800ff18 <TIM_OC2_SetConfig+0x114>)
 800fe6c:	4293      	cmp	r3, r2
 800fe6e:	d003      	beq.n	800fe78 <TIM_OC2_SetConfig+0x74>
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	4a2a      	ldr	r2, [pc, #168]	; (800ff1c <TIM_OC2_SetConfig+0x118>)
 800fe74:	4293      	cmp	r3, r2
 800fe76:	d10d      	bne.n	800fe94 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800fe78:	697b      	ldr	r3, [r7, #20]
 800fe7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fe7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800fe80:	683b      	ldr	r3, [r7, #0]
 800fe82:	68db      	ldr	r3, [r3, #12]
 800fe84:	011b      	lsls	r3, r3, #4
 800fe86:	697a      	ldr	r2, [r7, #20]
 800fe88:	4313      	orrs	r3, r2
 800fe8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800fe8c:	697b      	ldr	r3, [r7, #20]
 800fe8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800fe92:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	4a1f      	ldr	r2, [pc, #124]	; (800ff14 <TIM_OC2_SetConfig+0x110>)
 800fe98:	4293      	cmp	r3, r2
 800fe9a:	d013      	beq.n	800fec4 <TIM_OC2_SetConfig+0xc0>
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	4a1e      	ldr	r2, [pc, #120]	; (800ff18 <TIM_OC2_SetConfig+0x114>)
 800fea0:	4293      	cmp	r3, r2
 800fea2:	d00f      	beq.n	800fec4 <TIM_OC2_SetConfig+0xc0>
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	4a1e      	ldr	r2, [pc, #120]	; (800ff20 <TIM_OC2_SetConfig+0x11c>)
 800fea8:	4293      	cmp	r3, r2
 800feaa:	d00b      	beq.n	800fec4 <TIM_OC2_SetConfig+0xc0>
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	4a1d      	ldr	r2, [pc, #116]	; (800ff24 <TIM_OC2_SetConfig+0x120>)
 800feb0:	4293      	cmp	r3, r2
 800feb2:	d007      	beq.n	800fec4 <TIM_OC2_SetConfig+0xc0>
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	4a1c      	ldr	r2, [pc, #112]	; (800ff28 <TIM_OC2_SetConfig+0x124>)
 800feb8:	4293      	cmp	r3, r2
 800feba:	d003      	beq.n	800fec4 <TIM_OC2_SetConfig+0xc0>
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	4a17      	ldr	r2, [pc, #92]	; (800ff1c <TIM_OC2_SetConfig+0x118>)
 800fec0:	4293      	cmp	r3, r2
 800fec2:	d113      	bne.n	800feec <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800fec4:	693b      	ldr	r3, [r7, #16]
 800fec6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800feca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800fecc:	693b      	ldr	r3, [r7, #16]
 800fece:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800fed2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800fed4:	683b      	ldr	r3, [r7, #0]
 800fed6:	695b      	ldr	r3, [r3, #20]
 800fed8:	009b      	lsls	r3, r3, #2
 800feda:	693a      	ldr	r2, [r7, #16]
 800fedc:	4313      	orrs	r3, r2
 800fede:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800fee0:	683b      	ldr	r3, [r7, #0]
 800fee2:	699b      	ldr	r3, [r3, #24]
 800fee4:	009b      	lsls	r3, r3, #2
 800fee6:	693a      	ldr	r2, [r7, #16]
 800fee8:	4313      	orrs	r3, r2
 800feea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	693a      	ldr	r2, [r7, #16]
 800fef0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	68fa      	ldr	r2, [r7, #12]
 800fef6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800fef8:	683b      	ldr	r3, [r7, #0]
 800fefa:	685a      	ldr	r2, [r3, #4]
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	697a      	ldr	r2, [r7, #20]
 800ff04:	621a      	str	r2, [r3, #32]
}
 800ff06:	bf00      	nop
 800ff08:	371c      	adds	r7, #28
 800ff0a:	46bd      	mov	sp, r7
 800ff0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff10:	4770      	bx	lr
 800ff12:	bf00      	nop
 800ff14:	40012c00 	.word	0x40012c00
 800ff18:	40013400 	.word	0x40013400
 800ff1c:	40015000 	.word	0x40015000
 800ff20:	40014000 	.word	0x40014000
 800ff24:	40014400 	.word	0x40014400
 800ff28:	40014800 	.word	0x40014800

0800ff2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ff2c:	b480      	push	{r7}
 800ff2e:	b087      	sub	sp, #28
 800ff30:	af00      	add	r7, sp, #0
 800ff32:	6078      	str	r0, [r7, #4]
 800ff34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	6a1b      	ldr	r3, [r3, #32]
 800ff3a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ff42:	687b      	ldr	r3, [r7, #4]
 800ff44:	6a1b      	ldr	r3, [r3, #32]
 800ff46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	685b      	ldr	r3, [r3, #4]
 800ff4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	69db      	ldr	r3, [r3, #28]
 800ff52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ff54:	68fb      	ldr	r3, [r7, #12]
 800ff56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ff5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ff5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	f023 0303 	bic.w	r3, r3, #3
 800ff66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ff68:	683b      	ldr	r3, [r7, #0]
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	68fa      	ldr	r2, [r7, #12]
 800ff6e:	4313      	orrs	r3, r2
 800ff70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ff72:	697b      	ldr	r3, [r7, #20]
 800ff74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ff78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ff7a:	683b      	ldr	r3, [r7, #0]
 800ff7c:	689b      	ldr	r3, [r3, #8]
 800ff7e:	021b      	lsls	r3, r3, #8
 800ff80:	697a      	ldr	r2, [r7, #20]
 800ff82:	4313      	orrs	r3, r2
 800ff84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	4a2b      	ldr	r2, [pc, #172]	; (8010038 <TIM_OC3_SetConfig+0x10c>)
 800ff8a:	4293      	cmp	r3, r2
 800ff8c:	d007      	beq.n	800ff9e <TIM_OC3_SetConfig+0x72>
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	4a2a      	ldr	r2, [pc, #168]	; (801003c <TIM_OC3_SetConfig+0x110>)
 800ff92:	4293      	cmp	r3, r2
 800ff94:	d003      	beq.n	800ff9e <TIM_OC3_SetConfig+0x72>
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	4a29      	ldr	r2, [pc, #164]	; (8010040 <TIM_OC3_SetConfig+0x114>)
 800ff9a:	4293      	cmp	r3, r2
 800ff9c:	d10d      	bne.n	800ffba <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ff9e:	697b      	ldr	r3, [r7, #20]
 800ffa0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800ffa4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ffa6:	683b      	ldr	r3, [r7, #0]
 800ffa8:	68db      	ldr	r3, [r3, #12]
 800ffaa:	021b      	lsls	r3, r3, #8
 800ffac:	697a      	ldr	r2, [r7, #20]
 800ffae:	4313      	orrs	r3, r2
 800ffb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ffb2:	697b      	ldr	r3, [r7, #20]
 800ffb4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ffb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	4a1e      	ldr	r2, [pc, #120]	; (8010038 <TIM_OC3_SetConfig+0x10c>)
 800ffbe:	4293      	cmp	r3, r2
 800ffc0:	d013      	beq.n	800ffea <TIM_OC3_SetConfig+0xbe>
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	4a1d      	ldr	r2, [pc, #116]	; (801003c <TIM_OC3_SetConfig+0x110>)
 800ffc6:	4293      	cmp	r3, r2
 800ffc8:	d00f      	beq.n	800ffea <TIM_OC3_SetConfig+0xbe>
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	4a1d      	ldr	r2, [pc, #116]	; (8010044 <TIM_OC3_SetConfig+0x118>)
 800ffce:	4293      	cmp	r3, r2
 800ffd0:	d00b      	beq.n	800ffea <TIM_OC3_SetConfig+0xbe>
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	4a1c      	ldr	r2, [pc, #112]	; (8010048 <TIM_OC3_SetConfig+0x11c>)
 800ffd6:	4293      	cmp	r3, r2
 800ffd8:	d007      	beq.n	800ffea <TIM_OC3_SetConfig+0xbe>
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	4a1b      	ldr	r2, [pc, #108]	; (801004c <TIM_OC3_SetConfig+0x120>)
 800ffde:	4293      	cmp	r3, r2
 800ffe0:	d003      	beq.n	800ffea <TIM_OC3_SetConfig+0xbe>
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	4a16      	ldr	r2, [pc, #88]	; (8010040 <TIM_OC3_SetConfig+0x114>)
 800ffe6:	4293      	cmp	r3, r2
 800ffe8:	d113      	bne.n	8010012 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ffea:	693b      	ldr	r3, [r7, #16]
 800ffec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fff0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800fff2:	693b      	ldr	r3, [r7, #16]
 800fff4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800fff8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800fffa:	683b      	ldr	r3, [r7, #0]
 800fffc:	695b      	ldr	r3, [r3, #20]
 800fffe:	011b      	lsls	r3, r3, #4
 8010000:	693a      	ldr	r2, [r7, #16]
 8010002:	4313      	orrs	r3, r2
 8010004:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8010006:	683b      	ldr	r3, [r7, #0]
 8010008:	699b      	ldr	r3, [r3, #24]
 801000a:	011b      	lsls	r3, r3, #4
 801000c:	693a      	ldr	r2, [r7, #16]
 801000e:	4313      	orrs	r3, r2
 8010010:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	693a      	ldr	r2, [r7, #16]
 8010016:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	68fa      	ldr	r2, [r7, #12]
 801001c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801001e:	683b      	ldr	r3, [r7, #0]
 8010020:	685a      	ldr	r2, [r3, #4]
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	697a      	ldr	r2, [r7, #20]
 801002a:	621a      	str	r2, [r3, #32]
}
 801002c:	bf00      	nop
 801002e:	371c      	adds	r7, #28
 8010030:	46bd      	mov	sp, r7
 8010032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010036:	4770      	bx	lr
 8010038:	40012c00 	.word	0x40012c00
 801003c:	40013400 	.word	0x40013400
 8010040:	40015000 	.word	0x40015000
 8010044:	40014000 	.word	0x40014000
 8010048:	40014400 	.word	0x40014400
 801004c:	40014800 	.word	0x40014800

08010050 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010050:	b480      	push	{r7}
 8010052:	b087      	sub	sp, #28
 8010054:	af00      	add	r7, sp, #0
 8010056:	6078      	str	r0, [r7, #4]
 8010058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	6a1b      	ldr	r3, [r3, #32]
 801005e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	6a1b      	ldr	r3, [r3, #32]
 801006a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	685b      	ldr	r3, [r3, #4]
 8010070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	69db      	ldr	r3, [r3, #28]
 8010076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801007e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801008a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801008c:	683b      	ldr	r3, [r7, #0]
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	021b      	lsls	r3, r3, #8
 8010092:	68fa      	ldr	r2, [r7, #12]
 8010094:	4313      	orrs	r3, r2
 8010096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010098:	697b      	ldr	r3, [r7, #20]
 801009a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801009e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80100a0:	683b      	ldr	r3, [r7, #0]
 80100a2:	689b      	ldr	r3, [r3, #8]
 80100a4:	031b      	lsls	r3, r3, #12
 80100a6:	697a      	ldr	r2, [r7, #20]
 80100a8:	4313      	orrs	r3, r2
 80100aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	4a2c      	ldr	r2, [pc, #176]	; (8010160 <TIM_OC4_SetConfig+0x110>)
 80100b0:	4293      	cmp	r3, r2
 80100b2:	d007      	beq.n	80100c4 <TIM_OC4_SetConfig+0x74>
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	4a2b      	ldr	r2, [pc, #172]	; (8010164 <TIM_OC4_SetConfig+0x114>)
 80100b8:	4293      	cmp	r3, r2
 80100ba:	d003      	beq.n	80100c4 <TIM_OC4_SetConfig+0x74>
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	4a2a      	ldr	r2, [pc, #168]	; (8010168 <TIM_OC4_SetConfig+0x118>)
 80100c0:	4293      	cmp	r3, r2
 80100c2:	d10d      	bne.n	80100e0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80100c4:	697b      	ldr	r3, [r7, #20]
 80100c6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80100ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80100cc:	683b      	ldr	r3, [r7, #0]
 80100ce:	68db      	ldr	r3, [r3, #12]
 80100d0:	031b      	lsls	r3, r3, #12
 80100d2:	697a      	ldr	r2, [r7, #20]
 80100d4:	4313      	orrs	r3, r2
 80100d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80100d8:	697b      	ldr	r3, [r7, #20]
 80100da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80100de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	4a1f      	ldr	r2, [pc, #124]	; (8010160 <TIM_OC4_SetConfig+0x110>)
 80100e4:	4293      	cmp	r3, r2
 80100e6:	d013      	beq.n	8010110 <TIM_OC4_SetConfig+0xc0>
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	4a1e      	ldr	r2, [pc, #120]	; (8010164 <TIM_OC4_SetConfig+0x114>)
 80100ec:	4293      	cmp	r3, r2
 80100ee:	d00f      	beq.n	8010110 <TIM_OC4_SetConfig+0xc0>
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	4a1e      	ldr	r2, [pc, #120]	; (801016c <TIM_OC4_SetConfig+0x11c>)
 80100f4:	4293      	cmp	r3, r2
 80100f6:	d00b      	beq.n	8010110 <TIM_OC4_SetConfig+0xc0>
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	4a1d      	ldr	r2, [pc, #116]	; (8010170 <TIM_OC4_SetConfig+0x120>)
 80100fc:	4293      	cmp	r3, r2
 80100fe:	d007      	beq.n	8010110 <TIM_OC4_SetConfig+0xc0>
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	4a1c      	ldr	r2, [pc, #112]	; (8010174 <TIM_OC4_SetConfig+0x124>)
 8010104:	4293      	cmp	r3, r2
 8010106:	d003      	beq.n	8010110 <TIM_OC4_SetConfig+0xc0>
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	4a17      	ldr	r2, [pc, #92]	; (8010168 <TIM_OC4_SetConfig+0x118>)
 801010c:	4293      	cmp	r3, r2
 801010e:	d113      	bne.n	8010138 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010110:	693b      	ldr	r3, [r7, #16]
 8010112:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010116:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8010118:	693b      	ldr	r3, [r7, #16]
 801011a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 801011e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010120:	683b      	ldr	r3, [r7, #0]
 8010122:	695b      	ldr	r3, [r3, #20]
 8010124:	019b      	lsls	r3, r3, #6
 8010126:	693a      	ldr	r2, [r7, #16]
 8010128:	4313      	orrs	r3, r2
 801012a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 801012c:	683b      	ldr	r3, [r7, #0]
 801012e:	699b      	ldr	r3, [r3, #24]
 8010130:	019b      	lsls	r3, r3, #6
 8010132:	693a      	ldr	r2, [r7, #16]
 8010134:	4313      	orrs	r3, r2
 8010136:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	693a      	ldr	r2, [r7, #16]
 801013c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	68fa      	ldr	r2, [r7, #12]
 8010142:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010144:	683b      	ldr	r3, [r7, #0]
 8010146:	685a      	ldr	r2, [r3, #4]
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	697a      	ldr	r2, [r7, #20]
 8010150:	621a      	str	r2, [r3, #32]
}
 8010152:	bf00      	nop
 8010154:	371c      	adds	r7, #28
 8010156:	46bd      	mov	sp, r7
 8010158:	f85d 7b04 	ldr.w	r7, [sp], #4
 801015c:	4770      	bx	lr
 801015e:	bf00      	nop
 8010160:	40012c00 	.word	0x40012c00
 8010164:	40013400 	.word	0x40013400
 8010168:	40015000 	.word	0x40015000
 801016c:	40014000 	.word	0x40014000
 8010170:	40014400 	.word	0x40014400
 8010174:	40014800 	.word	0x40014800

08010178 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8010178:	b480      	push	{r7}
 801017a:	b087      	sub	sp, #28
 801017c:	af00      	add	r7, sp, #0
 801017e:	6078      	str	r0, [r7, #4]
 8010180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	6a1b      	ldr	r3, [r3, #32]
 8010186:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	6a1b      	ldr	r3, [r3, #32]
 8010192:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010194:	687b      	ldr	r3, [r7, #4]
 8010196:	685b      	ldr	r3, [r3, #4]
 8010198:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801019e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80101a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80101aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80101ac:	683b      	ldr	r3, [r7, #0]
 80101ae:	681b      	ldr	r3, [r3, #0]
 80101b0:	68fa      	ldr	r2, [r7, #12]
 80101b2:	4313      	orrs	r3, r2
 80101b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80101b6:	693b      	ldr	r3, [r7, #16]
 80101b8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80101bc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80101be:	683b      	ldr	r3, [r7, #0]
 80101c0:	689b      	ldr	r3, [r3, #8]
 80101c2:	041b      	lsls	r3, r3, #16
 80101c4:	693a      	ldr	r2, [r7, #16]
 80101c6:	4313      	orrs	r3, r2
 80101c8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	4a19      	ldr	r2, [pc, #100]	; (8010234 <TIM_OC5_SetConfig+0xbc>)
 80101ce:	4293      	cmp	r3, r2
 80101d0:	d013      	beq.n	80101fa <TIM_OC5_SetConfig+0x82>
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	4a18      	ldr	r2, [pc, #96]	; (8010238 <TIM_OC5_SetConfig+0xc0>)
 80101d6:	4293      	cmp	r3, r2
 80101d8:	d00f      	beq.n	80101fa <TIM_OC5_SetConfig+0x82>
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	4a17      	ldr	r2, [pc, #92]	; (801023c <TIM_OC5_SetConfig+0xc4>)
 80101de:	4293      	cmp	r3, r2
 80101e0:	d00b      	beq.n	80101fa <TIM_OC5_SetConfig+0x82>
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	4a16      	ldr	r2, [pc, #88]	; (8010240 <TIM_OC5_SetConfig+0xc8>)
 80101e6:	4293      	cmp	r3, r2
 80101e8:	d007      	beq.n	80101fa <TIM_OC5_SetConfig+0x82>
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	4a15      	ldr	r2, [pc, #84]	; (8010244 <TIM_OC5_SetConfig+0xcc>)
 80101ee:	4293      	cmp	r3, r2
 80101f0:	d003      	beq.n	80101fa <TIM_OC5_SetConfig+0x82>
 80101f2:	687b      	ldr	r3, [r7, #4]
 80101f4:	4a14      	ldr	r2, [pc, #80]	; (8010248 <TIM_OC5_SetConfig+0xd0>)
 80101f6:	4293      	cmp	r3, r2
 80101f8:	d109      	bne.n	801020e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80101fa:	697b      	ldr	r3, [r7, #20]
 80101fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010200:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8010202:	683b      	ldr	r3, [r7, #0]
 8010204:	695b      	ldr	r3, [r3, #20]
 8010206:	021b      	lsls	r3, r3, #8
 8010208:	697a      	ldr	r2, [r7, #20]
 801020a:	4313      	orrs	r3, r2
 801020c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801020e:	687b      	ldr	r3, [r7, #4]
 8010210:	697a      	ldr	r2, [r7, #20]
 8010212:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	68fa      	ldr	r2, [r7, #12]
 8010218:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 801021a:	683b      	ldr	r3, [r7, #0]
 801021c:	685a      	ldr	r2, [r3, #4]
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	693a      	ldr	r2, [r7, #16]
 8010226:	621a      	str	r2, [r3, #32]
}
 8010228:	bf00      	nop
 801022a:	371c      	adds	r7, #28
 801022c:	46bd      	mov	sp, r7
 801022e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010232:	4770      	bx	lr
 8010234:	40012c00 	.word	0x40012c00
 8010238:	40013400 	.word	0x40013400
 801023c:	40014000 	.word	0x40014000
 8010240:	40014400 	.word	0x40014400
 8010244:	40014800 	.word	0x40014800
 8010248:	40015000 	.word	0x40015000

0801024c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 801024c:	b480      	push	{r7}
 801024e:	b087      	sub	sp, #28
 8010250:	af00      	add	r7, sp, #0
 8010252:	6078      	str	r0, [r7, #4]
 8010254:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	6a1b      	ldr	r3, [r3, #32]
 801025a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 801025e:	687b      	ldr	r3, [r7, #4]
 8010260:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	6a1b      	ldr	r3, [r3, #32]
 8010266:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	685b      	ldr	r3, [r3, #4]
 801026c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8010272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801027a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801027e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010280:	683b      	ldr	r3, [r7, #0]
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	021b      	lsls	r3, r3, #8
 8010286:	68fa      	ldr	r2, [r7, #12]
 8010288:	4313      	orrs	r3, r2
 801028a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 801028c:	693b      	ldr	r3, [r7, #16]
 801028e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8010292:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8010294:	683b      	ldr	r3, [r7, #0]
 8010296:	689b      	ldr	r3, [r3, #8]
 8010298:	051b      	lsls	r3, r3, #20
 801029a:	693a      	ldr	r2, [r7, #16]
 801029c:	4313      	orrs	r3, r2
 801029e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	4a1a      	ldr	r2, [pc, #104]	; (801030c <TIM_OC6_SetConfig+0xc0>)
 80102a4:	4293      	cmp	r3, r2
 80102a6:	d013      	beq.n	80102d0 <TIM_OC6_SetConfig+0x84>
 80102a8:	687b      	ldr	r3, [r7, #4]
 80102aa:	4a19      	ldr	r2, [pc, #100]	; (8010310 <TIM_OC6_SetConfig+0xc4>)
 80102ac:	4293      	cmp	r3, r2
 80102ae:	d00f      	beq.n	80102d0 <TIM_OC6_SetConfig+0x84>
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	4a18      	ldr	r2, [pc, #96]	; (8010314 <TIM_OC6_SetConfig+0xc8>)
 80102b4:	4293      	cmp	r3, r2
 80102b6:	d00b      	beq.n	80102d0 <TIM_OC6_SetConfig+0x84>
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	4a17      	ldr	r2, [pc, #92]	; (8010318 <TIM_OC6_SetConfig+0xcc>)
 80102bc:	4293      	cmp	r3, r2
 80102be:	d007      	beq.n	80102d0 <TIM_OC6_SetConfig+0x84>
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	4a16      	ldr	r2, [pc, #88]	; (801031c <TIM_OC6_SetConfig+0xd0>)
 80102c4:	4293      	cmp	r3, r2
 80102c6:	d003      	beq.n	80102d0 <TIM_OC6_SetConfig+0x84>
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	4a15      	ldr	r2, [pc, #84]	; (8010320 <TIM_OC6_SetConfig+0xd4>)
 80102cc:	4293      	cmp	r3, r2
 80102ce:	d109      	bne.n	80102e4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80102d0:	697b      	ldr	r3, [r7, #20]
 80102d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80102d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80102d8:	683b      	ldr	r3, [r7, #0]
 80102da:	695b      	ldr	r3, [r3, #20]
 80102dc:	029b      	lsls	r3, r3, #10
 80102de:	697a      	ldr	r2, [r7, #20]
 80102e0:	4313      	orrs	r3, r2
 80102e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	697a      	ldr	r2, [r7, #20]
 80102e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	68fa      	ldr	r2, [r7, #12]
 80102ee:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80102f0:	683b      	ldr	r3, [r7, #0]
 80102f2:	685a      	ldr	r2, [r3, #4]
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	693a      	ldr	r2, [r7, #16]
 80102fc:	621a      	str	r2, [r3, #32]
}
 80102fe:	bf00      	nop
 8010300:	371c      	adds	r7, #28
 8010302:	46bd      	mov	sp, r7
 8010304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010308:	4770      	bx	lr
 801030a:	bf00      	nop
 801030c:	40012c00 	.word	0x40012c00
 8010310:	40013400 	.word	0x40013400
 8010314:	40014000 	.word	0x40014000
 8010318:	40014400 	.word	0x40014400
 801031c:	40014800 	.word	0x40014800
 8010320:	40015000 	.word	0x40015000

08010324 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8010324:	b580      	push	{r7, lr}
 8010326:	b086      	sub	sp, #24
 8010328:	af00      	add	r7, sp, #0
 801032a:	6078      	str	r0, [r7, #4]
 801032c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801032e:	2300      	movs	r3, #0
 8010330:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	689b      	ldr	r3, [r3, #8]
 8010338:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801033a:	693b      	ldr	r3, [r7, #16]
 801033c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8010340:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010344:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8010346:	683b      	ldr	r3, [r7, #0]
 8010348:	685b      	ldr	r3, [r3, #4]
 801034a:	693a      	ldr	r2, [r7, #16]
 801034c:	4313      	orrs	r3, r2
 801034e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8010350:	693b      	ldr	r3, [r7, #16]
 8010352:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8010356:	f023 0307 	bic.w	r3, r3, #7
 801035a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 801035c:	683b      	ldr	r3, [r7, #0]
 801035e:	681b      	ldr	r3, [r3, #0]
 8010360:	693a      	ldr	r2, [r7, #16]
 8010362:	4313      	orrs	r3, r2
 8010364:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	681b      	ldr	r3, [r3, #0]
 801036a:	693a      	ldr	r2, [r7, #16]
 801036c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 801036e:	683b      	ldr	r3, [r7, #0]
 8010370:	685b      	ldr	r3, [r3, #4]
 8010372:	4a52      	ldr	r2, [pc, #328]	; (80104bc <TIM_SlaveTimer_SetConfig+0x198>)
 8010374:	4293      	cmp	r3, r2
 8010376:	f000 809a 	beq.w	80104ae <TIM_SlaveTimer_SetConfig+0x18a>
 801037a:	4a50      	ldr	r2, [pc, #320]	; (80104bc <TIM_SlaveTimer_SetConfig+0x198>)
 801037c:	4293      	cmp	r3, r2
 801037e:	f200 8093 	bhi.w	80104a8 <TIM_SlaveTimer_SetConfig+0x184>
 8010382:	4a4f      	ldr	r2, [pc, #316]	; (80104c0 <TIM_SlaveTimer_SetConfig+0x19c>)
 8010384:	4293      	cmp	r3, r2
 8010386:	f000 8092 	beq.w	80104ae <TIM_SlaveTimer_SetConfig+0x18a>
 801038a:	4a4d      	ldr	r2, [pc, #308]	; (80104c0 <TIM_SlaveTimer_SetConfig+0x19c>)
 801038c:	4293      	cmp	r3, r2
 801038e:	f200 808b 	bhi.w	80104a8 <TIM_SlaveTimer_SetConfig+0x184>
 8010392:	4a4c      	ldr	r2, [pc, #304]	; (80104c4 <TIM_SlaveTimer_SetConfig+0x1a0>)
 8010394:	4293      	cmp	r3, r2
 8010396:	f000 808a 	beq.w	80104ae <TIM_SlaveTimer_SetConfig+0x18a>
 801039a:	4a4a      	ldr	r2, [pc, #296]	; (80104c4 <TIM_SlaveTimer_SetConfig+0x1a0>)
 801039c:	4293      	cmp	r3, r2
 801039e:	f200 8083 	bhi.w	80104a8 <TIM_SlaveTimer_SetConfig+0x184>
 80103a2:	4a49      	ldr	r2, [pc, #292]	; (80104c8 <TIM_SlaveTimer_SetConfig+0x1a4>)
 80103a4:	4293      	cmp	r3, r2
 80103a6:	f000 8082 	beq.w	80104ae <TIM_SlaveTimer_SetConfig+0x18a>
 80103aa:	4a47      	ldr	r2, [pc, #284]	; (80104c8 <TIM_SlaveTimer_SetConfig+0x1a4>)
 80103ac:	4293      	cmp	r3, r2
 80103ae:	d87b      	bhi.n	80104a8 <TIM_SlaveTimer_SetConfig+0x184>
 80103b0:	4a46      	ldr	r2, [pc, #280]	; (80104cc <TIM_SlaveTimer_SetConfig+0x1a8>)
 80103b2:	4293      	cmp	r3, r2
 80103b4:	d07b      	beq.n	80104ae <TIM_SlaveTimer_SetConfig+0x18a>
 80103b6:	4a45      	ldr	r2, [pc, #276]	; (80104cc <TIM_SlaveTimer_SetConfig+0x1a8>)
 80103b8:	4293      	cmp	r3, r2
 80103ba:	d875      	bhi.n	80104a8 <TIM_SlaveTimer_SetConfig+0x184>
 80103bc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80103c0:	d075      	beq.n	80104ae <TIM_SlaveTimer_SetConfig+0x18a>
 80103c2:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80103c6:	d86f      	bhi.n	80104a8 <TIM_SlaveTimer_SetConfig+0x184>
 80103c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80103cc:	d06f      	beq.n	80104ae <TIM_SlaveTimer_SetConfig+0x18a>
 80103ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80103d2:	d869      	bhi.n	80104a8 <TIM_SlaveTimer_SetConfig+0x184>
 80103d4:	2b70      	cmp	r3, #112	; 0x70
 80103d6:	d01a      	beq.n	801040e <TIM_SlaveTimer_SetConfig+0xea>
 80103d8:	2b70      	cmp	r3, #112	; 0x70
 80103da:	d865      	bhi.n	80104a8 <TIM_SlaveTimer_SetConfig+0x184>
 80103dc:	2b60      	cmp	r3, #96	; 0x60
 80103de:	d059      	beq.n	8010494 <TIM_SlaveTimer_SetConfig+0x170>
 80103e0:	2b60      	cmp	r3, #96	; 0x60
 80103e2:	d861      	bhi.n	80104a8 <TIM_SlaveTimer_SetConfig+0x184>
 80103e4:	2b50      	cmp	r3, #80	; 0x50
 80103e6:	d04b      	beq.n	8010480 <TIM_SlaveTimer_SetConfig+0x15c>
 80103e8:	2b50      	cmp	r3, #80	; 0x50
 80103ea:	d85d      	bhi.n	80104a8 <TIM_SlaveTimer_SetConfig+0x184>
 80103ec:	2b40      	cmp	r3, #64	; 0x40
 80103ee:	d019      	beq.n	8010424 <TIM_SlaveTimer_SetConfig+0x100>
 80103f0:	2b40      	cmp	r3, #64	; 0x40
 80103f2:	d859      	bhi.n	80104a8 <TIM_SlaveTimer_SetConfig+0x184>
 80103f4:	2b30      	cmp	r3, #48	; 0x30
 80103f6:	d05a      	beq.n	80104ae <TIM_SlaveTimer_SetConfig+0x18a>
 80103f8:	2b30      	cmp	r3, #48	; 0x30
 80103fa:	d855      	bhi.n	80104a8 <TIM_SlaveTimer_SetConfig+0x184>
 80103fc:	2b20      	cmp	r3, #32
 80103fe:	d056      	beq.n	80104ae <TIM_SlaveTimer_SetConfig+0x18a>
 8010400:	2b20      	cmp	r3, #32
 8010402:	d851      	bhi.n	80104a8 <TIM_SlaveTimer_SetConfig+0x184>
 8010404:	2b00      	cmp	r3, #0
 8010406:	d052      	beq.n	80104ae <TIM_SlaveTimer_SetConfig+0x18a>
 8010408:	2b10      	cmp	r3, #16
 801040a:	d050      	beq.n	80104ae <TIM_SlaveTimer_SetConfig+0x18a>
 801040c:	e04c      	b.n	80104a8 <TIM_SlaveTimer_SetConfig+0x184>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	6818      	ldr	r0, [r3, #0]
 8010412:	683b      	ldr	r3, [r7, #0]
 8010414:	68d9      	ldr	r1, [r3, #12]
 8010416:	683b      	ldr	r3, [r7, #0]
 8010418:	689a      	ldr	r2, [r3, #8]
 801041a:	683b      	ldr	r3, [r7, #0]
 801041c:	691b      	ldr	r3, [r3, #16]
 801041e:	f000 f8d3 	bl	80105c8 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8010422:	e045      	b.n	80104b0 <TIM_SlaveTimer_SetConfig+0x18c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8010424:	683b      	ldr	r3, [r7, #0]
 8010426:	681b      	ldr	r3, [r3, #0]
 8010428:	2b05      	cmp	r3, #5
 801042a:	d004      	beq.n	8010436 <TIM_SlaveTimer_SetConfig+0x112>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 801042c:	683b      	ldr	r3, [r7, #0]
 801042e:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8010430:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 8010434:	d101      	bne.n	801043a <TIM_SlaveTimer_SetConfig+0x116>
      {
        return HAL_ERROR;
 8010436:	2301      	movs	r3, #1
 8010438:	e03b      	b.n	80104b2 <TIM_SlaveTimer_SetConfig+0x18e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	681b      	ldr	r3, [r3, #0]
 801043e:	6a1b      	ldr	r3, [r3, #32]
 8010440:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	681b      	ldr	r3, [r3, #0]
 8010446:	6a1a      	ldr	r2, [r3, #32]
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	f022 0201 	bic.w	r2, r2, #1
 8010450:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	681b      	ldr	r3, [r3, #0]
 8010456:	699b      	ldr	r3, [r3, #24]
 8010458:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 801045a:	68bb      	ldr	r3, [r7, #8]
 801045c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8010460:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8010462:	683b      	ldr	r3, [r7, #0]
 8010464:	691b      	ldr	r3, [r3, #16]
 8010466:	011b      	lsls	r3, r3, #4
 8010468:	68ba      	ldr	r2, [r7, #8]
 801046a:	4313      	orrs	r3, r2
 801046c:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	681b      	ldr	r3, [r3, #0]
 8010472:	68ba      	ldr	r2, [r7, #8]
 8010474:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	681b      	ldr	r3, [r3, #0]
 801047a:	68fa      	ldr	r2, [r7, #12]
 801047c:	621a      	str	r2, [r3, #32]
      break;
 801047e:	e017      	b.n	80104b0 <TIM_SlaveTimer_SetConfig+0x18c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	6818      	ldr	r0, [r3, #0]
 8010484:	683b      	ldr	r3, [r7, #0]
 8010486:	6899      	ldr	r1, [r3, #8]
 8010488:	683b      	ldr	r3, [r7, #0]
 801048a:	691b      	ldr	r3, [r3, #16]
 801048c:	461a      	mov	r2, r3
 801048e:	f000 f81f 	bl	80104d0 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8010492:	e00d      	b.n	80104b0 <TIM_SlaveTimer_SetConfig+0x18c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	6818      	ldr	r0, [r3, #0]
 8010498:	683b      	ldr	r3, [r7, #0]
 801049a:	6899      	ldr	r1, [r3, #8]
 801049c:	683b      	ldr	r3, [r7, #0]
 801049e:	691b      	ldr	r3, [r3, #16]
 80104a0:	461a      	mov	r2, r3
 80104a2:	f000 f844 	bl	801052e <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80104a6:	e003      	b.n	80104b0 <TIM_SlaveTimer_SetConfig+0x18c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 80104a8:	2301      	movs	r3, #1
 80104aa:	75fb      	strb	r3, [r7, #23]
      break;
 80104ac:	e000      	b.n	80104b0 <TIM_SlaveTimer_SetConfig+0x18c>
      break;
 80104ae:	bf00      	nop
  }

  return status;
 80104b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80104b2:	4618      	mov	r0, r3
 80104b4:	3718      	adds	r7, #24
 80104b6:	46bd      	mov	sp, r7
 80104b8:	bd80      	pop	{r7, pc}
 80104ba:	bf00      	nop
 80104bc:	00100070 	.word	0x00100070
 80104c0:	00100050 	.word	0x00100050
 80104c4:	00100040 	.word	0x00100040
 80104c8:	00100030 	.word	0x00100030
 80104cc:	00100020 	.word	0x00100020

080104d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80104d0:	b480      	push	{r7}
 80104d2:	b087      	sub	sp, #28
 80104d4:	af00      	add	r7, sp, #0
 80104d6:	60f8      	str	r0, [r7, #12]
 80104d8:	60b9      	str	r1, [r7, #8]
 80104da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	6a1b      	ldr	r3, [r3, #32]
 80104e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	6a1b      	ldr	r3, [r3, #32]
 80104e6:	f023 0201 	bic.w	r2, r3, #1
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	699b      	ldr	r3, [r3, #24]
 80104f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80104f4:	693b      	ldr	r3, [r7, #16]
 80104f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80104fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	011b      	lsls	r3, r3, #4
 8010500:	693a      	ldr	r2, [r7, #16]
 8010502:	4313      	orrs	r3, r2
 8010504:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010506:	697b      	ldr	r3, [r7, #20]
 8010508:	f023 030a 	bic.w	r3, r3, #10
 801050c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 801050e:	697a      	ldr	r2, [r7, #20]
 8010510:	68bb      	ldr	r3, [r7, #8]
 8010512:	4313      	orrs	r3, r2
 8010514:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8010516:	68fb      	ldr	r3, [r7, #12]
 8010518:	693a      	ldr	r2, [r7, #16]
 801051a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	697a      	ldr	r2, [r7, #20]
 8010520:	621a      	str	r2, [r3, #32]
}
 8010522:	bf00      	nop
 8010524:	371c      	adds	r7, #28
 8010526:	46bd      	mov	sp, r7
 8010528:	f85d 7b04 	ldr.w	r7, [sp], #4
 801052c:	4770      	bx	lr

0801052e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801052e:	b480      	push	{r7}
 8010530:	b087      	sub	sp, #28
 8010532:	af00      	add	r7, sp, #0
 8010534:	60f8      	str	r0, [r7, #12]
 8010536:	60b9      	str	r1, [r7, #8]
 8010538:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801053a:	68fb      	ldr	r3, [r7, #12]
 801053c:	6a1b      	ldr	r3, [r3, #32]
 801053e:	f023 0210 	bic.w	r2, r3, #16
 8010542:	68fb      	ldr	r3, [r7, #12]
 8010544:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010546:	68fb      	ldr	r3, [r7, #12]
 8010548:	699b      	ldr	r3, [r3, #24]
 801054a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 801054c:	68fb      	ldr	r3, [r7, #12]
 801054e:	6a1b      	ldr	r3, [r3, #32]
 8010550:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010552:	697b      	ldr	r3, [r7, #20]
 8010554:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8010558:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	031b      	lsls	r3, r3, #12
 801055e:	697a      	ldr	r2, [r7, #20]
 8010560:	4313      	orrs	r3, r2
 8010562:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010564:	693b      	ldr	r3, [r7, #16]
 8010566:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 801056a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 801056c:	68bb      	ldr	r3, [r7, #8]
 801056e:	011b      	lsls	r3, r3, #4
 8010570:	693a      	ldr	r2, [r7, #16]
 8010572:	4313      	orrs	r3, r2
 8010574:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010576:	68fb      	ldr	r3, [r7, #12]
 8010578:	697a      	ldr	r2, [r7, #20]
 801057a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 801057c:	68fb      	ldr	r3, [r7, #12]
 801057e:	693a      	ldr	r2, [r7, #16]
 8010580:	621a      	str	r2, [r3, #32]
}
 8010582:	bf00      	nop
 8010584:	371c      	adds	r7, #28
 8010586:	46bd      	mov	sp, r7
 8010588:	f85d 7b04 	ldr.w	r7, [sp], #4
 801058c:	4770      	bx	lr

0801058e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801058e:	b480      	push	{r7}
 8010590:	b085      	sub	sp, #20
 8010592:	af00      	add	r7, sp, #0
 8010594:	6078      	str	r0, [r7, #4]
 8010596:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	689b      	ldr	r3, [r3, #8]
 801059c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801059e:	68fb      	ldr	r3, [r7, #12]
 80105a0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80105a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80105a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80105aa:	683a      	ldr	r2, [r7, #0]
 80105ac:	68fb      	ldr	r3, [r7, #12]
 80105ae:	4313      	orrs	r3, r2
 80105b0:	f043 0307 	orr.w	r3, r3, #7
 80105b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	68fa      	ldr	r2, [r7, #12]
 80105ba:	609a      	str	r2, [r3, #8]
}
 80105bc:	bf00      	nop
 80105be:	3714      	adds	r7, #20
 80105c0:	46bd      	mov	sp, r7
 80105c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105c6:	4770      	bx	lr

080105c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80105c8:	b480      	push	{r7}
 80105ca:	b087      	sub	sp, #28
 80105cc:	af00      	add	r7, sp, #0
 80105ce:	60f8      	str	r0, [r7, #12]
 80105d0:	60b9      	str	r1, [r7, #8]
 80105d2:	607a      	str	r2, [r7, #4]
 80105d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	689b      	ldr	r3, [r3, #8]
 80105da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80105dc:	697b      	ldr	r3, [r7, #20]
 80105de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80105e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80105e4:	683b      	ldr	r3, [r7, #0]
 80105e6:	021a      	lsls	r2, r3, #8
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	431a      	orrs	r2, r3
 80105ec:	68bb      	ldr	r3, [r7, #8]
 80105ee:	4313      	orrs	r3, r2
 80105f0:	697a      	ldr	r2, [r7, #20]
 80105f2:	4313      	orrs	r3, r2
 80105f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80105f6:	68fb      	ldr	r3, [r7, #12]
 80105f8:	697a      	ldr	r2, [r7, #20]
 80105fa:	609a      	str	r2, [r3, #8]
}
 80105fc:	bf00      	nop
 80105fe:	371c      	adds	r7, #28
 8010600:	46bd      	mov	sp, r7
 8010602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010606:	4770      	bx	lr

08010608 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8010608:	b480      	push	{r7}
 801060a:	b087      	sub	sp, #28
 801060c:	af00      	add	r7, sp, #0
 801060e:	60f8      	str	r0, [r7, #12]
 8010610:	60b9      	str	r1, [r7, #8]
 8010612:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8010614:	68bb      	ldr	r3, [r7, #8]
 8010616:	f003 031f 	and.w	r3, r3, #31
 801061a:	2201      	movs	r2, #1
 801061c:	fa02 f303 	lsl.w	r3, r2, r3
 8010620:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8010622:	68fb      	ldr	r3, [r7, #12]
 8010624:	6a1a      	ldr	r2, [r3, #32]
 8010626:	697b      	ldr	r3, [r7, #20]
 8010628:	43db      	mvns	r3, r3
 801062a:	401a      	ands	r2, r3
 801062c:	68fb      	ldr	r3, [r7, #12]
 801062e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8010630:	68fb      	ldr	r3, [r7, #12]
 8010632:	6a1a      	ldr	r2, [r3, #32]
 8010634:	68bb      	ldr	r3, [r7, #8]
 8010636:	f003 031f 	and.w	r3, r3, #31
 801063a:	6879      	ldr	r1, [r7, #4]
 801063c:	fa01 f303 	lsl.w	r3, r1, r3
 8010640:	431a      	orrs	r2, r3
 8010642:	68fb      	ldr	r3, [r7, #12]
 8010644:	621a      	str	r2, [r3, #32]
}
 8010646:	bf00      	nop
 8010648:	371c      	adds	r7, #28
 801064a:	46bd      	mov	sp, r7
 801064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010650:	4770      	bx	lr
	...

08010654 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010654:	b480      	push	{r7}
 8010656:	b085      	sub	sp, #20
 8010658:	af00      	add	r7, sp, #0
 801065a:	6078      	str	r0, [r7, #4]
 801065c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010664:	2b01      	cmp	r3, #1
 8010666:	d101      	bne.n	801066c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010668:	2302      	movs	r3, #2
 801066a:	e074      	b.n	8010756 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	2201      	movs	r2, #1
 8010670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	2202      	movs	r2, #2
 8010678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	685b      	ldr	r3, [r3, #4]
 8010682:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	681b      	ldr	r3, [r3, #0]
 8010688:	689b      	ldr	r3, [r3, #8]
 801068a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	4a34      	ldr	r2, [pc, #208]	; (8010764 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8010692:	4293      	cmp	r3, r2
 8010694:	d009      	beq.n	80106aa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	4a33      	ldr	r2, [pc, #204]	; (8010768 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801069c:	4293      	cmp	r3, r2
 801069e:	d004      	beq.n	80106aa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	4a31      	ldr	r2, [pc, #196]	; (801076c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80106a6:	4293      	cmp	r3, r2
 80106a8:	d108      	bne.n	80106bc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80106aa:	68fb      	ldr	r3, [r7, #12]
 80106ac:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80106b0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80106b2:	683b      	ldr	r3, [r7, #0]
 80106b4:	685b      	ldr	r3, [r3, #4]
 80106b6:	68fa      	ldr	r2, [r7, #12]
 80106b8:	4313      	orrs	r3, r2
 80106ba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80106bc:	68fb      	ldr	r3, [r7, #12]
 80106be:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80106c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80106c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80106c8:	683b      	ldr	r3, [r7, #0]
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	68fa      	ldr	r2, [r7, #12]
 80106ce:	4313      	orrs	r3, r2
 80106d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	68fa      	ldr	r2, [r7, #12]
 80106d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	681b      	ldr	r3, [r3, #0]
 80106de:	4a21      	ldr	r2, [pc, #132]	; (8010764 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80106e0:	4293      	cmp	r3, r2
 80106e2:	d022      	beq.n	801072a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80106ec:	d01d      	beq.n	801072a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	4a1f      	ldr	r2, [pc, #124]	; (8010770 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80106f4:	4293      	cmp	r3, r2
 80106f6:	d018      	beq.n	801072a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	681b      	ldr	r3, [r3, #0]
 80106fc:	4a1d      	ldr	r2, [pc, #116]	; (8010774 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80106fe:	4293      	cmp	r3, r2
 8010700:	d013      	beq.n	801072a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	681b      	ldr	r3, [r3, #0]
 8010706:	4a1c      	ldr	r2, [pc, #112]	; (8010778 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8010708:	4293      	cmp	r3, r2
 801070a:	d00e      	beq.n	801072a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	681b      	ldr	r3, [r3, #0]
 8010710:	4a15      	ldr	r2, [pc, #84]	; (8010768 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8010712:	4293      	cmp	r3, r2
 8010714:	d009      	beq.n	801072a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	4a18      	ldr	r2, [pc, #96]	; (801077c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 801071c:	4293      	cmp	r3, r2
 801071e:	d004      	beq.n	801072a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	681b      	ldr	r3, [r3, #0]
 8010724:	4a11      	ldr	r2, [pc, #68]	; (801076c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010726:	4293      	cmp	r3, r2
 8010728:	d10c      	bne.n	8010744 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 801072a:	68bb      	ldr	r3, [r7, #8]
 801072c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010730:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010732:	683b      	ldr	r3, [r7, #0]
 8010734:	689b      	ldr	r3, [r3, #8]
 8010736:	68ba      	ldr	r2, [r7, #8]
 8010738:	4313      	orrs	r3, r2
 801073a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	68ba      	ldr	r2, [r7, #8]
 8010742:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	2201      	movs	r2, #1
 8010748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	2200      	movs	r2, #0
 8010750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010754:	2300      	movs	r3, #0
}
 8010756:	4618      	mov	r0, r3
 8010758:	3714      	adds	r7, #20
 801075a:	46bd      	mov	sp, r7
 801075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010760:	4770      	bx	lr
 8010762:	bf00      	nop
 8010764:	40012c00 	.word	0x40012c00
 8010768:	40013400 	.word	0x40013400
 801076c:	40015000 	.word	0x40015000
 8010770:	40000400 	.word	0x40000400
 8010774:	40000800 	.word	0x40000800
 8010778:	40000c00 	.word	0x40000c00
 801077c:	40014000 	.word	0x40014000

08010780 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8010780:	b480      	push	{r7}
 8010782:	b085      	sub	sp, #20
 8010784:	af00      	add	r7, sp, #0
 8010786:	6078      	str	r0, [r7, #4]
 8010788:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 801078a:	2300      	movs	r3, #0
 801078c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010794:	2b01      	cmp	r3, #1
 8010796:	d101      	bne.n	801079c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8010798:	2302      	movs	r3, #2
 801079a:	e096      	b.n	80108ca <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	2201      	movs	r2, #1
 80107a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80107a4:	68fb      	ldr	r3, [r7, #12]
 80107a6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80107aa:	683b      	ldr	r3, [r7, #0]
 80107ac:	68db      	ldr	r3, [r3, #12]
 80107ae:	4313      	orrs	r3, r2
 80107b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80107b2:	68fb      	ldr	r3, [r7, #12]
 80107b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80107b8:	683b      	ldr	r3, [r7, #0]
 80107ba:	689b      	ldr	r3, [r3, #8]
 80107bc:	4313      	orrs	r3, r2
 80107be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80107c0:	68fb      	ldr	r3, [r7, #12]
 80107c2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80107c6:	683b      	ldr	r3, [r7, #0]
 80107c8:	685b      	ldr	r3, [r3, #4]
 80107ca:	4313      	orrs	r3, r2
 80107cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80107d4:	683b      	ldr	r3, [r7, #0]
 80107d6:	681b      	ldr	r3, [r3, #0]
 80107d8:	4313      	orrs	r3, r2
 80107da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80107dc:	68fb      	ldr	r3, [r7, #12]
 80107de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80107e2:	683b      	ldr	r3, [r7, #0]
 80107e4:	691b      	ldr	r3, [r3, #16]
 80107e6:	4313      	orrs	r3, r2
 80107e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80107ea:	68fb      	ldr	r3, [r7, #12]
 80107ec:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80107f0:	683b      	ldr	r3, [r7, #0]
 80107f2:	695b      	ldr	r3, [r3, #20]
 80107f4:	4313      	orrs	r3, r2
 80107f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80107f8:	68fb      	ldr	r3, [r7, #12]
 80107fa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80107fe:	683b      	ldr	r3, [r7, #0]
 8010800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010802:	4313      	orrs	r3, r2
 8010804:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8010806:	68fb      	ldr	r3, [r7, #12]
 8010808:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 801080c:	683b      	ldr	r3, [r7, #0]
 801080e:	699b      	ldr	r3, [r3, #24]
 8010810:	041b      	lsls	r3, r3, #16
 8010812:	4313      	orrs	r3, r2
 8010814:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	681b      	ldr	r3, [r3, #0]
 801081a:	4a2f      	ldr	r2, [pc, #188]	; (80108d8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 801081c:	4293      	cmp	r3, r2
 801081e:	d009      	beq.n	8010834 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	4a2d      	ldr	r2, [pc, #180]	; (80108dc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8010826:	4293      	cmp	r3, r2
 8010828:	d004      	beq.n	8010834 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	4a2c      	ldr	r2, [pc, #176]	; (80108e0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8010830:	4293      	cmp	r3, r2
 8010832:	d106      	bne.n	8010842 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8010834:	68fb      	ldr	r3, [r7, #12]
 8010836:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 801083a:	683b      	ldr	r3, [r7, #0]
 801083c:	69db      	ldr	r3, [r3, #28]
 801083e:	4313      	orrs	r3, r2
 8010840:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	681b      	ldr	r3, [r3, #0]
 8010846:	4a24      	ldr	r2, [pc, #144]	; (80108d8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8010848:	4293      	cmp	r3, r2
 801084a:	d009      	beq.n	8010860 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	4a22      	ldr	r2, [pc, #136]	; (80108dc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8010852:	4293      	cmp	r3, r2
 8010854:	d004      	beq.n	8010860 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	681b      	ldr	r3, [r3, #0]
 801085a:	4a21      	ldr	r2, [pc, #132]	; (80108e0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 801085c:	4293      	cmp	r3, r2
 801085e:	d12b      	bne.n	80108b8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8010866:	683b      	ldr	r3, [r7, #0]
 8010868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801086a:	051b      	lsls	r3, r3, #20
 801086c:	4313      	orrs	r3, r2
 801086e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8010870:	68fb      	ldr	r3, [r7, #12]
 8010872:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8010876:	683b      	ldr	r3, [r7, #0]
 8010878:	6a1b      	ldr	r3, [r3, #32]
 801087a:	4313      	orrs	r3, r2
 801087c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 801087e:	68fb      	ldr	r3, [r7, #12]
 8010880:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8010884:	683b      	ldr	r3, [r7, #0]
 8010886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010888:	4313      	orrs	r3, r2
 801088a:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	4a11      	ldr	r2, [pc, #68]	; (80108d8 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8010892:	4293      	cmp	r3, r2
 8010894:	d009      	beq.n	80108aa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	4a10      	ldr	r2, [pc, #64]	; (80108dc <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 801089c:	4293      	cmp	r3, r2
 801089e:	d004      	beq.n	80108aa <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	4a0e      	ldr	r2, [pc, #56]	; (80108e0 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80108a6:	4293      	cmp	r3, r2
 80108a8:	d106      	bne.n	80108b8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80108b0:	683b      	ldr	r3, [r7, #0]
 80108b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108b4:	4313      	orrs	r3, r2
 80108b6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	681b      	ldr	r3, [r3, #0]
 80108bc:	68fa      	ldr	r2, [r7, #12]
 80108be:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	2200      	movs	r2, #0
 80108c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80108c8:	2300      	movs	r3, #0
}
 80108ca:	4618      	mov	r0, r3
 80108cc:	3714      	adds	r7, #20
 80108ce:	46bd      	mov	sp, r7
 80108d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108d4:	4770      	bx	lr
 80108d6:	bf00      	nop
 80108d8:	40012c00 	.word	0x40012c00
 80108dc:	40013400 	.word	0x40013400
 80108e0:	40015000 	.word	0x40015000

080108e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80108e4:	b480      	push	{r7}
 80108e6:	b083      	sub	sp, #12
 80108e8:	af00      	add	r7, sp, #0
 80108ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80108ec:	bf00      	nop
 80108ee:	370c      	adds	r7, #12
 80108f0:	46bd      	mov	sp, r7
 80108f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108f6:	4770      	bx	lr

080108f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80108f8:	b480      	push	{r7}
 80108fa:	b083      	sub	sp, #12
 80108fc:	af00      	add	r7, sp, #0
 80108fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010900:	bf00      	nop
 8010902:	370c      	adds	r7, #12
 8010904:	46bd      	mov	sp, r7
 8010906:	f85d 7b04 	ldr.w	r7, [sp], #4
 801090a:	4770      	bx	lr

0801090c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801090c:	b480      	push	{r7}
 801090e:	b083      	sub	sp, #12
 8010910:	af00      	add	r7, sp, #0
 8010912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010914:	bf00      	nop
 8010916:	370c      	adds	r7, #12
 8010918:	46bd      	mov	sp, r7
 801091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801091e:	4770      	bx	lr

08010920 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8010920:	b480      	push	{r7}
 8010922:	b083      	sub	sp, #12
 8010924:	af00      	add	r7, sp, #0
 8010926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8010928:	bf00      	nop
 801092a:	370c      	adds	r7, #12
 801092c:	46bd      	mov	sp, r7
 801092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010932:	4770      	bx	lr

08010934 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8010934:	b480      	push	{r7}
 8010936:	b083      	sub	sp, #12
 8010938:	af00      	add	r7, sp, #0
 801093a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 801093c:	bf00      	nop
 801093e:	370c      	adds	r7, #12
 8010940:	46bd      	mov	sp, r7
 8010942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010946:	4770      	bx	lr

08010948 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8010948:	b480      	push	{r7}
 801094a:	b083      	sub	sp, #12
 801094c:	af00      	add	r7, sp, #0
 801094e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8010950:	bf00      	nop
 8010952:	370c      	adds	r7, #12
 8010954:	46bd      	mov	sp, r7
 8010956:	f85d 7b04 	ldr.w	r7, [sp], #4
 801095a:	4770      	bx	lr

0801095c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 801095c:	b480      	push	{r7}
 801095e:	b083      	sub	sp, #12
 8010960:	af00      	add	r7, sp, #0
 8010962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8010964:	bf00      	nop
 8010966:	370c      	adds	r7, #12
 8010968:	46bd      	mov	sp, r7
 801096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801096e:	4770      	bx	lr

08010970 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010970:	b580      	push	{r7, lr}
 8010972:	b082      	sub	sp, #8
 8010974:	af00      	add	r7, sp, #0
 8010976:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	2b00      	cmp	r3, #0
 801097c:	d101      	bne.n	8010982 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801097e:	2301      	movs	r3, #1
 8010980:	e042      	b.n	8010a08 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010988:	2b00      	cmp	r3, #0
 801098a:	d106      	bne.n	801099a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	2200      	movs	r2, #0
 8010990:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010994:	6878      	ldr	r0, [r7, #4]
 8010996:	f7f8 f899 	bl	8008acc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	2224      	movs	r2, #36	; 0x24
 801099e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	681a      	ldr	r2, [r3, #0]
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	681b      	ldr	r3, [r3, #0]
 80109ac:	f022 0201 	bic.w	r2, r2, #1
 80109b0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80109b2:	6878      	ldr	r0, [r7, #4]
 80109b4:	f000 f8c2 	bl	8010b3c <UART_SetConfig>
 80109b8:	4603      	mov	r3, r0
 80109ba:	2b01      	cmp	r3, #1
 80109bc:	d101      	bne.n	80109c2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80109be:	2301      	movs	r3, #1
 80109c0:	e022      	b.n	8010a08 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80109c6:	2b00      	cmp	r3, #0
 80109c8:	d002      	beq.n	80109d0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80109ca:	6878      	ldr	r0, [r7, #4]
 80109cc:	f000 fbb2 	bl	8011134 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	681b      	ldr	r3, [r3, #0]
 80109d4:	685a      	ldr	r2, [r3, #4]
 80109d6:	687b      	ldr	r3, [r7, #4]
 80109d8:	681b      	ldr	r3, [r3, #0]
 80109da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80109de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	689a      	ldr	r2, [r3, #8]
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80109ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	681a      	ldr	r2, [r3, #0]
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	f042 0201 	orr.w	r2, r2, #1
 80109fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010a00:	6878      	ldr	r0, [r7, #4]
 8010a02:	f000 fc39 	bl	8011278 <UART_CheckIdleState>
 8010a06:	4603      	mov	r3, r0
}
 8010a08:	4618      	mov	r0, r3
 8010a0a:	3708      	adds	r7, #8
 8010a0c:	46bd      	mov	sp, r7
 8010a0e:	bd80      	pop	{r7, pc}

08010a10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010a10:	b580      	push	{r7, lr}
 8010a12:	b08a      	sub	sp, #40	; 0x28
 8010a14:	af02      	add	r7, sp, #8
 8010a16:	60f8      	str	r0, [r7, #12]
 8010a18:	60b9      	str	r1, [r7, #8]
 8010a1a:	603b      	str	r3, [r7, #0]
 8010a1c:	4613      	mov	r3, r2
 8010a1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010a20:	68fb      	ldr	r3, [r7, #12]
 8010a22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010a26:	2b20      	cmp	r3, #32
 8010a28:	f040 8083 	bne.w	8010b32 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8010a2c:	68bb      	ldr	r3, [r7, #8]
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	d002      	beq.n	8010a38 <HAL_UART_Transmit+0x28>
 8010a32:	88fb      	ldrh	r3, [r7, #6]
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d101      	bne.n	8010a3c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8010a38:	2301      	movs	r3, #1
 8010a3a:	e07b      	b.n	8010b34 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8010a3c:	68fb      	ldr	r3, [r7, #12]
 8010a3e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010a42:	2b01      	cmp	r3, #1
 8010a44:	d101      	bne.n	8010a4a <HAL_UART_Transmit+0x3a>
 8010a46:	2302      	movs	r3, #2
 8010a48:	e074      	b.n	8010b34 <HAL_UART_Transmit+0x124>
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	2201      	movs	r2, #1
 8010a4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010a52:	68fb      	ldr	r3, [r7, #12]
 8010a54:	2200      	movs	r2, #0
 8010a56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010a5a:	68fb      	ldr	r3, [r7, #12]
 8010a5c:	2221      	movs	r2, #33	; 0x21
 8010a5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010a62:	f7f9 f8c5 	bl	8009bf0 <HAL_GetTick>
 8010a66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8010a68:	68fb      	ldr	r3, [r7, #12]
 8010a6a:	88fa      	ldrh	r2, [r7, #6]
 8010a6c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8010a70:	68fb      	ldr	r3, [r7, #12]
 8010a72:	88fa      	ldrh	r2, [r7, #6]
 8010a74:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010a78:	68fb      	ldr	r3, [r7, #12]
 8010a7a:	689b      	ldr	r3, [r3, #8]
 8010a7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010a80:	d108      	bne.n	8010a94 <HAL_UART_Transmit+0x84>
 8010a82:	68fb      	ldr	r3, [r7, #12]
 8010a84:	691b      	ldr	r3, [r3, #16]
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d104      	bne.n	8010a94 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8010a8a:	2300      	movs	r3, #0
 8010a8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8010a8e:	68bb      	ldr	r3, [r7, #8]
 8010a90:	61bb      	str	r3, [r7, #24]
 8010a92:	e003      	b.n	8010a9c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8010a94:	68bb      	ldr	r3, [r7, #8]
 8010a96:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010a98:	2300      	movs	r3, #0
 8010a9a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	2200      	movs	r2, #0
 8010aa0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8010aa4:	e02c      	b.n	8010b00 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010aa6:	683b      	ldr	r3, [r7, #0]
 8010aa8:	9300      	str	r3, [sp, #0]
 8010aaa:	697b      	ldr	r3, [r7, #20]
 8010aac:	2200      	movs	r2, #0
 8010aae:	2180      	movs	r1, #128	; 0x80
 8010ab0:	68f8      	ldr	r0, [r7, #12]
 8010ab2:	f000 fc2c 	bl	801130e <UART_WaitOnFlagUntilTimeout>
 8010ab6:	4603      	mov	r3, r0
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d001      	beq.n	8010ac0 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8010abc:	2303      	movs	r3, #3
 8010abe:	e039      	b.n	8010b34 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8010ac0:	69fb      	ldr	r3, [r7, #28]
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d10b      	bne.n	8010ade <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8010ac6:	69bb      	ldr	r3, [r7, #24]
 8010ac8:	881b      	ldrh	r3, [r3, #0]
 8010aca:	461a      	mov	r2, r3
 8010acc:	68fb      	ldr	r3, [r7, #12]
 8010ace:	681b      	ldr	r3, [r3, #0]
 8010ad0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010ad4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8010ad6:	69bb      	ldr	r3, [r7, #24]
 8010ad8:	3302      	adds	r3, #2
 8010ada:	61bb      	str	r3, [r7, #24]
 8010adc:	e007      	b.n	8010aee <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8010ade:	69fb      	ldr	r3, [r7, #28]
 8010ae0:	781a      	ldrb	r2, [r3, #0]
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8010ae8:	69fb      	ldr	r3, [r7, #28]
 8010aea:	3301      	adds	r3, #1
 8010aec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8010af4:	b29b      	uxth	r3, r3
 8010af6:	3b01      	subs	r3, #1
 8010af8:	b29a      	uxth	r2, r3
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8010b06:	b29b      	uxth	r3, r3
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d1cc      	bne.n	8010aa6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010b0c:	683b      	ldr	r3, [r7, #0]
 8010b0e:	9300      	str	r3, [sp, #0]
 8010b10:	697b      	ldr	r3, [r7, #20]
 8010b12:	2200      	movs	r2, #0
 8010b14:	2140      	movs	r1, #64	; 0x40
 8010b16:	68f8      	ldr	r0, [r7, #12]
 8010b18:	f000 fbf9 	bl	801130e <UART_WaitOnFlagUntilTimeout>
 8010b1c:	4603      	mov	r3, r0
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d001      	beq.n	8010b26 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8010b22:	2303      	movs	r3, #3
 8010b24:	e006      	b.n	8010b34 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	2220      	movs	r2, #32
 8010b2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8010b2e:	2300      	movs	r3, #0
 8010b30:	e000      	b.n	8010b34 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8010b32:	2302      	movs	r3, #2
  }
}
 8010b34:	4618      	mov	r0, r3
 8010b36:	3720      	adds	r7, #32
 8010b38:	46bd      	mov	sp, r7
 8010b3a:	bd80      	pop	{r7, pc}

08010b3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010b3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010b40:	b08c      	sub	sp, #48	; 0x30
 8010b42:	af00      	add	r7, sp, #0
 8010b44:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010b46:	2300      	movs	r3, #0
 8010b48:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010b4c:	697b      	ldr	r3, [r7, #20]
 8010b4e:	689a      	ldr	r2, [r3, #8]
 8010b50:	697b      	ldr	r3, [r7, #20]
 8010b52:	691b      	ldr	r3, [r3, #16]
 8010b54:	431a      	orrs	r2, r3
 8010b56:	697b      	ldr	r3, [r7, #20]
 8010b58:	695b      	ldr	r3, [r3, #20]
 8010b5a:	431a      	orrs	r2, r3
 8010b5c:	697b      	ldr	r3, [r7, #20]
 8010b5e:	69db      	ldr	r3, [r3, #28]
 8010b60:	4313      	orrs	r3, r2
 8010b62:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010b64:	697b      	ldr	r3, [r7, #20]
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	681a      	ldr	r2, [r3, #0]
 8010b6a:	4baa      	ldr	r3, [pc, #680]	; (8010e14 <UART_SetConfig+0x2d8>)
 8010b6c:	4013      	ands	r3, r2
 8010b6e:	697a      	ldr	r2, [r7, #20]
 8010b70:	6812      	ldr	r2, [r2, #0]
 8010b72:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010b74:	430b      	orrs	r3, r1
 8010b76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010b78:	697b      	ldr	r3, [r7, #20]
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	685b      	ldr	r3, [r3, #4]
 8010b7e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8010b82:	697b      	ldr	r3, [r7, #20]
 8010b84:	68da      	ldr	r2, [r3, #12]
 8010b86:	697b      	ldr	r3, [r7, #20]
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	430a      	orrs	r2, r1
 8010b8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010b8e:	697b      	ldr	r3, [r7, #20]
 8010b90:	699b      	ldr	r3, [r3, #24]
 8010b92:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010b94:	697b      	ldr	r3, [r7, #20]
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	4a9f      	ldr	r2, [pc, #636]	; (8010e18 <UART_SetConfig+0x2dc>)
 8010b9a:	4293      	cmp	r3, r2
 8010b9c:	d004      	beq.n	8010ba8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010b9e:	697b      	ldr	r3, [r7, #20]
 8010ba0:	6a1b      	ldr	r3, [r3, #32]
 8010ba2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010ba4:	4313      	orrs	r3, r2
 8010ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010ba8:	697b      	ldr	r3, [r7, #20]
 8010baa:	681b      	ldr	r3, [r3, #0]
 8010bac:	689b      	ldr	r3, [r3, #8]
 8010bae:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8010bb2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8010bb6:	697a      	ldr	r2, [r7, #20]
 8010bb8:	6812      	ldr	r2, [r2, #0]
 8010bba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010bbc:	430b      	orrs	r3, r1
 8010bbe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010bc0:	697b      	ldr	r3, [r7, #20]
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bc6:	f023 010f 	bic.w	r1, r3, #15
 8010bca:	697b      	ldr	r3, [r7, #20]
 8010bcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010bce:	697b      	ldr	r3, [r7, #20]
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	430a      	orrs	r2, r1
 8010bd4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010bd6:	697b      	ldr	r3, [r7, #20]
 8010bd8:	681b      	ldr	r3, [r3, #0]
 8010bda:	4a90      	ldr	r2, [pc, #576]	; (8010e1c <UART_SetConfig+0x2e0>)
 8010bdc:	4293      	cmp	r3, r2
 8010bde:	d125      	bne.n	8010c2c <UART_SetConfig+0xf0>
 8010be0:	4b8f      	ldr	r3, [pc, #572]	; (8010e20 <UART_SetConfig+0x2e4>)
 8010be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010be6:	f003 0303 	and.w	r3, r3, #3
 8010bea:	2b03      	cmp	r3, #3
 8010bec:	d81a      	bhi.n	8010c24 <UART_SetConfig+0xe8>
 8010bee:	a201      	add	r2, pc, #4	; (adr r2, 8010bf4 <UART_SetConfig+0xb8>)
 8010bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010bf4:	08010c05 	.word	0x08010c05
 8010bf8:	08010c15 	.word	0x08010c15
 8010bfc:	08010c0d 	.word	0x08010c0d
 8010c00:	08010c1d 	.word	0x08010c1d
 8010c04:	2301      	movs	r3, #1
 8010c06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010c0a:	e116      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010c0c:	2302      	movs	r3, #2
 8010c0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010c12:	e112      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010c14:	2304      	movs	r3, #4
 8010c16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010c1a:	e10e      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010c1c:	2308      	movs	r3, #8
 8010c1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010c22:	e10a      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010c24:	2310      	movs	r3, #16
 8010c26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010c2a:	e106      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010c2c:	697b      	ldr	r3, [r7, #20]
 8010c2e:	681b      	ldr	r3, [r3, #0]
 8010c30:	4a7c      	ldr	r2, [pc, #496]	; (8010e24 <UART_SetConfig+0x2e8>)
 8010c32:	4293      	cmp	r3, r2
 8010c34:	d138      	bne.n	8010ca8 <UART_SetConfig+0x16c>
 8010c36:	4b7a      	ldr	r3, [pc, #488]	; (8010e20 <UART_SetConfig+0x2e4>)
 8010c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010c3c:	f003 030c 	and.w	r3, r3, #12
 8010c40:	2b0c      	cmp	r3, #12
 8010c42:	d82d      	bhi.n	8010ca0 <UART_SetConfig+0x164>
 8010c44:	a201      	add	r2, pc, #4	; (adr r2, 8010c4c <UART_SetConfig+0x110>)
 8010c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c4a:	bf00      	nop
 8010c4c:	08010c81 	.word	0x08010c81
 8010c50:	08010ca1 	.word	0x08010ca1
 8010c54:	08010ca1 	.word	0x08010ca1
 8010c58:	08010ca1 	.word	0x08010ca1
 8010c5c:	08010c91 	.word	0x08010c91
 8010c60:	08010ca1 	.word	0x08010ca1
 8010c64:	08010ca1 	.word	0x08010ca1
 8010c68:	08010ca1 	.word	0x08010ca1
 8010c6c:	08010c89 	.word	0x08010c89
 8010c70:	08010ca1 	.word	0x08010ca1
 8010c74:	08010ca1 	.word	0x08010ca1
 8010c78:	08010ca1 	.word	0x08010ca1
 8010c7c:	08010c99 	.word	0x08010c99
 8010c80:	2300      	movs	r3, #0
 8010c82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010c86:	e0d8      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010c88:	2302      	movs	r3, #2
 8010c8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010c8e:	e0d4      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010c90:	2304      	movs	r3, #4
 8010c92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010c96:	e0d0      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010c98:	2308      	movs	r3, #8
 8010c9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010c9e:	e0cc      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010ca0:	2310      	movs	r3, #16
 8010ca2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010ca6:	e0c8      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010ca8:	697b      	ldr	r3, [r7, #20]
 8010caa:	681b      	ldr	r3, [r3, #0]
 8010cac:	4a5e      	ldr	r2, [pc, #376]	; (8010e28 <UART_SetConfig+0x2ec>)
 8010cae:	4293      	cmp	r3, r2
 8010cb0:	d125      	bne.n	8010cfe <UART_SetConfig+0x1c2>
 8010cb2:	4b5b      	ldr	r3, [pc, #364]	; (8010e20 <UART_SetConfig+0x2e4>)
 8010cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010cb8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8010cbc:	2b30      	cmp	r3, #48	; 0x30
 8010cbe:	d016      	beq.n	8010cee <UART_SetConfig+0x1b2>
 8010cc0:	2b30      	cmp	r3, #48	; 0x30
 8010cc2:	d818      	bhi.n	8010cf6 <UART_SetConfig+0x1ba>
 8010cc4:	2b20      	cmp	r3, #32
 8010cc6:	d00a      	beq.n	8010cde <UART_SetConfig+0x1a2>
 8010cc8:	2b20      	cmp	r3, #32
 8010cca:	d814      	bhi.n	8010cf6 <UART_SetConfig+0x1ba>
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d002      	beq.n	8010cd6 <UART_SetConfig+0x19a>
 8010cd0:	2b10      	cmp	r3, #16
 8010cd2:	d008      	beq.n	8010ce6 <UART_SetConfig+0x1aa>
 8010cd4:	e00f      	b.n	8010cf6 <UART_SetConfig+0x1ba>
 8010cd6:	2300      	movs	r3, #0
 8010cd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010cdc:	e0ad      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010cde:	2302      	movs	r3, #2
 8010ce0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010ce4:	e0a9      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010ce6:	2304      	movs	r3, #4
 8010ce8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010cec:	e0a5      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010cee:	2308      	movs	r3, #8
 8010cf0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010cf4:	e0a1      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010cf6:	2310      	movs	r3, #16
 8010cf8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010cfc:	e09d      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010cfe:	697b      	ldr	r3, [r7, #20]
 8010d00:	681b      	ldr	r3, [r3, #0]
 8010d02:	4a4a      	ldr	r2, [pc, #296]	; (8010e2c <UART_SetConfig+0x2f0>)
 8010d04:	4293      	cmp	r3, r2
 8010d06:	d125      	bne.n	8010d54 <UART_SetConfig+0x218>
 8010d08:	4b45      	ldr	r3, [pc, #276]	; (8010e20 <UART_SetConfig+0x2e4>)
 8010d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010d0e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8010d12:	2bc0      	cmp	r3, #192	; 0xc0
 8010d14:	d016      	beq.n	8010d44 <UART_SetConfig+0x208>
 8010d16:	2bc0      	cmp	r3, #192	; 0xc0
 8010d18:	d818      	bhi.n	8010d4c <UART_SetConfig+0x210>
 8010d1a:	2b80      	cmp	r3, #128	; 0x80
 8010d1c:	d00a      	beq.n	8010d34 <UART_SetConfig+0x1f8>
 8010d1e:	2b80      	cmp	r3, #128	; 0x80
 8010d20:	d814      	bhi.n	8010d4c <UART_SetConfig+0x210>
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d002      	beq.n	8010d2c <UART_SetConfig+0x1f0>
 8010d26:	2b40      	cmp	r3, #64	; 0x40
 8010d28:	d008      	beq.n	8010d3c <UART_SetConfig+0x200>
 8010d2a:	e00f      	b.n	8010d4c <UART_SetConfig+0x210>
 8010d2c:	2300      	movs	r3, #0
 8010d2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010d32:	e082      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010d34:	2302      	movs	r3, #2
 8010d36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010d3a:	e07e      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010d3c:	2304      	movs	r3, #4
 8010d3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010d42:	e07a      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010d44:	2308      	movs	r3, #8
 8010d46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010d4a:	e076      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010d4c:	2310      	movs	r3, #16
 8010d4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010d52:	e072      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010d54:	697b      	ldr	r3, [r7, #20]
 8010d56:	681b      	ldr	r3, [r3, #0]
 8010d58:	4a35      	ldr	r2, [pc, #212]	; (8010e30 <UART_SetConfig+0x2f4>)
 8010d5a:	4293      	cmp	r3, r2
 8010d5c:	d12a      	bne.n	8010db4 <UART_SetConfig+0x278>
 8010d5e:	4b30      	ldr	r3, [pc, #192]	; (8010e20 <UART_SetConfig+0x2e4>)
 8010d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010d64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8010d68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010d6c:	d01a      	beq.n	8010da4 <UART_SetConfig+0x268>
 8010d6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010d72:	d81b      	bhi.n	8010dac <UART_SetConfig+0x270>
 8010d74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010d78:	d00c      	beq.n	8010d94 <UART_SetConfig+0x258>
 8010d7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010d7e:	d815      	bhi.n	8010dac <UART_SetConfig+0x270>
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d003      	beq.n	8010d8c <UART_SetConfig+0x250>
 8010d84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010d88:	d008      	beq.n	8010d9c <UART_SetConfig+0x260>
 8010d8a:	e00f      	b.n	8010dac <UART_SetConfig+0x270>
 8010d8c:	2300      	movs	r3, #0
 8010d8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010d92:	e052      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010d94:	2302      	movs	r3, #2
 8010d96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010d9a:	e04e      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010d9c:	2304      	movs	r3, #4
 8010d9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010da2:	e04a      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010da4:	2308      	movs	r3, #8
 8010da6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010daa:	e046      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010dac:	2310      	movs	r3, #16
 8010dae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010db2:	e042      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010db4:	697b      	ldr	r3, [r7, #20]
 8010db6:	681b      	ldr	r3, [r3, #0]
 8010db8:	4a17      	ldr	r2, [pc, #92]	; (8010e18 <UART_SetConfig+0x2dc>)
 8010dba:	4293      	cmp	r3, r2
 8010dbc:	d13a      	bne.n	8010e34 <UART_SetConfig+0x2f8>
 8010dbe:	4b18      	ldr	r3, [pc, #96]	; (8010e20 <UART_SetConfig+0x2e4>)
 8010dc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010dc4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8010dc8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8010dcc:	d01a      	beq.n	8010e04 <UART_SetConfig+0x2c8>
 8010dce:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8010dd2:	d81b      	bhi.n	8010e0c <UART_SetConfig+0x2d0>
 8010dd4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010dd8:	d00c      	beq.n	8010df4 <UART_SetConfig+0x2b8>
 8010dda:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8010dde:	d815      	bhi.n	8010e0c <UART_SetConfig+0x2d0>
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d003      	beq.n	8010dec <UART_SetConfig+0x2b0>
 8010de4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010de8:	d008      	beq.n	8010dfc <UART_SetConfig+0x2c0>
 8010dea:	e00f      	b.n	8010e0c <UART_SetConfig+0x2d0>
 8010dec:	2300      	movs	r3, #0
 8010dee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010df2:	e022      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010df4:	2302      	movs	r3, #2
 8010df6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010dfa:	e01e      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010dfc:	2304      	movs	r3, #4
 8010dfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010e02:	e01a      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010e04:	2308      	movs	r3, #8
 8010e06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010e0a:	e016      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010e0c:	2310      	movs	r3, #16
 8010e0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8010e12:	e012      	b.n	8010e3a <UART_SetConfig+0x2fe>
 8010e14:	cfff69f3 	.word	0xcfff69f3
 8010e18:	40008000 	.word	0x40008000
 8010e1c:	40013800 	.word	0x40013800
 8010e20:	40021000 	.word	0x40021000
 8010e24:	40004400 	.word	0x40004400
 8010e28:	40004800 	.word	0x40004800
 8010e2c:	40004c00 	.word	0x40004c00
 8010e30:	40005000 	.word	0x40005000
 8010e34:	2310      	movs	r3, #16
 8010e36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010e3a:	697b      	ldr	r3, [r7, #20]
 8010e3c:	681b      	ldr	r3, [r3, #0]
 8010e3e:	4aae      	ldr	r2, [pc, #696]	; (80110f8 <UART_SetConfig+0x5bc>)
 8010e40:	4293      	cmp	r3, r2
 8010e42:	f040 8097 	bne.w	8010f74 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010e46:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010e4a:	2b08      	cmp	r3, #8
 8010e4c:	d823      	bhi.n	8010e96 <UART_SetConfig+0x35a>
 8010e4e:	a201      	add	r2, pc, #4	; (adr r2, 8010e54 <UART_SetConfig+0x318>)
 8010e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e54:	08010e79 	.word	0x08010e79
 8010e58:	08010e97 	.word	0x08010e97
 8010e5c:	08010e81 	.word	0x08010e81
 8010e60:	08010e97 	.word	0x08010e97
 8010e64:	08010e87 	.word	0x08010e87
 8010e68:	08010e97 	.word	0x08010e97
 8010e6c:	08010e97 	.word	0x08010e97
 8010e70:	08010e97 	.word	0x08010e97
 8010e74:	08010e8f 	.word	0x08010e8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010e78:	f7fc fdca 	bl	800da10 <HAL_RCC_GetPCLK1Freq>
 8010e7c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010e7e:	e010      	b.n	8010ea2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010e80:	4b9e      	ldr	r3, [pc, #632]	; (80110fc <UART_SetConfig+0x5c0>)
 8010e82:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010e84:	e00d      	b.n	8010ea2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010e86:	f7fc fd57 	bl	800d938 <HAL_RCC_GetSysClockFreq>
 8010e8a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010e8c:	e009      	b.n	8010ea2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010e8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010e92:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010e94:	e005      	b.n	8010ea2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8010e96:	2300      	movs	r3, #0
 8010e98:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8010e9a:	2301      	movs	r3, #1
 8010e9c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8010ea0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	f000 8130 	beq.w	801110a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010eaa:	697b      	ldr	r3, [r7, #20]
 8010eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010eae:	4a94      	ldr	r2, [pc, #592]	; (8011100 <UART_SetConfig+0x5c4>)
 8010eb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010eb4:	461a      	mov	r2, r3
 8010eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010eb8:	fbb3 f3f2 	udiv	r3, r3, r2
 8010ebc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010ebe:	697b      	ldr	r3, [r7, #20]
 8010ec0:	685a      	ldr	r2, [r3, #4]
 8010ec2:	4613      	mov	r3, r2
 8010ec4:	005b      	lsls	r3, r3, #1
 8010ec6:	4413      	add	r3, r2
 8010ec8:	69ba      	ldr	r2, [r7, #24]
 8010eca:	429a      	cmp	r2, r3
 8010ecc:	d305      	bcc.n	8010eda <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010ece:	697b      	ldr	r3, [r7, #20]
 8010ed0:	685b      	ldr	r3, [r3, #4]
 8010ed2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010ed4:	69ba      	ldr	r2, [r7, #24]
 8010ed6:	429a      	cmp	r2, r3
 8010ed8:	d903      	bls.n	8010ee2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8010eda:	2301      	movs	r3, #1
 8010edc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8010ee0:	e113      	b.n	801110a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ee4:	2200      	movs	r2, #0
 8010ee6:	60bb      	str	r3, [r7, #8]
 8010ee8:	60fa      	str	r2, [r7, #12]
 8010eea:	697b      	ldr	r3, [r7, #20]
 8010eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010eee:	4a84      	ldr	r2, [pc, #528]	; (8011100 <UART_SetConfig+0x5c4>)
 8010ef0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010ef4:	b29b      	uxth	r3, r3
 8010ef6:	2200      	movs	r2, #0
 8010ef8:	603b      	str	r3, [r7, #0]
 8010efa:	607a      	str	r2, [r7, #4]
 8010efc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010f00:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010f04:	f7ef ff18 	bl	8000d38 <__aeabi_uldivmod>
 8010f08:	4602      	mov	r2, r0
 8010f0a:	460b      	mov	r3, r1
 8010f0c:	4610      	mov	r0, r2
 8010f0e:	4619      	mov	r1, r3
 8010f10:	f04f 0200 	mov.w	r2, #0
 8010f14:	f04f 0300 	mov.w	r3, #0
 8010f18:	020b      	lsls	r3, r1, #8
 8010f1a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010f1e:	0202      	lsls	r2, r0, #8
 8010f20:	6979      	ldr	r1, [r7, #20]
 8010f22:	6849      	ldr	r1, [r1, #4]
 8010f24:	0849      	lsrs	r1, r1, #1
 8010f26:	2000      	movs	r0, #0
 8010f28:	460c      	mov	r4, r1
 8010f2a:	4605      	mov	r5, r0
 8010f2c:	eb12 0804 	adds.w	r8, r2, r4
 8010f30:	eb43 0905 	adc.w	r9, r3, r5
 8010f34:	697b      	ldr	r3, [r7, #20]
 8010f36:	685b      	ldr	r3, [r3, #4]
 8010f38:	2200      	movs	r2, #0
 8010f3a:	469a      	mov	sl, r3
 8010f3c:	4693      	mov	fp, r2
 8010f3e:	4652      	mov	r2, sl
 8010f40:	465b      	mov	r3, fp
 8010f42:	4640      	mov	r0, r8
 8010f44:	4649      	mov	r1, r9
 8010f46:	f7ef fef7 	bl	8000d38 <__aeabi_uldivmod>
 8010f4a:	4602      	mov	r2, r0
 8010f4c:	460b      	mov	r3, r1
 8010f4e:	4613      	mov	r3, r2
 8010f50:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010f52:	6a3b      	ldr	r3, [r7, #32]
 8010f54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010f58:	d308      	bcc.n	8010f6c <UART_SetConfig+0x430>
 8010f5a:	6a3b      	ldr	r3, [r7, #32]
 8010f5c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010f60:	d204      	bcs.n	8010f6c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8010f62:	697b      	ldr	r3, [r7, #20]
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	6a3a      	ldr	r2, [r7, #32]
 8010f68:	60da      	str	r2, [r3, #12]
 8010f6a:	e0ce      	b.n	801110a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8010f6c:	2301      	movs	r3, #1
 8010f6e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8010f72:	e0ca      	b.n	801110a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010f74:	697b      	ldr	r3, [r7, #20]
 8010f76:	69db      	ldr	r3, [r3, #28]
 8010f78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010f7c:	d166      	bne.n	801104c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8010f7e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010f82:	2b08      	cmp	r3, #8
 8010f84:	d827      	bhi.n	8010fd6 <UART_SetConfig+0x49a>
 8010f86:	a201      	add	r2, pc, #4	; (adr r2, 8010f8c <UART_SetConfig+0x450>)
 8010f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f8c:	08010fb1 	.word	0x08010fb1
 8010f90:	08010fb9 	.word	0x08010fb9
 8010f94:	08010fc1 	.word	0x08010fc1
 8010f98:	08010fd7 	.word	0x08010fd7
 8010f9c:	08010fc7 	.word	0x08010fc7
 8010fa0:	08010fd7 	.word	0x08010fd7
 8010fa4:	08010fd7 	.word	0x08010fd7
 8010fa8:	08010fd7 	.word	0x08010fd7
 8010fac:	08010fcf 	.word	0x08010fcf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010fb0:	f7fc fd2e 	bl	800da10 <HAL_RCC_GetPCLK1Freq>
 8010fb4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010fb6:	e014      	b.n	8010fe2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010fb8:	f7fc fd40 	bl	800da3c <HAL_RCC_GetPCLK2Freq>
 8010fbc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010fbe:	e010      	b.n	8010fe2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010fc0:	4b4e      	ldr	r3, [pc, #312]	; (80110fc <UART_SetConfig+0x5c0>)
 8010fc2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010fc4:	e00d      	b.n	8010fe2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010fc6:	f7fc fcb7 	bl	800d938 <HAL_RCC_GetSysClockFreq>
 8010fca:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8010fcc:	e009      	b.n	8010fe2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010fce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010fd2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8010fd4:	e005      	b.n	8010fe2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8010fd6:	2300      	movs	r3, #0
 8010fd8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8010fda:	2301      	movs	r3, #1
 8010fdc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8010fe0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	f000 8090 	beq.w	801110a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010fea:	697b      	ldr	r3, [r7, #20]
 8010fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010fee:	4a44      	ldr	r2, [pc, #272]	; (8011100 <UART_SetConfig+0x5c4>)
 8010ff0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010ff4:	461a      	mov	r2, r3
 8010ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ff8:	fbb3 f3f2 	udiv	r3, r3, r2
 8010ffc:	005a      	lsls	r2, r3, #1
 8010ffe:	697b      	ldr	r3, [r7, #20]
 8011000:	685b      	ldr	r3, [r3, #4]
 8011002:	085b      	lsrs	r3, r3, #1
 8011004:	441a      	add	r2, r3
 8011006:	697b      	ldr	r3, [r7, #20]
 8011008:	685b      	ldr	r3, [r3, #4]
 801100a:	fbb2 f3f3 	udiv	r3, r2, r3
 801100e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011010:	6a3b      	ldr	r3, [r7, #32]
 8011012:	2b0f      	cmp	r3, #15
 8011014:	d916      	bls.n	8011044 <UART_SetConfig+0x508>
 8011016:	6a3b      	ldr	r3, [r7, #32]
 8011018:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801101c:	d212      	bcs.n	8011044 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801101e:	6a3b      	ldr	r3, [r7, #32]
 8011020:	b29b      	uxth	r3, r3
 8011022:	f023 030f 	bic.w	r3, r3, #15
 8011026:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011028:	6a3b      	ldr	r3, [r7, #32]
 801102a:	085b      	lsrs	r3, r3, #1
 801102c:	b29b      	uxth	r3, r3
 801102e:	f003 0307 	and.w	r3, r3, #7
 8011032:	b29a      	uxth	r2, r3
 8011034:	8bfb      	ldrh	r3, [r7, #30]
 8011036:	4313      	orrs	r3, r2
 8011038:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 801103a:	697b      	ldr	r3, [r7, #20]
 801103c:	681b      	ldr	r3, [r3, #0]
 801103e:	8bfa      	ldrh	r2, [r7, #30]
 8011040:	60da      	str	r2, [r3, #12]
 8011042:	e062      	b.n	801110a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8011044:	2301      	movs	r3, #1
 8011046:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 801104a:	e05e      	b.n	801110a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 801104c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8011050:	2b08      	cmp	r3, #8
 8011052:	d828      	bhi.n	80110a6 <UART_SetConfig+0x56a>
 8011054:	a201      	add	r2, pc, #4	; (adr r2, 801105c <UART_SetConfig+0x520>)
 8011056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801105a:	bf00      	nop
 801105c:	08011081 	.word	0x08011081
 8011060:	08011089 	.word	0x08011089
 8011064:	08011091 	.word	0x08011091
 8011068:	080110a7 	.word	0x080110a7
 801106c:	08011097 	.word	0x08011097
 8011070:	080110a7 	.word	0x080110a7
 8011074:	080110a7 	.word	0x080110a7
 8011078:	080110a7 	.word	0x080110a7
 801107c:	0801109f 	.word	0x0801109f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8011080:	f7fc fcc6 	bl	800da10 <HAL_RCC_GetPCLK1Freq>
 8011084:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8011086:	e014      	b.n	80110b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011088:	f7fc fcd8 	bl	800da3c <HAL_RCC_GetPCLK2Freq>
 801108c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 801108e:	e010      	b.n	80110b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8011090:	4b1a      	ldr	r3, [pc, #104]	; (80110fc <UART_SetConfig+0x5c0>)
 8011092:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8011094:	e00d      	b.n	80110b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8011096:	f7fc fc4f 	bl	800d938 <HAL_RCC_GetSysClockFreq>
 801109a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 801109c:	e009      	b.n	80110b2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801109e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80110a2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80110a4:	e005      	b.n	80110b2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80110a6:	2300      	movs	r3, #0
 80110a8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80110aa:	2301      	movs	r3, #1
 80110ac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80110b0:	bf00      	nop
    }

    if (pclk != 0U)
 80110b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d028      	beq.n	801110a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80110b8:	697b      	ldr	r3, [r7, #20]
 80110ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80110bc:	4a10      	ldr	r2, [pc, #64]	; (8011100 <UART_SetConfig+0x5c4>)
 80110be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80110c2:	461a      	mov	r2, r3
 80110c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80110c6:	fbb3 f2f2 	udiv	r2, r3, r2
 80110ca:	697b      	ldr	r3, [r7, #20]
 80110cc:	685b      	ldr	r3, [r3, #4]
 80110ce:	085b      	lsrs	r3, r3, #1
 80110d0:	441a      	add	r2, r3
 80110d2:	697b      	ldr	r3, [r7, #20]
 80110d4:	685b      	ldr	r3, [r3, #4]
 80110d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80110da:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80110dc:	6a3b      	ldr	r3, [r7, #32]
 80110de:	2b0f      	cmp	r3, #15
 80110e0:	d910      	bls.n	8011104 <UART_SetConfig+0x5c8>
 80110e2:	6a3b      	ldr	r3, [r7, #32]
 80110e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80110e8:	d20c      	bcs.n	8011104 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80110ea:	6a3b      	ldr	r3, [r7, #32]
 80110ec:	b29a      	uxth	r2, r3
 80110ee:	697b      	ldr	r3, [r7, #20]
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	60da      	str	r2, [r3, #12]
 80110f4:	e009      	b.n	801110a <UART_SetConfig+0x5ce>
 80110f6:	bf00      	nop
 80110f8:	40008000 	.word	0x40008000
 80110fc:	00f42400 	.word	0x00f42400
 8011100:	0801ac28 	.word	0x0801ac28
      }
      else
      {
        ret = HAL_ERROR;
 8011104:	2301      	movs	r3, #1
 8011106:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801110a:	697b      	ldr	r3, [r7, #20]
 801110c:	2201      	movs	r2, #1
 801110e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8011112:	697b      	ldr	r3, [r7, #20]
 8011114:	2201      	movs	r2, #1
 8011116:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801111a:	697b      	ldr	r3, [r7, #20]
 801111c:	2200      	movs	r2, #0
 801111e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8011120:	697b      	ldr	r3, [r7, #20]
 8011122:	2200      	movs	r2, #0
 8011124:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8011126:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 801112a:	4618      	mov	r0, r3
 801112c:	3730      	adds	r7, #48	; 0x30
 801112e:	46bd      	mov	sp, r7
 8011130:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08011134 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011134:	b480      	push	{r7}
 8011136:	b083      	sub	sp, #12
 8011138:	af00      	add	r7, sp, #0
 801113a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801113c:	687b      	ldr	r3, [r7, #4]
 801113e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011140:	f003 0301 	and.w	r3, r3, #1
 8011144:	2b00      	cmp	r3, #0
 8011146:	d00a      	beq.n	801115e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	681b      	ldr	r3, [r3, #0]
 801114c:	685b      	ldr	r3, [r3, #4]
 801114e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8011152:	687b      	ldr	r3, [r7, #4]
 8011154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	681b      	ldr	r3, [r3, #0]
 801115a:	430a      	orrs	r2, r1
 801115c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011162:	f003 0302 	and.w	r3, r3, #2
 8011166:	2b00      	cmp	r3, #0
 8011168:	d00a      	beq.n	8011180 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801116a:	687b      	ldr	r3, [r7, #4]
 801116c:	681b      	ldr	r3, [r3, #0]
 801116e:	685b      	ldr	r3, [r3, #4]
 8011170:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	430a      	orrs	r2, r1
 801117e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011184:	f003 0304 	and.w	r3, r3, #4
 8011188:	2b00      	cmp	r3, #0
 801118a:	d00a      	beq.n	80111a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	685b      	ldr	r3, [r3, #4]
 8011192:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801119a:	687b      	ldr	r3, [r7, #4]
 801119c:	681b      	ldr	r3, [r3, #0]
 801119e:	430a      	orrs	r2, r1
 80111a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80111a6:	f003 0308 	and.w	r3, r3, #8
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d00a      	beq.n	80111c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	685b      	ldr	r3, [r3, #4]
 80111b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	430a      	orrs	r2, r1
 80111c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80111c8:	f003 0310 	and.w	r3, r3, #16
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d00a      	beq.n	80111e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	689b      	ldr	r3, [r3, #8]
 80111d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80111de:	687b      	ldr	r3, [r7, #4]
 80111e0:	681b      	ldr	r3, [r3, #0]
 80111e2:	430a      	orrs	r2, r1
 80111e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80111ea:	f003 0320 	and.w	r3, r3, #32
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d00a      	beq.n	8011208 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	681b      	ldr	r3, [r3, #0]
 80111f6:	689b      	ldr	r3, [r3, #8]
 80111f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	430a      	orrs	r2, r1
 8011206:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801120c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011210:	2b00      	cmp	r3, #0
 8011212:	d01a      	beq.n	801124a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	685b      	ldr	r3, [r3, #4]
 801121a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	430a      	orrs	r2, r1
 8011228:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801122e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011232:	d10a      	bne.n	801124a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	681b      	ldr	r3, [r3, #0]
 8011238:	685b      	ldr	r3, [r3, #4]
 801123a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	681b      	ldr	r3, [r3, #0]
 8011246:	430a      	orrs	r2, r1
 8011248:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801124a:	687b      	ldr	r3, [r7, #4]
 801124c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801124e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011252:	2b00      	cmp	r3, #0
 8011254:	d00a      	beq.n	801126c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	681b      	ldr	r3, [r3, #0]
 801125a:	685b      	ldr	r3, [r3, #4]
 801125c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011264:	687b      	ldr	r3, [r7, #4]
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	430a      	orrs	r2, r1
 801126a:	605a      	str	r2, [r3, #4]
  }
}
 801126c:	bf00      	nop
 801126e:	370c      	adds	r7, #12
 8011270:	46bd      	mov	sp, r7
 8011272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011276:	4770      	bx	lr

08011278 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011278:	b580      	push	{r7, lr}
 801127a:	b086      	sub	sp, #24
 801127c:	af02      	add	r7, sp, #8
 801127e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	2200      	movs	r2, #0
 8011284:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011288:	f7f8 fcb2 	bl	8009bf0 <HAL_GetTick>
 801128c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	681b      	ldr	r3, [r3, #0]
 8011294:	f003 0308 	and.w	r3, r3, #8
 8011298:	2b08      	cmp	r3, #8
 801129a:	d10e      	bne.n	80112ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801129c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80112a0:	9300      	str	r3, [sp, #0]
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	2200      	movs	r2, #0
 80112a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80112aa:	6878      	ldr	r0, [r7, #4]
 80112ac:	f000 f82f 	bl	801130e <UART_WaitOnFlagUntilTimeout>
 80112b0:	4603      	mov	r3, r0
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d001      	beq.n	80112ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80112b6:	2303      	movs	r3, #3
 80112b8:	e025      	b.n	8011306 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	681b      	ldr	r3, [r3, #0]
 80112be:	681b      	ldr	r3, [r3, #0]
 80112c0:	f003 0304 	and.w	r3, r3, #4
 80112c4:	2b04      	cmp	r3, #4
 80112c6:	d10e      	bne.n	80112e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80112c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80112cc:	9300      	str	r3, [sp, #0]
 80112ce:	68fb      	ldr	r3, [r7, #12]
 80112d0:	2200      	movs	r2, #0
 80112d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80112d6:	6878      	ldr	r0, [r7, #4]
 80112d8:	f000 f819 	bl	801130e <UART_WaitOnFlagUntilTimeout>
 80112dc:	4603      	mov	r3, r0
 80112de:	2b00      	cmp	r3, #0
 80112e0:	d001      	beq.n	80112e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80112e2:	2303      	movs	r3, #3
 80112e4:	e00f      	b.n	8011306 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	2220      	movs	r2, #32
 80112ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	2220      	movs	r2, #32
 80112f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	2200      	movs	r2, #0
 80112fa:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	2200      	movs	r2, #0
 8011300:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011304:	2300      	movs	r3, #0
}
 8011306:	4618      	mov	r0, r3
 8011308:	3710      	adds	r7, #16
 801130a:	46bd      	mov	sp, r7
 801130c:	bd80      	pop	{r7, pc}

0801130e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801130e:	b580      	push	{r7, lr}
 8011310:	b09c      	sub	sp, #112	; 0x70
 8011312:	af00      	add	r7, sp, #0
 8011314:	60f8      	str	r0, [r7, #12]
 8011316:	60b9      	str	r1, [r7, #8]
 8011318:	603b      	str	r3, [r7, #0]
 801131a:	4613      	mov	r3, r2
 801131c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801131e:	e0a9      	b.n	8011474 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011320:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011322:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011326:	f000 80a5 	beq.w	8011474 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801132a:	f7f8 fc61 	bl	8009bf0 <HAL_GetTick>
 801132e:	4602      	mov	r2, r0
 8011330:	683b      	ldr	r3, [r7, #0]
 8011332:	1ad3      	subs	r3, r2, r3
 8011334:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8011336:	429a      	cmp	r2, r3
 8011338:	d302      	bcc.n	8011340 <UART_WaitOnFlagUntilTimeout+0x32>
 801133a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 801133c:	2b00      	cmp	r3, #0
 801133e:	d140      	bne.n	80113c2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	681b      	ldr	r3, [r3, #0]
 8011344:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011346:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011348:	e853 3f00 	ldrex	r3, [r3]
 801134c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 801134e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011350:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8011354:	667b      	str	r3, [r7, #100]	; 0x64
 8011356:	68fb      	ldr	r3, [r7, #12]
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	461a      	mov	r2, r3
 801135c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801135e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011360:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011362:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011364:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8011366:	e841 2300 	strex	r3, r2, [r1]
 801136a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 801136c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801136e:	2b00      	cmp	r3, #0
 8011370:	d1e6      	bne.n	8011340 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	3308      	adds	r3, #8
 8011378:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801137a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801137c:	e853 3f00 	ldrex	r3, [r3]
 8011380:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011384:	f023 0301 	bic.w	r3, r3, #1
 8011388:	663b      	str	r3, [r7, #96]	; 0x60
 801138a:	68fb      	ldr	r3, [r7, #12]
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	3308      	adds	r3, #8
 8011390:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8011392:	64ba      	str	r2, [r7, #72]	; 0x48
 8011394:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011396:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8011398:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801139a:	e841 2300 	strex	r3, r2, [r1]
 801139e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80113a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d1e5      	bne.n	8011372 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80113a6:	68fb      	ldr	r3, [r7, #12]
 80113a8:	2220      	movs	r2, #32
 80113aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	2220      	movs	r2, #32
 80113b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	2200      	movs	r2, #0
 80113ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80113be:	2303      	movs	r3, #3
 80113c0:	e069      	b.n	8011496 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80113c2:	68fb      	ldr	r3, [r7, #12]
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	f003 0304 	and.w	r3, r3, #4
 80113cc:	2b00      	cmp	r3, #0
 80113ce:	d051      	beq.n	8011474 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80113d0:	68fb      	ldr	r3, [r7, #12]
 80113d2:	681b      	ldr	r3, [r3, #0]
 80113d4:	69db      	ldr	r3, [r3, #28]
 80113d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80113da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80113de:	d149      	bne.n	8011474 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	681b      	ldr	r3, [r3, #0]
 80113e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80113e8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80113ea:	68fb      	ldr	r3, [r7, #12]
 80113ec:	681b      	ldr	r3, [r3, #0]
 80113ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80113f2:	e853 3f00 	ldrex	r3, [r3]
 80113f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80113f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80113fa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80113fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8011400:	68fb      	ldr	r3, [r7, #12]
 8011402:	681b      	ldr	r3, [r3, #0]
 8011404:	461a      	mov	r2, r3
 8011406:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8011408:	637b      	str	r3, [r7, #52]	; 0x34
 801140a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801140c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801140e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011410:	e841 2300 	strex	r3, r2, [r1]
 8011414:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8011416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011418:	2b00      	cmp	r3, #0
 801141a:	d1e6      	bne.n	80113ea <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801141c:	68fb      	ldr	r3, [r7, #12]
 801141e:	681b      	ldr	r3, [r3, #0]
 8011420:	3308      	adds	r3, #8
 8011422:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011424:	697b      	ldr	r3, [r7, #20]
 8011426:	e853 3f00 	ldrex	r3, [r3]
 801142a:	613b      	str	r3, [r7, #16]
   return(result);
 801142c:	693b      	ldr	r3, [r7, #16]
 801142e:	f023 0301 	bic.w	r3, r3, #1
 8011432:	66bb      	str	r3, [r7, #104]	; 0x68
 8011434:	68fb      	ldr	r3, [r7, #12]
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	3308      	adds	r3, #8
 801143a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801143c:	623a      	str	r2, [r7, #32]
 801143e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011440:	69f9      	ldr	r1, [r7, #28]
 8011442:	6a3a      	ldr	r2, [r7, #32]
 8011444:	e841 2300 	strex	r3, r2, [r1]
 8011448:	61bb      	str	r3, [r7, #24]
   return(result);
 801144a:	69bb      	ldr	r3, [r7, #24]
 801144c:	2b00      	cmp	r3, #0
 801144e:	d1e5      	bne.n	801141c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	2220      	movs	r2, #32
 8011454:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8011458:	68fb      	ldr	r3, [r7, #12]
 801145a:	2220      	movs	r2, #32
 801145c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011460:	68fb      	ldr	r3, [r7, #12]
 8011462:	2220      	movs	r2, #32
 8011464:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	2200      	movs	r2, #0
 801146c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8011470:	2303      	movs	r3, #3
 8011472:	e010      	b.n	8011496 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011474:	68fb      	ldr	r3, [r7, #12]
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	69da      	ldr	r2, [r3, #28]
 801147a:	68bb      	ldr	r3, [r7, #8]
 801147c:	4013      	ands	r3, r2
 801147e:	68ba      	ldr	r2, [r7, #8]
 8011480:	429a      	cmp	r2, r3
 8011482:	bf0c      	ite	eq
 8011484:	2301      	moveq	r3, #1
 8011486:	2300      	movne	r3, #0
 8011488:	b2db      	uxtb	r3, r3
 801148a:	461a      	mov	r2, r3
 801148c:	79fb      	ldrb	r3, [r7, #7]
 801148e:	429a      	cmp	r2, r3
 8011490:	f43f af46 	beq.w	8011320 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011494:	2300      	movs	r3, #0
}
 8011496:	4618      	mov	r0, r3
 8011498:	3770      	adds	r7, #112	; 0x70
 801149a:	46bd      	mov	sp, r7
 801149c:	bd80      	pop	{r7, pc}

0801149e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801149e:	b480      	push	{r7}
 80114a0:	b085      	sub	sp, #20
 80114a2:	af00      	add	r7, sp, #0
 80114a4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80114a6:	687b      	ldr	r3, [r7, #4]
 80114a8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80114ac:	2b01      	cmp	r3, #1
 80114ae:	d101      	bne.n	80114b4 <HAL_UARTEx_DisableFifoMode+0x16>
 80114b0:	2302      	movs	r3, #2
 80114b2:	e027      	b.n	8011504 <HAL_UARTEx_DisableFifoMode+0x66>
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	2201      	movs	r2, #1
 80114b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	2224      	movs	r2, #36	; 0x24
 80114c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	681a      	ldr	r2, [r3, #0]
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	681b      	ldr	r3, [r3, #0]
 80114d6:	f022 0201 	bic.w	r2, r2, #1
 80114da:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80114e2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	2200      	movs	r2, #0
 80114e8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	68fa      	ldr	r2, [r7, #12]
 80114f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	2220      	movs	r2, #32
 80114f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	2200      	movs	r2, #0
 80114fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011502:	2300      	movs	r3, #0
}
 8011504:	4618      	mov	r0, r3
 8011506:	3714      	adds	r7, #20
 8011508:	46bd      	mov	sp, r7
 801150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801150e:	4770      	bx	lr

08011510 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011510:	b580      	push	{r7, lr}
 8011512:	b084      	sub	sp, #16
 8011514:	af00      	add	r7, sp, #0
 8011516:	6078      	str	r0, [r7, #4]
 8011518:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801151a:	687b      	ldr	r3, [r7, #4]
 801151c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8011520:	2b01      	cmp	r3, #1
 8011522:	d101      	bne.n	8011528 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011524:	2302      	movs	r3, #2
 8011526:	e02d      	b.n	8011584 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	2201      	movs	r2, #1
 801152c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	2224      	movs	r2, #36	; 0x24
 8011534:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	681b      	ldr	r3, [r3, #0]
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	681b      	ldr	r3, [r3, #0]
 8011544:	681a      	ldr	r2, [r3, #0]
 8011546:	687b      	ldr	r3, [r7, #4]
 8011548:	681b      	ldr	r3, [r3, #0]
 801154a:	f022 0201 	bic.w	r2, r2, #1
 801154e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	681b      	ldr	r3, [r3, #0]
 8011554:	689b      	ldr	r3, [r3, #8]
 8011556:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	681b      	ldr	r3, [r3, #0]
 801155e:	683a      	ldr	r2, [r7, #0]
 8011560:	430a      	orrs	r2, r1
 8011562:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011564:	6878      	ldr	r0, [r7, #4]
 8011566:	f000 f84f 	bl	8011608 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	681b      	ldr	r3, [r3, #0]
 801156e:	68fa      	ldr	r2, [r7, #12]
 8011570:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	2220      	movs	r2, #32
 8011576:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	2200      	movs	r2, #0
 801157e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011582:	2300      	movs	r3, #0
}
 8011584:	4618      	mov	r0, r3
 8011586:	3710      	adds	r7, #16
 8011588:	46bd      	mov	sp, r7
 801158a:	bd80      	pop	{r7, pc}

0801158c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801158c:	b580      	push	{r7, lr}
 801158e:	b084      	sub	sp, #16
 8011590:	af00      	add	r7, sp, #0
 8011592:	6078      	str	r0, [r7, #4]
 8011594:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801159c:	2b01      	cmp	r3, #1
 801159e:	d101      	bne.n	80115a4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80115a0:	2302      	movs	r3, #2
 80115a2:	e02d      	b.n	8011600 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	2201      	movs	r2, #1
 80115a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	2224      	movs	r2, #36	; 0x24
 80115b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	681b      	ldr	r3, [r3, #0]
 80115ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	681b      	ldr	r3, [r3, #0]
 80115c0:	681a      	ldr	r2, [r3, #0]
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	681b      	ldr	r3, [r3, #0]
 80115c6:	f022 0201 	bic.w	r2, r2, #1
 80115ca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	681b      	ldr	r3, [r3, #0]
 80115d0:	689b      	ldr	r3, [r3, #8]
 80115d2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	681b      	ldr	r3, [r3, #0]
 80115da:	683a      	ldr	r2, [r7, #0]
 80115dc:	430a      	orrs	r2, r1
 80115de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80115e0:	6878      	ldr	r0, [r7, #4]
 80115e2:	f000 f811 	bl	8011608 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	681b      	ldr	r3, [r3, #0]
 80115ea:	68fa      	ldr	r2, [r7, #12]
 80115ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	2220      	movs	r2, #32
 80115f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	2200      	movs	r2, #0
 80115fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80115fe:	2300      	movs	r3, #0
}
 8011600:	4618      	mov	r0, r3
 8011602:	3710      	adds	r7, #16
 8011604:	46bd      	mov	sp, r7
 8011606:	bd80      	pop	{r7, pc}

08011608 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011608:	b480      	push	{r7}
 801160a:	b085      	sub	sp, #20
 801160c:	af00      	add	r7, sp, #0
 801160e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011614:	2b00      	cmp	r3, #0
 8011616:	d108      	bne.n	801162a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	2201      	movs	r2, #1
 801161c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	2201      	movs	r2, #1
 8011624:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011628:	e031      	b.n	801168e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801162a:	2308      	movs	r3, #8
 801162c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801162e:	2308      	movs	r3, #8
 8011630:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	689b      	ldr	r3, [r3, #8]
 8011638:	0e5b      	lsrs	r3, r3, #25
 801163a:	b2db      	uxtb	r3, r3
 801163c:	f003 0307 	and.w	r3, r3, #7
 8011640:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	681b      	ldr	r3, [r3, #0]
 8011646:	689b      	ldr	r3, [r3, #8]
 8011648:	0f5b      	lsrs	r3, r3, #29
 801164a:	b2db      	uxtb	r3, r3
 801164c:	f003 0307 	and.w	r3, r3, #7
 8011650:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011652:	7bbb      	ldrb	r3, [r7, #14]
 8011654:	7b3a      	ldrb	r2, [r7, #12]
 8011656:	4911      	ldr	r1, [pc, #68]	; (801169c <UARTEx_SetNbDataToProcess+0x94>)
 8011658:	5c8a      	ldrb	r2, [r1, r2]
 801165a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801165e:	7b3a      	ldrb	r2, [r7, #12]
 8011660:	490f      	ldr	r1, [pc, #60]	; (80116a0 <UARTEx_SetNbDataToProcess+0x98>)
 8011662:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011664:	fb93 f3f2 	sdiv	r3, r3, r2
 8011668:	b29a      	uxth	r2, r3
 801166a:	687b      	ldr	r3, [r7, #4]
 801166c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011670:	7bfb      	ldrb	r3, [r7, #15]
 8011672:	7b7a      	ldrb	r2, [r7, #13]
 8011674:	4909      	ldr	r1, [pc, #36]	; (801169c <UARTEx_SetNbDataToProcess+0x94>)
 8011676:	5c8a      	ldrb	r2, [r1, r2]
 8011678:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 801167c:	7b7a      	ldrb	r2, [r7, #13]
 801167e:	4908      	ldr	r1, [pc, #32]	; (80116a0 <UARTEx_SetNbDataToProcess+0x98>)
 8011680:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011682:	fb93 f3f2 	sdiv	r3, r3, r2
 8011686:	b29a      	uxth	r2, r3
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 801168e:	bf00      	nop
 8011690:	3714      	adds	r7, #20
 8011692:	46bd      	mov	sp, r7
 8011694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011698:	4770      	bx	lr
 801169a:	bf00      	nop
 801169c:	0801ac40 	.word	0x0801ac40
 80116a0:	0801ac48 	.word	0x0801ac48

080116a4 <__errno>:
 80116a4:	4b01      	ldr	r3, [pc, #4]	; (80116ac <__errno+0x8>)
 80116a6:	6818      	ldr	r0, [r3, #0]
 80116a8:	4770      	bx	lr
 80116aa:	bf00      	nop
 80116ac:	200003b4 	.word	0x200003b4

080116b0 <__libc_init_array>:
 80116b0:	b570      	push	{r4, r5, r6, lr}
 80116b2:	4d0d      	ldr	r5, [pc, #52]	; (80116e8 <__libc_init_array+0x38>)
 80116b4:	4c0d      	ldr	r4, [pc, #52]	; (80116ec <__libc_init_array+0x3c>)
 80116b6:	1b64      	subs	r4, r4, r5
 80116b8:	10a4      	asrs	r4, r4, #2
 80116ba:	2600      	movs	r6, #0
 80116bc:	42a6      	cmp	r6, r4
 80116be:	d109      	bne.n	80116d4 <__libc_init_array+0x24>
 80116c0:	4d0b      	ldr	r5, [pc, #44]	; (80116f0 <__libc_init_array+0x40>)
 80116c2:	4c0c      	ldr	r4, [pc, #48]	; (80116f4 <__libc_init_array+0x44>)
 80116c4:	f003 f9e8 	bl	8014a98 <_init>
 80116c8:	1b64      	subs	r4, r4, r5
 80116ca:	10a4      	asrs	r4, r4, #2
 80116cc:	2600      	movs	r6, #0
 80116ce:	42a6      	cmp	r6, r4
 80116d0:	d105      	bne.n	80116de <__libc_init_array+0x2e>
 80116d2:	bd70      	pop	{r4, r5, r6, pc}
 80116d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80116d8:	4798      	blx	r3
 80116da:	3601      	adds	r6, #1
 80116dc:	e7ee      	b.n	80116bc <__libc_init_array+0xc>
 80116de:	f855 3b04 	ldr.w	r3, [r5], #4
 80116e2:	4798      	blx	r3
 80116e4:	3601      	adds	r6, #1
 80116e6:	e7f2      	b.n	80116ce <__libc_init_array+0x1e>
 80116e8:	0801b068 	.word	0x0801b068
 80116ec:	0801b068 	.word	0x0801b068
 80116f0:	0801b068 	.word	0x0801b068
 80116f4:	0801b06c 	.word	0x0801b06c

080116f8 <memcpy>:
 80116f8:	440a      	add	r2, r1
 80116fa:	4291      	cmp	r1, r2
 80116fc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8011700:	d100      	bne.n	8011704 <memcpy+0xc>
 8011702:	4770      	bx	lr
 8011704:	b510      	push	{r4, lr}
 8011706:	f811 4b01 	ldrb.w	r4, [r1], #1
 801170a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801170e:	4291      	cmp	r1, r2
 8011710:	d1f9      	bne.n	8011706 <memcpy+0xe>
 8011712:	bd10      	pop	{r4, pc}

08011714 <memset>:
 8011714:	4402      	add	r2, r0
 8011716:	4603      	mov	r3, r0
 8011718:	4293      	cmp	r3, r2
 801171a:	d100      	bne.n	801171e <memset+0xa>
 801171c:	4770      	bx	lr
 801171e:	f803 1b01 	strb.w	r1, [r3], #1
 8011722:	e7f9      	b.n	8011718 <memset+0x4>

08011724 <__cvt>:
 8011724:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011728:	ec55 4b10 	vmov	r4, r5, d0
 801172c:	2d00      	cmp	r5, #0
 801172e:	460e      	mov	r6, r1
 8011730:	4619      	mov	r1, r3
 8011732:	462b      	mov	r3, r5
 8011734:	bfbb      	ittet	lt
 8011736:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801173a:	461d      	movlt	r5, r3
 801173c:	2300      	movge	r3, #0
 801173e:	232d      	movlt	r3, #45	; 0x2d
 8011740:	700b      	strb	r3, [r1, #0]
 8011742:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011744:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011748:	4691      	mov	r9, r2
 801174a:	f023 0820 	bic.w	r8, r3, #32
 801174e:	bfbc      	itt	lt
 8011750:	4622      	movlt	r2, r4
 8011752:	4614      	movlt	r4, r2
 8011754:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011758:	d005      	beq.n	8011766 <__cvt+0x42>
 801175a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801175e:	d100      	bne.n	8011762 <__cvt+0x3e>
 8011760:	3601      	adds	r6, #1
 8011762:	2102      	movs	r1, #2
 8011764:	e000      	b.n	8011768 <__cvt+0x44>
 8011766:	2103      	movs	r1, #3
 8011768:	ab03      	add	r3, sp, #12
 801176a:	9301      	str	r3, [sp, #4]
 801176c:	ab02      	add	r3, sp, #8
 801176e:	9300      	str	r3, [sp, #0]
 8011770:	ec45 4b10 	vmov	d0, r4, r5
 8011774:	4653      	mov	r3, sl
 8011776:	4632      	mov	r2, r6
 8011778:	f000 fcea 	bl	8012150 <_dtoa_r>
 801177c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011780:	4607      	mov	r7, r0
 8011782:	d102      	bne.n	801178a <__cvt+0x66>
 8011784:	f019 0f01 	tst.w	r9, #1
 8011788:	d022      	beq.n	80117d0 <__cvt+0xac>
 801178a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801178e:	eb07 0906 	add.w	r9, r7, r6
 8011792:	d110      	bne.n	80117b6 <__cvt+0x92>
 8011794:	783b      	ldrb	r3, [r7, #0]
 8011796:	2b30      	cmp	r3, #48	; 0x30
 8011798:	d10a      	bne.n	80117b0 <__cvt+0x8c>
 801179a:	2200      	movs	r2, #0
 801179c:	2300      	movs	r3, #0
 801179e:	4620      	mov	r0, r4
 80117a0:	4629      	mov	r1, r5
 80117a2:	f7ef f9b9 	bl	8000b18 <__aeabi_dcmpeq>
 80117a6:	b918      	cbnz	r0, 80117b0 <__cvt+0x8c>
 80117a8:	f1c6 0601 	rsb	r6, r6, #1
 80117ac:	f8ca 6000 	str.w	r6, [sl]
 80117b0:	f8da 3000 	ldr.w	r3, [sl]
 80117b4:	4499      	add	r9, r3
 80117b6:	2200      	movs	r2, #0
 80117b8:	2300      	movs	r3, #0
 80117ba:	4620      	mov	r0, r4
 80117bc:	4629      	mov	r1, r5
 80117be:	f7ef f9ab 	bl	8000b18 <__aeabi_dcmpeq>
 80117c2:	b108      	cbz	r0, 80117c8 <__cvt+0xa4>
 80117c4:	f8cd 900c 	str.w	r9, [sp, #12]
 80117c8:	2230      	movs	r2, #48	; 0x30
 80117ca:	9b03      	ldr	r3, [sp, #12]
 80117cc:	454b      	cmp	r3, r9
 80117ce:	d307      	bcc.n	80117e0 <__cvt+0xbc>
 80117d0:	9b03      	ldr	r3, [sp, #12]
 80117d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80117d4:	1bdb      	subs	r3, r3, r7
 80117d6:	4638      	mov	r0, r7
 80117d8:	6013      	str	r3, [r2, #0]
 80117da:	b004      	add	sp, #16
 80117dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117e0:	1c59      	adds	r1, r3, #1
 80117e2:	9103      	str	r1, [sp, #12]
 80117e4:	701a      	strb	r2, [r3, #0]
 80117e6:	e7f0      	b.n	80117ca <__cvt+0xa6>

080117e8 <__exponent>:
 80117e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80117ea:	4603      	mov	r3, r0
 80117ec:	2900      	cmp	r1, #0
 80117ee:	bfb8      	it	lt
 80117f0:	4249      	neglt	r1, r1
 80117f2:	f803 2b02 	strb.w	r2, [r3], #2
 80117f6:	bfb4      	ite	lt
 80117f8:	222d      	movlt	r2, #45	; 0x2d
 80117fa:	222b      	movge	r2, #43	; 0x2b
 80117fc:	2909      	cmp	r1, #9
 80117fe:	7042      	strb	r2, [r0, #1]
 8011800:	dd2a      	ble.n	8011858 <__exponent+0x70>
 8011802:	f10d 0407 	add.w	r4, sp, #7
 8011806:	46a4      	mov	ip, r4
 8011808:	270a      	movs	r7, #10
 801180a:	46a6      	mov	lr, r4
 801180c:	460a      	mov	r2, r1
 801180e:	fb91 f6f7 	sdiv	r6, r1, r7
 8011812:	fb07 1516 	mls	r5, r7, r6, r1
 8011816:	3530      	adds	r5, #48	; 0x30
 8011818:	2a63      	cmp	r2, #99	; 0x63
 801181a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 801181e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8011822:	4631      	mov	r1, r6
 8011824:	dcf1      	bgt.n	801180a <__exponent+0x22>
 8011826:	3130      	adds	r1, #48	; 0x30
 8011828:	f1ae 0502 	sub.w	r5, lr, #2
 801182c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011830:	1c44      	adds	r4, r0, #1
 8011832:	4629      	mov	r1, r5
 8011834:	4561      	cmp	r1, ip
 8011836:	d30a      	bcc.n	801184e <__exponent+0x66>
 8011838:	f10d 0209 	add.w	r2, sp, #9
 801183c:	eba2 020e 	sub.w	r2, r2, lr
 8011840:	4565      	cmp	r5, ip
 8011842:	bf88      	it	hi
 8011844:	2200      	movhi	r2, #0
 8011846:	4413      	add	r3, r2
 8011848:	1a18      	subs	r0, r3, r0
 801184a:	b003      	add	sp, #12
 801184c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801184e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011852:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011856:	e7ed      	b.n	8011834 <__exponent+0x4c>
 8011858:	2330      	movs	r3, #48	; 0x30
 801185a:	3130      	adds	r1, #48	; 0x30
 801185c:	7083      	strb	r3, [r0, #2]
 801185e:	70c1      	strb	r1, [r0, #3]
 8011860:	1d03      	adds	r3, r0, #4
 8011862:	e7f1      	b.n	8011848 <__exponent+0x60>

08011864 <_printf_float>:
 8011864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011868:	ed2d 8b02 	vpush	{d8}
 801186c:	b08d      	sub	sp, #52	; 0x34
 801186e:	460c      	mov	r4, r1
 8011870:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011874:	4616      	mov	r6, r2
 8011876:	461f      	mov	r7, r3
 8011878:	4605      	mov	r5, r0
 801187a:	f001 fa57 	bl	8012d2c <_localeconv_r>
 801187e:	f8d0 a000 	ldr.w	sl, [r0]
 8011882:	4650      	mov	r0, sl
 8011884:	f7ee fccc 	bl	8000220 <strlen>
 8011888:	2300      	movs	r3, #0
 801188a:	930a      	str	r3, [sp, #40]	; 0x28
 801188c:	6823      	ldr	r3, [r4, #0]
 801188e:	9305      	str	r3, [sp, #20]
 8011890:	f8d8 3000 	ldr.w	r3, [r8]
 8011894:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011898:	3307      	adds	r3, #7
 801189a:	f023 0307 	bic.w	r3, r3, #7
 801189e:	f103 0208 	add.w	r2, r3, #8
 80118a2:	f8c8 2000 	str.w	r2, [r8]
 80118a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118aa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80118ae:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80118b2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80118b6:	9307      	str	r3, [sp, #28]
 80118b8:	f8cd 8018 	str.w	r8, [sp, #24]
 80118bc:	ee08 0a10 	vmov	s16, r0
 80118c0:	4b9f      	ldr	r3, [pc, #636]	; (8011b40 <_printf_float+0x2dc>)
 80118c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80118c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80118ca:	f7ef f957 	bl	8000b7c <__aeabi_dcmpun>
 80118ce:	bb88      	cbnz	r0, 8011934 <_printf_float+0xd0>
 80118d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80118d4:	4b9a      	ldr	r3, [pc, #616]	; (8011b40 <_printf_float+0x2dc>)
 80118d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80118da:	f7ef f931 	bl	8000b40 <__aeabi_dcmple>
 80118de:	bb48      	cbnz	r0, 8011934 <_printf_float+0xd0>
 80118e0:	2200      	movs	r2, #0
 80118e2:	2300      	movs	r3, #0
 80118e4:	4640      	mov	r0, r8
 80118e6:	4649      	mov	r1, r9
 80118e8:	f7ef f920 	bl	8000b2c <__aeabi_dcmplt>
 80118ec:	b110      	cbz	r0, 80118f4 <_printf_float+0x90>
 80118ee:	232d      	movs	r3, #45	; 0x2d
 80118f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80118f4:	4b93      	ldr	r3, [pc, #588]	; (8011b44 <_printf_float+0x2e0>)
 80118f6:	4894      	ldr	r0, [pc, #592]	; (8011b48 <_printf_float+0x2e4>)
 80118f8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80118fc:	bf94      	ite	ls
 80118fe:	4698      	movls	r8, r3
 8011900:	4680      	movhi	r8, r0
 8011902:	2303      	movs	r3, #3
 8011904:	6123      	str	r3, [r4, #16]
 8011906:	9b05      	ldr	r3, [sp, #20]
 8011908:	f023 0204 	bic.w	r2, r3, #4
 801190c:	6022      	str	r2, [r4, #0]
 801190e:	f04f 0900 	mov.w	r9, #0
 8011912:	9700      	str	r7, [sp, #0]
 8011914:	4633      	mov	r3, r6
 8011916:	aa0b      	add	r2, sp, #44	; 0x2c
 8011918:	4621      	mov	r1, r4
 801191a:	4628      	mov	r0, r5
 801191c:	f000 f9d8 	bl	8011cd0 <_printf_common>
 8011920:	3001      	adds	r0, #1
 8011922:	f040 8090 	bne.w	8011a46 <_printf_float+0x1e2>
 8011926:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801192a:	b00d      	add	sp, #52	; 0x34
 801192c:	ecbd 8b02 	vpop	{d8}
 8011930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011934:	4642      	mov	r2, r8
 8011936:	464b      	mov	r3, r9
 8011938:	4640      	mov	r0, r8
 801193a:	4649      	mov	r1, r9
 801193c:	f7ef f91e 	bl	8000b7c <__aeabi_dcmpun>
 8011940:	b140      	cbz	r0, 8011954 <_printf_float+0xf0>
 8011942:	464b      	mov	r3, r9
 8011944:	2b00      	cmp	r3, #0
 8011946:	bfbc      	itt	lt
 8011948:	232d      	movlt	r3, #45	; 0x2d
 801194a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801194e:	487f      	ldr	r0, [pc, #508]	; (8011b4c <_printf_float+0x2e8>)
 8011950:	4b7f      	ldr	r3, [pc, #508]	; (8011b50 <_printf_float+0x2ec>)
 8011952:	e7d1      	b.n	80118f8 <_printf_float+0x94>
 8011954:	6863      	ldr	r3, [r4, #4]
 8011956:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801195a:	9206      	str	r2, [sp, #24]
 801195c:	1c5a      	adds	r2, r3, #1
 801195e:	d13f      	bne.n	80119e0 <_printf_float+0x17c>
 8011960:	2306      	movs	r3, #6
 8011962:	6063      	str	r3, [r4, #4]
 8011964:	9b05      	ldr	r3, [sp, #20]
 8011966:	6861      	ldr	r1, [r4, #4]
 8011968:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801196c:	2300      	movs	r3, #0
 801196e:	9303      	str	r3, [sp, #12]
 8011970:	ab0a      	add	r3, sp, #40	; 0x28
 8011972:	e9cd b301 	strd	fp, r3, [sp, #4]
 8011976:	ab09      	add	r3, sp, #36	; 0x24
 8011978:	ec49 8b10 	vmov	d0, r8, r9
 801197c:	9300      	str	r3, [sp, #0]
 801197e:	6022      	str	r2, [r4, #0]
 8011980:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011984:	4628      	mov	r0, r5
 8011986:	f7ff fecd 	bl	8011724 <__cvt>
 801198a:	9b06      	ldr	r3, [sp, #24]
 801198c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801198e:	2b47      	cmp	r3, #71	; 0x47
 8011990:	4680      	mov	r8, r0
 8011992:	d108      	bne.n	80119a6 <_printf_float+0x142>
 8011994:	1cc8      	adds	r0, r1, #3
 8011996:	db02      	blt.n	801199e <_printf_float+0x13a>
 8011998:	6863      	ldr	r3, [r4, #4]
 801199a:	4299      	cmp	r1, r3
 801199c:	dd41      	ble.n	8011a22 <_printf_float+0x1be>
 801199e:	f1ab 0b02 	sub.w	fp, fp, #2
 80119a2:	fa5f fb8b 	uxtb.w	fp, fp
 80119a6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80119aa:	d820      	bhi.n	80119ee <_printf_float+0x18a>
 80119ac:	3901      	subs	r1, #1
 80119ae:	465a      	mov	r2, fp
 80119b0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80119b4:	9109      	str	r1, [sp, #36]	; 0x24
 80119b6:	f7ff ff17 	bl	80117e8 <__exponent>
 80119ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80119bc:	1813      	adds	r3, r2, r0
 80119be:	2a01      	cmp	r2, #1
 80119c0:	4681      	mov	r9, r0
 80119c2:	6123      	str	r3, [r4, #16]
 80119c4:	dc02      	bgt.n	80119cc <_printf_float+0x168>
 80119c6:	6822      	ldr	r2, [r4, #0]
 80119c8:	07d2      	lsls	r2, r2, #31
 80119ca:	d501      	bpl.n	80119d0 <_printf_float+0x16c>
 80119cc:	3301      	adds	r3, #1
 80119ce:	6123      	str	r3, [r4, #16]
 80119d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d09c      	beq.n	8011912 <_printf_float+0xae>
 80119d8:	232d      	movs	r3, #45	; 0x2d
 80119da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80119de:	e798      	b.n	8011912 <_printf_float+0xae>
 80119e0:	9a06      	ldr	r2, [sp, #24]
 80119e2:	2a47      	cmp	r2, #71	; 0x47
 80119e4:	d1be      	bne.n	8011964 <_printf_float+0x100>
 80119e6:	2b00      	cmp	r3, #0
 80119e8:	d1bc      	bne.n	8011964 <_printf_float+0x100>
 80119ea:	2301      	movs	r3, #1
 80119ec:	e7b9      	b.n	8011962 <_printf_float+0xfe>
 80119ee:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80119f2:	d118      	bne.n	8011a26 <_printf_float+0x1c2>
 80119f4:	2900      	cmp	r1, #0
 80119f6:	6863      	ldr	r3, [r4, #4]
 80119f8:	dd0b      	ble.n	8011a12 <_printf_float+0x1ae>
 80119fa:	6121      	str	r1, [r4, #16]
 80119fc:	b913      	cbnz	r3, 8011a04 <_printf_float+0x1a0>
 80119fe:	6822      	ldr	r2, [r4, #0]
 8011a00:	07d0      	lsls	r0, r2, #31
 8011a02:	d502      	bpl.n	8011a0a <_printf_float+0x1a6>
 8011a04:	3301      	adds	r3, #1
 8011a06:	440b      	add	r3, r1
 8011a08:	6123      	str	r3, [r4, #16]
 8011a0a:	65a1      	str	r1, [r4, #88]	; 0x58
 8011a0c:	f04f 0900 	mov.w	r9, #0
 8011a10:	e7de      	b.n	80119d0 <_printf_float+0x16c>
 8011a12:	b913      	cbnz	r3, 8011a1a <_printf_float+0x1b6>
 8011a14:	6822      	ldr	r2, [r4, #0]
 8011a16:	07d2      	lsls	r2, r2, #31
 8011a18:	d501      	bpl.n	8011a1e <_printf_float+0x1ba>
 8011a1a:	3302      	adds	r3, #2
 8011a1c:	e7f4      	b.n	8011a08 <_printf_float+0x1a4>
 8011a1e:	2301      	movs	r3, #1
 8011a20:	e7f2      	b.n	8011a08 <_printf_float+0x1a4>
 8011a22:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8011a26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a28:	4299      	cmp	r1, r3
 8011a2a:	db05      	blt.n	8011a38 <_printf_float+0x1d4>
 8011a2c:	6823      	ldr	r3, [r4, #0]
 8011a2e:	6121      	str	r1, [r4, #16]
 8011a30:	07d8      	lsls	r0, r3, #31
 8011a32:	d5ea      	bpl.n	8011a0a <_printf_float+0x1a6>
 8011a34:	1c4b      	adds	r3, r1, #1
 8011a36:	e7e7      	b.n	8011a08 <_printf_float+0x1a4>
 8011a38:	2900      	cmp	r1, #0
 8011a3a:	bfd4      	ite	le
 8011a3c:	f1c1 0202 	rsble	r2, r1, #2
 8011a40:	2201      	movgt	r2, #1
 8011a42:	4413      	add	r3, r2
 8011a44:	e7e0      	b.n	8011a08 <_printf_float+0x1a4>
 8011a46:	6823      	ldr	r3, [r4, #0]
 8011a48:	055a      	lsls	r2, r3, #21
 8011a4a:	d407      	bmi.n	8011a5c <_printf_float+0x1f8>
 8011a4c:	6923      	ldr	r3, [r4, #16]
 8011a4e:	4642      	mov	r2, r8
 8011a50:	4631      	mov	r1, r6
 8011a52:	4628      	mov	r0, r5
 8011a54:	47b8      	blx	r7
 8011a56:	3001      	adds	r0, #1
 8011a58:	d12c      	bne.n	8011ab4 <_printf_float+0x250>
 8011a5a:	e764      	b.n	8011926 <_printf_float+0xc2>
 8011a5c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011a60:	f240 80e0 	bls.w	8011c24 <_printf_float+0x3c0>
 8011a64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011a68:	2200      	movs	r2, #0
 8011a6a:	2300      	movs	r3, #0
 8011a6c:	f7ef f854 	bl	8000b18 <__aeabi_dcmpeq>
 8011a70:	2800      	cmp	r0, #0
 8011a72:	d034      	beq.n	8011ade <_printf_float+0x27a>
 8011a74:	4a37      	ldr	r2, [pc, #220]	; (8011b54 <_printf_float+0x2f0>)
 8011a76:	2301      	movs	r3, #1
 8011a78:	4631      	mov	r1, r6
 8011a7a:	4628      	mov	r0, r5
 8011a7c:	47b8      	blx	r7
 8011a7e:	3001      	adds	r0, #1
 8011a80:	f43f af51 	beq.w	8011926 <_printf_float+0xc2>
 8011a84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011a88:	429a      	cmp	r2, r3
 8011a8a:	db02      	blt.n	8011a92 <_printf_float+0x22e>
 8011a8c:	6823      	ldr	r3, [r4, #0]
 8011a8e:	07d8      	lsls	r0, r3, #31
 8011a90:	d510      	bpl.n	8011ab4 <_printf_float+0x250>
 8011a92:	ee18 3a10 	vmov	r3, s16
 8011a96:	4652      	mov	r2, sl
 8011a98:	4631      	mov	r1, r6
 8011a9a:	4628      	mov	r0, r5
 8011a9c:	47b8      	blx	r7
 8011a9e:	3001      	adds	r0, #1
 8011aa0:	f43f af41 	beq.w	8011926 <_printf_float+0xc2>
 8011aa4:	f04f 0800 	mov.w	r8, #0
 8011aa8:	f104 091a 	add.w	r9, r4, #26
 8011aac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011aae:	3b01      	subs	r3, #1
 8011ab0:	4543      	cmp	r3, r8
 8011ab2:	dc09      	bgt.n	8011ac8 <_printf_float+0x264>
 8011ab4:	6823      	ldr	r3, [r4, #0]
 8011ab6:	079b      	lsls	r3, r3, #30
 8011ab8:	f100 8105 	bmi.w	8011cc6 <_printf_float+0x462>
 8011abc:	68e0      	ldr	r0, [r4, #12]
 8011abe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011ac0:	4298      	cmp	r0, r3
 8011ac2:	bfb8      	it	lt
 8011ac4:	4618      	movlt	r0, r3
 8011ac6:	e730      	b.n	801192a <_printf_float+0xc6>
 8011ac8:	2301      	movs	r3, #1
 8011aca:	464a      	mov	r2, r9
 8011acc:	4631      	mov	r1, r6
 8011ace:	4628      	mov	r0, r5
 8011ad0:	47b8      	blx	r7
 8011ad2:	3001      	adds	r0, #1
 8011ad4:	f43f af27 	beq.w	8011926 <_printf_float+0xc2>
 8011ad8:	f108 0801 	add.w	r8, r8, #1
 8011adc:	e7e6      	b.n	8011aac <_printf_float+0x248>
 8011ade:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ae0:	2b00      	cmp	r3, #0
 8011ae2:	dc39      	bgt.n	8011b58 <_printf_float+0x2f4>
 8011ae4:	4a1b      	ldr	r2, [pc, #108]	; (8011b54 <_printf_float+0x2f0>)
 8011ae6:	2301      	movs	r3, #1
 8011ae8:	4631      	mov	r1, r6
 8011aea:	4628      	mov	r0, r5
 8011aec:	47b8      	blx	r7
 8011aee:	3001      	adds	r0, #1
 8011af0:	f43f af19 	beq.w	8011926 <_printf_float+0xc2>
 8011af4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011af8:	4313      	orrs	r3, r2
 8011afa:	d102      	bne.n	8011b02 <_printf_float+0x29e>
 8011afc:	6823      	ldr	r3, [r4, #0]
 8011afe:	07d9      	lsls	r1, r3, #31
 8011b00:	d5d8      	bpl.n	8011ab4 <_printf_float+0x250>
 8011b02:	ee18 3a10 	vmov	r3, s16
 8011b06:	4652      	mov	r2, sl
 8011b08:	4631      	mov	r1, r6
 8011b0a:	4628      	mov	r0, r5
 8011b0c:	47b8      	blx	r7
 8011b0e:	3001      	adds	r0, #1
 8011b10:	f43f af09 	beq.w	8011926 <_printf_float+0xc2>
 8011b14:	f04f 0900 	mov.w	r9, #0
 8011b18:	f104 0a1a 	add.w	sl, r4, #26
 8011b1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b1e:	425b      	negs	r3, r3
 8011b20:	454b      	cmp	r3, r9
 8011b22:	dc01      	bgt.n	8011b28 <_printf_float+0x2c4>
 8011b24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b26:	e792      	b.n	8011a4e <_printf_float+0x1ea>
 8011b28:	2301      	movs	r3, #1
 8011b2a:	4652      	mov	r2, sl
 8011b2c:	4631      	mov	r1, r6
 8011b2e:	4628      	mov	r0, r5
 8011b30:	47b8      	blx	r7
 8011b32:	3001      	adds	r0, #1
 8011b34:	f43f aef7 	beq.w	8011926 <_printf_float+0xc2>
 8011b38:	f109 0901 	add.w	r9, r9, #1
 8011b3c:	e7ee      	b.n	8011b1c <_printf_float+0x2b8>
 8011b3e:	bf00      	nop
 8011b40:	7fefffff 	.word	0x7fefffff
 8011b44:	0801ac54 	.word	0x0801ac54
 8011b48:	0801ac58 	.word	0x0801ac58
 8011b4c:	0801ac60 	.word	0x0801ac60
 8011b50:	0801ac5c 	.word	0x0801ac5c
 8011b54:	0801ac64 	.word	0x0801ac64
 8011b58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011b5a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011b5c:	429a      	cmp	r2, r3
 8011b5e:	bfa8      	it	ge
 8011b60:	461a      	movge	r2, r3
 8011b62:	2a00      	cmp	r2, #0
 8011b64:	4691      	mov	r9, r2
 8011b66:	dc37      	bgt.n	8011bd8 <_printf_float+0x374>
 8011b68:	f04f 0b00 	mov.w	fp, #0
 8011b6c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011b70:	f104 021a 	add.w	r2, r4, #26
 8011b74:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011b76:	9305      	str	r3, [sp, #20]
 8011b78:	eba3 0309 	sub.w	r3, r3, r9
 8011b7c:	455b      	cmp	r3, fp
 8011b7e:	dc33      	bgt.n	8011be8 <_printf_float+0x384>
 8011b80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011b84:	429a      	cmp	r2, r3
 8011b86:	db3b      	blt.n	8011c00 <_printf_float+0x39c>
 8011b88:	6823      	ldr	r3, [r4, #0]
 8011b8a:	07da      	lsls	r2, r3, #31
 8011b8c:	d438      	bmi.n	8011c00 <_printf_float+0x39c>
 8011b8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011b90:	9a05      	ldr	r2, [sp, #20]
 8011b92:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011b94:	1a9a      	subs	r2, r3, r2
 8011b96:	eba3 0901 	sub.w	r9, r3, r1
 8011b9a:	4591      	cmp	r9, r2
 8011b9c:	bfa8      	it	ge
 8011b9e:	4691      	movge	r9, r2
 8011ba0:	f1b9 0f00 	cmp.w	r9, #0
 8011ba4:	dc35      	bgt.n	8011c12 <_printf_float+0x3ae>
 8011ba6:	f04f 0800 	mov.w	r8, #0
 8011baa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011bae:	f104 0a1a 	add.w	sl, r4, #26
 8011bb2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011bb6:	1a9b      	subs	r3, r3, r2
 8011bb8:	eba3 0309 	sub.w	r3, r3, r9
 8011bbc:	4543      	cmp	r3, r8
 8011bbe:	f77f af79 	ble.w	8011ab4 <_printf_float+0x250>
 8011bc2:	2301      	movs	r3, #1
 8011bc4:	4652      	mov	r2, sl
 8011bc6:	4631      	mov	r1, r6
 8011bc8:	4628      	mov	r0, r5
 8011bca:	47b8      	blx	r7
 8011bcc:	3001      	adds	r0, #1
 8011bce:	f43f aeaa 	beq.w	8011926 <_printf_float+0xc2>
 8011bd2:	f108 0801 	add.w	r8, r8, #1
 8011bd6:	e7ec      	b.n	8011bb2 <_printf_float+0x34e>
 8011bd8:	4613      	mov	r3, r2
 8011bda:	4631      	mov	r1, r6
 8011bdc:	4642      	mov	r2, r8
 8011bde:	4628      	mov	r0, r5
 8011be0:	47b8      	blx	r7
 8011be2:	3001      	adds	r0, #1
 8011be4:	d1c0      	bne.n	8011b68 <_printf_float+0x304>
 8011be6:	e69e      	b.n	8011926 <_printf_float+0xc2>
 8011be8:	2301      	movs	r3, #1
 8011bea:	4631      	mov	r1, r6
 8011bec:	4628      	mov	r0, r5
 8011bee:	9205      	str	r2, [sp, #20]
 8011bf0:	47b8      	blx	r7
 8011bf2:	3001      	adds	r0, #1
 8011bf4:	f43f ae97 	beq.w	8011926 <_printf_float+0xc2>
 8011bf8:	9a05      	ldr	r2, [sp, #20]
 8011bfa:	f10b 0b01 	add.w	fp, fp, #1
 8011bfe:	e7b9      	b.n	8011b74 <_printf_float+0x310>
 8011c00:	ee18 3a10 	vmov	r3, s16
 8011c04:	4652      	mov	r2, sl
 8011c06:	4631      	mov	r1, r6
 8011c08:	4628      	mov	r0, r5
 8011c0a:	47b8      	blx	r7
 8011c0c:	3001      	adds	r0, #1
 8011c0e:	d1be      	bne.n	8011b8e <_printf_float+0x32a>
 8011c10:	e689      	b.n	8011926 <_printf_float+0xc2>
 8011c12:	9a05      	ldr	r2, [sp, #20]
 8011c14:	464b      	mov	r3, r9
 8011c16:	4442      	add	r2, r8
 8011c18:	4631      	mov	r1, r6
 8011c1a:	4628      	mov	r0, r5
 8011c1c:	47b8      	blx	r7
 8011c1e:	3001      	adds	r0, #1
 8011c20:	d1c1      	bne.n	8011ba6 <_printf_float+0x342>
 8011c22:	e680      	b.n	8011926 <_printf_float+0xc2>
 8011c24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011c26:	2a01      	cmp	r2, #1
 8011c28:	dc01      	bgt.n	8011c2e <_printf_float+0x3ca>
 8011c2a:	07db      	lsls	r3, r3, #31
 8011c2c:	d538      	bpl.n	8011ca0 <_printf_float+0x43c>
 8011c2e:	2301      	movs	r3, #1
 8011c30:	4642      	mov	r2, r8
 8011c32:	4631      	mov	r1, r6
 8011c34:	4628      	mov	r0, r5
 8011c36:	47b8      	blx	r7
 8011c38:	3001      	adds	r0, #1
 8011c3a:	f43f ae74 	beq.w	8011926 <_printf_float+0xc2>
 8011c3e:	ee18 3a10 	vmov	r3, s16
 8011c42:	4652      	mov	r2, sl
 8011c44:	4631      	mov	r1, r6
 8011c46:	4628      	mov	r0, r5
 8011c48:	47b8      	blx	r7
 8011c4a:	3001      	adds	r0, #1
 8011c4c:	f43f ae6b 	beq.w	8011926 <_printf_float+0xc2>
 8011c50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011c54:	2200      	movs	r2, #0
 8011c56:	2300      	movs	r3, #0
 8011c58:	f7ee ff5e 	bl	8000b18 <__aeabi_dcmpeq>
 8011c5c:	b9d8      	cbnz	r0, 8011c96 <_printf_float+0x432>
 8011c5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011c60:	f108 0201 	add.w	r2, r8, #1
 8011c64:	3b01      	subs	r3, #1
 8011c66:	4631      	mov	r1, r6
 8011c68:	4628      	mov	r0, r5
 8011c6a:	47b8      	blx	r7
 8011c6c:	3001      	adds	r0, #1
 8011c6e:	d10e      	bne.n	8011c8e <_printf_float+0x42a>
 8011c70:	e659      	b.n	8011926 <_printf_float+0xc2>
 8011c72:	2301      	movs	r3, #1
 8011c74:	4652      	mov	r2, sl
 8011c76:	4631      	mov	r1, r6
 8011c78:	4628      	mov	r0, r5
 8011c7a:	47b8      	blx	r7
 8011c7c:	3001      	adds	r0, #1
 8011c7e:	f43f ae52 	beq.w	8011926 <_printf_float+0xc2>
 8011c82:	f108 0801 	add.w	r8, r8, #1
 8011c86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011c88:	3b01      	subs	r3, #1
 8011c8a:	4543      	cmp	r3, r8
 8011c8c:	dcf1      	bgt.n	8011c72 <_printf_float+0x40e>
 8011c8e:	464b      	mov	r3, r9
 8011c90:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011c94:	e6dc      	b.n	8011a50 <_printf_float+0x1ec>
 8011c96:	f04f 0800 	mov.w	r8, #0
 8011c9a:	f104 0a1a 	add.w	sl, r4, #26
 8011c9e:	e7f2      	b.n	8011c86 <_printf_float+0x422>
 8011ca0:	2301      	movs	r3, #1
 8011ca2:	4642      	mov	r2, r8
 8011ca4:	e7df      	b.n	8011c66 <_printf_float+0x402>
 8011ca6:	2301      	movs	r3, #1
 8011ca8:	464a      	mov	r2, r9
 8011caa:	4631      	mov	r1, r6
 8011cac:	4628      	mov	r0, r5
 8011cae:	47b8      	blx	r7
 8011cb0:	3001      	adds	r0, #1
 8011cb2:	f43f ae38 	beq.w	8011926 <_printf_float+0xc2>
 8011cb6:	f108 0801 	add.w	r8, r8, #1
 8011cba:	68e3      	ldr	r3, [r4, #12]
 8011cbc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011cbe:	1a5b      	subs	r3, r3, r1
 8011cc0:	4543      	cmp	r3, r8
 8011cc2:	dcf0      	bgt.n	8011ca6 <_printf_float+0x442>
 8011cc4:	e6fa      	b.n	8011abc <_printf_float+0x258>
 8011cc6:	f04f 0800 	mov.w	r8, #0
 8011cca:	f104 0919 	add.w	r9, r4, #25
 8011cce:	e7f4      	b.n	8011cba <_printf_float+0x456>

08011cd0 <_printf_common>:
 8011cd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011cd4:	4616      	mov	r6, r2
 8011cd6:	4699      	mov	r9, r3
 8011cd8:	688a      	ldr	r2, [r1, #8]
 8011cda:	690b      	ldr	r3, [r1, #16]
 8011cdc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011ce0:	4293      	cmp	r3, r2
 8011ce2:	bfb8      	it	lt
 8011ce4:	4613      	movlt	r3, r2
 8011ce6:	6033      	str	r3, [r6, #0]
 8011ce8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011cec:	4607      	mov	r7, r0
 8011cee:	460c      	mov	r4, r1
 8011cf0:	b10a      	cbz	r2, 8011cf6 <_printf_common+0x26>
 8011cf2:	3301      	adds	r3, #1
 8011cf4:	6033      	str	r3, [r6, #0]
 8011cf6:	6823      	ldr	r3, [r4, #0]
 8011cf8:	0699      	lsls	r1, r3, #26
 8011cfa:	bf42      	ittt	mi
 8011cfc:	6833      	ldrmi	r3, [r6, #0]
 8011cfe:	3302      	addmi	r3, #2
 8011d00:	6033      	strmi	r3, [r6, #0]
 8011d02:	6825      	ldr	r5, [r4, #0]
 8011d04:	f015 0506 	ands.w	r5, r5, #6
 8011d08:	d106      	bne.n	8011d18 <_printf_common+0x48>
 8011d0a:	f104 0a19 	add.w	sl, r4, #25
 8011d0e:	68e3      	ldr	r3, [r4, #12]
 8011d10:	6832      	ldr	r2, [r6, #0]
 8011d12:	1a9b      	subs	r3, r3, r2
 8011d14:	42ab      	cmp	r3, r5
 8011d16:	dc26      	bgt.n	8011d66 <_printf_common+0x96>
 8011d18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011d1c:	1e13      	subs	r3, r2, #0
 8011d1e:	6822      	ldr	r2, [r4, #0]
 8011d20:	bf18      	it	ne
 8011d22:	2301      	movne	r3, #1
 8011d24:	0692      	lsls	r2, r2, #26
 8011d26:	d42b      	bmi.n	8011d80 <_printf_common+0xb0>
 8011d28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011d2c:	4649      	mov	r1, r9
 8011d2e:	4638      	mov	r0, r7
 8011d30:	47c0      	blx	r8
 8011d32:	3001      	adds	r0, #1
 8011d34:	d01e      	beq.n	8011d74 <_printf_common+0xa4>
 8011d36:	6823      	ldr	r3, [r4, #0]
 8011d38:	68e5      	ldr	r5, [r4, #12]
 8011d3a:	6832      	ldr	r2, [r6, #0]
 8011d3c:	f003 0306 	and.w	r3, r3, #6
 8011d40:	2b04      	cmp	r3, #4
 8011d42:	bf08      	it	eq
 8011d44:	1aad      	subeq	r5, r5, r2
 8011d46:	68a3      	ldr	r3, [r4, #8]
 8011d48:	6922      	ldr	r2, [r4, #16]
 8011d4a:	bf0c      	ite	eq
 8011d4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011d50:	2500      	movne	r5, #0
 8011d52:	4293      	cmp	r3, r2
 8011d54:	bfc4      	itt	gt
 8011d56:	1a9b      	subgt	r3, r3, r2
 8011d58:	18ed      	addgt	r5, r5, r3
 8011d5a:	2600      	movs	r6, #0
 8011d5c:	341a      	adds	r4, #26
 8011d5e:	42b5      	cmp	r5, r6
 8011d60:	d11a      	bne.n	8011d98 <_printf_common+0xc8>
 8011d62:	2000      	movs	r0, #0
 8011d64:	e008      	b.n	8011d78 <_printf_common+0xa8>
 8011d66:	2301      	movs	r3, #1
 8011d68:	4652      	mov	r2, sl
 8011d6a:	4649      	mov	r1, r9
 8011d6c:	4638      	mov	r0, r7
 8011d6e:	47c0      	blx	r8
 8011d70:	3001      	adds	r0, #1
 8011d72:	d103      	bne.n	8011d7c <_printf_common+0xac>
 8011d74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011d78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d7c:	3501      	adds	r5, #1
 8011d7e:	e7c6      	b.n	8011d0e <_printf_common+0x3e>
 8011d80:	18e1      	adds	r1, r4, r3
 8011d82:	1c5a      	adds	r2, r3, #1
 8011d84:	2030      	movs	r0, #48	; 0x30
 8011d86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011d8a:	4422      	add	r2, r4
 8011d8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011d90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011d94:	3302      	adds	r3, #2
 8011d96:	e7c7      	b.n	8011d28 <_printf_common+0x58>
 8011d98:	2301      	movs	r3, #1
 8011d9a:	4622      	mov	r2, r4
 8011d9c:	4649      	mov	r1, r9
 8011d9e:	4638      	mov	r0, r7
 8011da0:	47c0      	blx	r8
 8011da2:	3001      	adds	r0, #1
 8011da4:	d0e6      	beq.n	8011d74 <_printf_common+0xa4>
 8011da6:	3601      	adds	r6, #1
 8011da8:	e7d9      	b.n	8011d5e <_printf_common+0x8e>
	...

08011dac <_printf_i>:
 8011dac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011db0:	7e0f      	ldrb	r7, [r1, #24]
 8011db2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011db4:	2f78      	cmp	r7, #120	; 0x78
 8011db6:	4691      	mov	r9, r2
 8011db8:	4680      	mov	r8, r0
 8011dba:	460c      	mov	r4, r1
 8011dbc:	469a      	mov	sl, r3
 8011dbe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011dc2:	d807      	bhi.n	8011dd4 <_printf_i+0x28>
 8011dc4:	2f62      	cmp	r7, #98	; 0x62
 8011dc6:	d80a      	bhi.n	8011dde <_printf_i+0x32>
 8011dc8:	2f00      	cmp	r7, #0
 8011dca:	f000 80d8 	beq.w	8011f7e <_printf_i+0x1d2>
 8011dce:	2f58      	cmp	r7, #88	; 0x58
 8011dd0:	f000 80a3 	beq.w	8011f1a <_printf_i+0x16e>
 8011dd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011dd8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011ddc:	e03a      	b.n	8011e54 <_printf_i+0xa8>
 8011dde:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011de2:	2b15      	cmp	r3, #21
 8011de4:	d8f6      	bhi.n	8011dd4 <_printf_i+0x28>
 8011de6:	a101      	add	r1, pc, #4	; (adr r1, 8011dec <_printf_i+0x40>)
 8011de8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011dec:	08011e45 	.word	0x08011e45
 8011df0:	08011e59 	.word	0x08011e59
 8011df4:	08011dd5 	.word	0x08011dd5
 8011df8:	08011dd5 	.word	0x08011dd5
 8011dfc:	08011dd5 	.word	0x08011dd5
 8011e00:	08011dd5 	.word	0x08011dd5
 8011e04:	08011e59 	.word	0x08011e59
 8011e08:	08011dd5 	.word	0x08011dd5
 8011e0c:	08011dd5 	.word	0x08011dd5
 8011e10:	08011dd5 	.word	0x08011dd5
 8011e14:	08011dd5 	.word	0x08011dd5
 8011e18:	08011f65 	.word	0x08011f65
 8011e1c:	08011e89 	.word	0x08011e89
 8011e20:	08011f47 	.word	0x08011f47
 8011e24:	08011dd5 	.word	0x08011dd5
 8011e28:	08011dd5 	.word	0x08011dd5
 8011e2c:	08011f87 	.word	0x08011f87
 8011e30:	08011dd5 	.word	0x08011dd5
 8011e34:	08011e89 	.word	0x08011e89
 8011e38:	08011dd5 	.word	0x08011dd5
 8011e3c:	08011dd5 	.word	0x08011dd5
 8011e40:	08011f4f 	.word	0x08011f4f
 8011e44:	682b      	ldr	r3, [r5, #0]
 8011e46:	1d1a      	adds	r2, r3, #4
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	602a      	str	r2, [r5, #0]
 8011e4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011e50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011e54:	2301      	movs	r3, #1
 8011e56:	e0a3      	b.n	8011fa0 <_printf_i+0x1f4>
 8011e58:	6820      	ldr	r0, [r4, #0]
 8011e5a:	6829      	ldr	r1, [r5, #0]
 8011e5c:	0606      	lsls	r6, r0, #24
 8011e5e:	f101 0304 	add.w	r3, r1, #4
 8011e62:	d50a      	bpl.n	8011e7a <_printf_i+0xce>
 8011e64:	680e      	ldr	r6, [r1, #0]
 8011e66:	602b      	str	r3, [r5, #0]
 8011e68:	2e00      	cmp	r6, #0
 8011e6a:	da03      	bge.n	8011e74 <_printf_i+0xc8>
 8011e6c:	232d      	movs	r3, #45	; 0x2d
 8011e6e:	4276      	negs	r6, r6
 8011e70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011e74:	485e      	ldr	r0, [pc, #376]	; (8011ff0 <_printf_i+0x244>)
 8011e76:	230a      	movs	r3, #10
 8011e78:	e019      	b.n	8011eae <_printf_i+0x102>
 8011e7a:	680e      	ldr	r6, [r1, #0]
 8011e7c:	602b      	str	r3, [r5, #0]
 8011e7e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011e82:	bf18      	it	ne
 8011e84:	b236      	sxthne	r6, r6
 8011e86:	e7ef      	b.n	8011e68 <_printf_i+0xbc>
 8011e88:	682b      	ldr	r3, [r5, #0]
 8011e8a:	6820      	ldr	r0, [r4, #0]
 8011e8c:	1d19      	adds	r1, r3, #4
 8011e8e:	6029      	str	r1, [r5, #0]
 8011e90:	0601      	lsls	r1, r0, #24
 8011e92:	d501      	bpl.n	8011e98 <_printf_i+0xec>
 8011e94:	681e      	ldr	r6, [r3, #0]
 8011e96:	e002      	b.n	8011e9e <_printf_i+0xf2>
 8011e98:	0646      	lsls	r6, r0, #25
 8011e9a:	d5fb      	bpl.n	8011e94 <_printf_i+0xe8>
 8011e9c:	881e      	ldrh	r6, [r3, #0]
 8011e9e:	4854      	ldr	r0, [pc, #336]	; (8011ff0 <_printf_i+0x244>)
 8011ea0:	2f6f      	cmp	r7, #111	; 0x6f
 8011ea2:	bf0c      	ite	eq
 8011ea4:	2308      	moveq	r3, #8
 8011ea6:	230a      	movne	r3, #10
 8011ea8:	2100      	movs	r1, #0
 8011eaa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011eae:	6865      	ldr	r5, [r4, #4]
 8011eb0:	60a5      	str	r5, [r4, #8]
 8011eb2:	2d00      	cmp	r5, #0
 8011eb4:	bfa2      	ittt	ge
 8011eb6:	6821      	ldrge	r1, [r4, #0]
 8011eb8:	f021 0104 	bicge.w	r1, r1, #4
 8011ebc:	6021      	strge	r1, [r4, #0]
 8011ebe:	b90e      	cbnz	r6, 8011ec4 <_printf_i+0x118>
 8011ec0:	2d00      	cmp	r5, #0
 8011ec2:	d04d      	beq.n	8011f60 <_printf_i+0x1b4>
 8011ec4:	4615      	mov	r5, r2
 8011ec6:	fbb6 f1f3 	udiv	r1, r6, r3
 8011eca:	fb03 6711 	mls	r7, r3, r1, r6
 8011ece:	5dc7      	ldrb	r7, [r0, r7]
 8011ed0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011ed4:	4637      	mov	r7, r6
 8011ed6:	42bb      	cmp	r3, r7
 8011ed8:	460e      	mov	r6, r1
 8011eda:	d9f4      	bls.n	8011ec6 <_printf_i+0x11a>
 8011edc:	2b08      	cmp	r3, #8
 8011ede:	d10b      	bne.n	8011ef8 <_printf_i+0x14c>
 8011ee0:	6823      	ldr	r3, [r4, #0]
 8011ee2:	07de      	lsls	r6, r3, #31
 8011ee4:	d508      	bpl.n	8011ef8 <_printf_i+0x14c>
 8011ee6:	6923      	ldr	r3, [r4, #16]
 8011ee8:	6861      	ldr	r1, [r4, #4]
 8011eea:	4299      	cmp	r1, r3
 8011eec:	bfde      	ittt	le
 8011eee:	2330      	movle	r3, #48	; 0x30
 8011ef0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011ef4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8011ef8:	1b52      	subs	r2, r2, r5
 8011efa:	6122      	str	r2, [r4, #16]
 8011efc:	f8cd a000 	str.w	sl, [sp]
 8011f00:	464b      	mov	r3, r9
 8011f02:	aa03      	add	r2, sp, #12
 8011f04:	4621      	mov	r1, r4
 8011f06:	4640      	mov	r0, r8
 8011f08:	f7ff fee2 	bl	8011cd0 <_printf_common>
 8011f0c:	3001      	adds	r0, #1
 8011f0e:	d14c      	bne.n	8011faa <_printf_i+0x1fe>
 8011f10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011f14:	b004      	add	sp, #16
 8011f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f1a:	4835      	ldr	r0, [pc, #212]	; (8011ff0 <_printf_i+0x244>)
 8011f1c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8011f20:	6829      	ldr	r1, [r5, #0]
 8011f22:	6823      	ldr	r3, [r4, #0]
 8011f24:	f851 6b04 	ldr.w	r6, [r1], #4
 8011f28:	6029      	str	r1, [r5, #0]
 8011f2a:	061d      	lsls	r5, r3, #24
 8011f2c:	d514      	bpl.n	8011f58 <_printf_i+0x1ac>
 8011f2e:	07df      	lsls	r7, r3, #31
 8011f30:	bf44      	itt	mi
 8011f32:	f043 0320 	orrmi.w	r3, r3, #32
 8011f36:	6023      	strmi	r3, [r4, #0]
 8011f38:	b91e      	cbnz	r6, 8011f42 <_printf_i+0x196>
 8011f3a:	6823      	ldr	r3, [r4, #0]
 8011f3c:	f023 0320 	bic.w	r3, r3, #32
 8011f40:	6023      	str	r3, [r4, #0]
 8011f42:	2310      	movs	r3, #16
 8011f44:	e7b0      	b.n	8011ea8 <_printf_i+0xfc>
 8011f46:	6823      	ldr	r3, [r4, #0]
 8011f48:	f043 0320 	orr.w	r3, r3, #32
 8011f4c:	6023      	str	r3, [r4, #0]
 8011f4e:	2378      	movs	r3, #120	; 0x78
 8011f50:	4828      	ldr	r0, [pc, #160]	; (8011ff4 <_printf_i+0x248>)
 8011f52:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011f56:	e7e3      	b.n	8011f20 <_printf_i+0x174>
 8011f58:	0659      	lsls	r1, r3, #25
 8011f5a:	bf48      	it	mi
 8011f5c:	b2b6      	uxthmi	r6, r6
 8011f5e:	e7e6      	b.n	8011f2e <_printf_i+0x182>
 8011f60:	4615      	mov	r5, r2
 8011f62:	e7bb      	b.n	8011edc <_printf_i+0x130>
 8011f64:	682b      	ldr	r3, [r5, #0]
 8011f66:	6826      	ldr	r6, [r4, #0]
 8011f68:	6961      	ldr	r1, [r4, #20]
 8011f6a:	1d18      	adds	r0, r3, #4
 8011f6c:	6028      	str	r0, [r5, #0]
 8011f6e:	0635      	lsls	r5, r6, #24
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	d501      	bpl.n	8011f78 <_printf_i+0x1cc>
 8011f74:	6019      	str	r1, [r3, #0]
 8011f76:	e002      	b.n	8011f7e <_printf_i+0x1d2>
 8011f78:	0670      	lsls	r0, r6, #25
 8011f7a:	d5fb      	bpl.n	8011f74 <_printf_i+0x1c8>
 8011f7c:	8019      	strh	r1, [r3, #0]
 8011f7e:	2300      	movs	r3, #0
 8011f80:	6123      	str	r3, [r4, #16]
 8011f82:	4615      	mov	r5, r2
 8011f84:	e7ba      	b.n	8011efc <_printf_i+0x150>
 8011f86:	682b      	ldr	r3, [r5, #0]
 8011f88:	1d1a      	adds	r2, r3, #4
 8011f8a:	602a      	str	r2, [r5, #0]
 8011f8c:	681d      	ldr	r5, [r3, #0]
 8011f8e:	6862      	ldr	r2, [r4, #4]
 8011f90:	2100      	movs	r1, #0
 8011f92:	4628      	mov	r0, r5
 8011f94:	f7ee f94c 	bl	8000230 <memchr>
 8011f98:	b108      	cbz	r0, 8011f9e <_printf_i+0x1f2>
 8011f9a:	1b40      	subs	r0, r0, r5
 8011f9c:	6060      	str	r0, [r4, #4]
 8011f9e:	6863      	ldr	r3, [r4, #4]
 8011fa0:	6123      	str	r3, [r4, #16]
 8011fa2:	2300      	movs	r3, #0
 8011fa4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011fa8:	e7a8      	b.n	8011efc <_printf_i+0x150>
 8011faa:	6923      	ldr	r3, [r4, #16]
 8011fac:	462a      	mov	r2, r5
 8011fae:	4649      	mov	r1, r9
 8011fb0:	4640      	mov	r0, r8
 8011fb2:	47d0      	blx	sl
 8011fb4:	3001      	adds	r0, #1
 8011fb6:	d0ab      	beq.n	8011f10 <_printf_i+0x164>
 8011fb8:	6823      	ldr	r3, [r4, #0]
 8011fba:	079b      	lsls	r3, r3, #30
 8011fbc:	d413      	bmi.n	8011fe6 <_printf_i+0x23a>
 8011fbe:	68e0      	ldr	r0, [r4, #12]
 8011fc0:	9b03      	ldr	r3, [sp, #12]
 8011fc2:	4298      	cmp	r0, r3
 8011fc4:	bfb8      	it	lt
 8011fc6:	4618      	movlt	r0, r3
 8011fc8:	e7a4      	b.n	8011f14 <_printf_i+0x168>
 8011fca:	2301      	movs	r3, #1
 8011fcc:	4632      	mov	r2, r6
 8011fce:	4649      	mov	r1, r9
 8011fd0:	4640      	mov	r0, r8
 8011fd2:	47d0      	blx	sl
 8011fd4:	3001      	adds	r0, #1
 8011fd6:	d09b      	beq.n	8011f10 <_printf_i+0x164>
 8011fd8:	3501      	adds	r5, #1
 8011fda:	68e3      	ldr	r3, [r4, #12]
 8011fdc:	9903      	ldr	r1, [sp, #12]
 8011fde:	1a5b      	subs	r3, r3, r1
 8011fe0:	42ab      	cmp	r3, r5
 8011fe2:	dcf2      	bgt.n	8011fca <_printf_i+0x21e>
 8011fe4:	e7eb      	b.n	8011fbe <_printf_i+0x212>
 8011fe6:	2500      	movs	r5, #0
 8011fe8:	f104 0619 	add.w	r6, r4, #25
 8011fec:	e7f5      	b.n	8011fda <_printf_i+0x22e>
 8011fee:	bf00      	nop
 8011ff0:	0801ac66 	.word	0x0801ac66
 8011ff4:	0801ac77 	.word	0x0801ac77

08011ff8 <siprintf>:
 8011ff8:	b40e      	push	{r1, r2, r3}
 8011ffa:	b500      	push	{lr}
 8011ffc:	b09c      	sub	sp, #112	; 0x70
 8011ffe:	ab1d      	add	r3, sp, #116	; 0x74
 8012000:	9002      	str	r0, [sp, #8]
 8012002:	9006      	str	r0, [sp, #24]
 8012004:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012008:	4809      	ldr	r0, [pc, #36]	; (8012030 <siprintf+0x38>)
 801200a:	9107      	str	r1, [sp, #28]
 801200c:	9104      	str	r1, [sp, #16]
 801200e:	4909      	ldr	r1, [pc, #36]	; (8012034 <siprintf+0x3c>)
 8012010:	f853 2b04 	ldr.w	r2, [r3], #4
 8012014:	9105      	str	r1, [sp, #20]
 8012016:	6800      	ldr	r0, [r0, #0]
 8012018:	9301      	str	r3, [sp, #4]
 801201a:	a902      	add	r1, sp, #8
 801201c:	f001 fb68 	bl	80136f0 <_svfiprintf_r>
 8012020:	9b02      	ldr	r3, [sp, #8]
 8012022:	2200      	movs	r2, #0
 8012024:	701a      	strb	r2, [r3, #0]
 8012026:	b01c      	add	sp, #112	; 0x70
 8012028:	f85d eb04 	ldr.w	lr, [sp], #4
 801202c:	b003      	add	sp, #12
 801202e:	4770      	bx	lr
 8012030:	200003b4 	.word	0x200003b4
 8012034:	ffff0208 	.word	0xffff0208

08012038 <quorem>:
 8012038:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801203c:	6903      	ldr	r3, [r0, #16]
 801203e:	690c      	ldr	r4, [r1, #16]
 8012040:	42a3      	cmp	r3, r4
 8012042:	4607      	mov	r7, r0
 8012044:	f2c0 8081 	blt.w	801214a <quorem+0x112>
 8012048:	3c01      	subs	r4, #1
 801204a:	f101 0814 	add.w	r8, r1, #20
 801204e:	f100 0514 	add.w	r5, r0, #20
 8012052:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012056:	9301      	str	r3, [sp, #4]
 8012058:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801205c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012060:	3301      	adds	r3, #1
 8012062:	429a      	cmp	r2, r3
 8012064:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012068:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801206c:	fbb2 f6f3 	udiv	r6, r2, r3
 8012070:	d331      	bcc.n	80120d6 <quorem+0x9e>
 8012072:	f04f 0e00 	mov.w	lr, #0
 8012076:	4640      	mov	r0, r8
 8012078:	46ac      	mov	ip, r5
 801207a:	46f2      	mov	sl, lr
 801207c:	f850 2b04 	ldr.w	r2, [r0], #4
 8012080:	b293      	uxth	r3, r2
 8012082:	fb06 e303 	mla	r3, r6, r3, lr
 8012086:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801208a:	b29b      	uxth	r3, r3
 801208c:	ebaa 0303 	sub.w	r3, sl, r3
 8012090:	f8dc a000 	ldr.w	sl, [ip]
 8012094:	0c12      	lsrs	r2, r2, #16
 8012096:	fa13 f38a 	uxtah	r3, r3, sl
 801209a:	fb06 e202 	mla	r2, r6, r2, lr
 801209e:	9300      	str	r3, [sp, #0]
 80120a0:	9b00      	ldr	r3, [sp, #0]
 80120a2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80120a6:	b292      	uxth	r2, r2
 80120a8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80120ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80120b0:	f8bd 3000 	ldrh.w	r3, [sp]
 80120b4:	4581      	cmp	r9, r0
 80120b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80120ba:	f84c 3b04 	str.w	r3, [ip], #4
 80120be:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80120c2:	d2db      	bcs.n	801207c <quorem+0x44>
 80120c4:	f855 300b 	ldr.w	r3, [r5, fp]
 80120c8:	b92b      	cbnz	r3, 80120d6 <quorem+0x9e>
 80120ca:	9b01      	ldr	r3, [sp, #4]
 80120cc:	3b04      	subs	r3, #4
 80120ce:	429d      	cmp	r5, r3
 80120d0:	461a      	mov	r2, r3
 80120d2:	d32e      	bcc.n	8012132 <quorem+0xfa>
 80120d4:	613c      	str	r4, [r7, #16]
 80120d6:	4638      	mov	r0, r7
 80120d8:	f001 f8b6 	bl	8013248 <__mcmp>
 80120dc:	2800      	cmp	r0, #0
 80120de:	db24      	blt.n	801212a <quorem+0xf2>
 80120e0:	3601      	adds	r6, #1
 80120e2:	4628      	mov	r0, r5
 80120e4:	f04f 0c00 	mov.w	ip, #0
 80120e8:	f858 2b04 	ldr.w	r2, [r8], #4
 80120ec:	f8d0 e000 	ldr.w	lr, [r0]
 80120f0:	b293      	uxth	r3, r2
 80120f2:	ebac 0303 	sub.w	r3, ip, r3
 80120f6:	0c12      	lsrs	r2, r2, #16
 80120f8:	fa13 f38e 	uxtah	r3, r3, lr
 80120fc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012100:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012104:	b29b      	uxth	r3, r3
 8012106:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801210a:	45c1      	cmp	r9, r8
 801210c:	f840 3b04 	str.w	r3, [r0], #4
 8012110:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012114:	d2e8      	bcs.n	80120e8 <quorem+0xb0>
 8012116:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801211a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801211e:	b922      	cbnz	r2, 801212a <quorem+0xf2>
 8012120:	3b04      	subs	r3, #4
 8012122:	429d      	cmp	r5, r3
 8012124:	461a      	mov	r2, r3
 8012126:	d30a      	bcc.n	801213e <quorem+0x106>
 8012128:	613c      	str	r4, [r7, #16]
 801212a:	4630      	mov	r0, r6
 801212c:	b003      	add	sp, #12
 801212e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012132:	6812      	ldr	r2, [r2, #0]
 8012134:	3b04      	subs	r3, #4
 8012136:	2a00      	cmp	r2, #0
 8012138:	d1cc      	bne.n	80120d4 <quorem+0x9c>
 801213a:	3c01      	subs	r4, #1
 801213c:	e7c7      	b.n	80120ce <quorem+0x96>
 801213e:	6812      	ldr	r2, [r2, #0]
 8012140:	3b04      	subs	r3, #4
 8012142:	2a00      	cmp	r2, #0
 8012144:	d1f0      	bne.n	8012128 <quorem+0xf0>
 8012146:	3c01      	subs	r4, #1
 8012148:	e7eb      	b.n	8012122 <quorem+0xea>
 801214a:	2000      	movs	r0, #0
 801214c:	e7ee      	b.n	801212c <quorem+0xf4>
	...

08012150 <_dtoa_r>:
 8012150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012154:	ed2d 8b04 	vpush	{d8-d9}
 8012158:	ec57 6b10 	vmov	r6, r7, d0
 801215c:	b093      	sub	sp, #76	; 0x4c
 801215e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012160:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8012164:	9106      	str	r1, [sp, #24]
 8012166:	ee10 aa10 	vmov	sl, s0
 801216a:	4604      	mov	r4, r0
 801216c:	9209      	str	r2, [sp, #36]	; 0x24
 801216e:	930c      	str	r3, [sp, #48]	; 0x30
 8012170:	46bb      	mov	fp, r7
 8012172:	b975      	cbnz	r5, 8012192 <_dtoa_r+0x42>
 8012174:	2010      	movs	r0, #16
 8012176:	f000 fddd 	bl	8012d34 <malloc>
 801217a:	4602      	mov	r2, r0
 801217c:	6260      	str	r0, [r4, #36]	; 0x24
 801217e:	b920      	cbnz	r0, 801218a <_dtoa_r+0x3a>
 8012180:	4ba7      	ldr	r3, [pc, #668]	; (8012420 <_dtoa_r+0x2d0>)
 8012182:	21ea      	movs	r1, #234	; 0xea
 8012184:	48a7      	ldr	r0, [pc, #668]	; (8012424 <_dtoa_r+0x2d4>)
 8012186:	f001 fbc3 	bl	8013910 <__assert_func>
 801218a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801218e:	6005      	str	r5, [r0, #0]
 8012190:	60c5      	str	r5, [r0, #12]
 8012192:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012194:	6819      	ldr	r1, [r3, #0]
 8012196:	b151      	cbz	r1, 80121ae <_dtoa_r+0x5e>
 8012198:	685a      	ldr	r2, [r3, #4]
 801219a:	604a      	str	r2, [r1, #4]
 801219c:	2301      	movs	r3, #1
 801219e:	4093      	lsls	r3, r2
 80121a0:	608b      	str	r3, [r1, #8]
 80121a2:	4620      	mov	r0, r4
 80121a4:	f000 fe0e 	bl	8012dc4 <_Bfree>
 80121a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80121aa:	2200      	movs	r2, #0
 80121ac:	601a      	str	r2, [r3, #0]
 80121ae:	1e3b      	subs	r3, r7, #0
 80121b0:	bfaa      	itet	ge
 80121b2:	2300      	movge	r3, #0
 80121b4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80121b8:	f8c8 3000 	strge.w	r3, [r8]
 80121bc:	4b9a      	ldr	r3, [pc, #616]	; (8012428 <_dtoa_r+0x2d8>)
 80121be:	bfbc      	itt	lt
 80121c0:	2201      	movlt	r2, #1
 80121c2:	f8c8 2000 	strlt.w	r2, [r8]
 80121c6:	ea33 030b 	bics.w	r3, r3, fp
 80121ca:	d11b      	bne.n	8012204 <_dtoa_r+0xb4>
 80121cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80121ce:	f242 730f 	movw	r3, #9999	; 0x270f
 80121d2:	6013      	str	r3, [r2, #0]
 80121d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80121d8:	4333      	orrs	r3, r6
 80121da:	f000 8592 	beq.w	8012d02 <_dtoa_r+0xbb2>
 80121de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80121e0:	b963      	cbnz	r3, 80121fc <_dtoa_r+0xac>
 80121e2:	4b92      	ldr	r3, [pc, #584]	; (801242c <_dtoa_r+0x2dc>)
 80121e4:	e022      	b.n	801222c <_dtoa_r+0xdc>
 80121e6:	4b92      	ldr	r3, [pc, #584]	; (8012430 <_dtoa_r+0x2e0>)
 80121e8:	9301      	str	r3, [sp, #4]
 80121ea:	3308      	adds	r3, #8
 80121ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80121ee:	6013      	str	r3, [r2, #0]
 80121f0:	9801      	ldr	r0, [sp, #4]
 80121f2:	b013      	add	sp, #76	; 0x4c
 80121f4:	ecbd 8b04 	vpop	{d8-d9}
 80121f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121fc:	4b8b      	ldr	r3, [pc, #556]	; (801242c <_dtoa_r+0x2dc>)
 80121fe:	9301      	str	r3, [sp, #4]
 8012200:	3303      	adds	r3, #3
 8012202:	e7f3      	b.n	80121ec <_dtoa_r+0x9c>
 8012204:	2200      	movs	r2, #0
 8012206:	2300      	movs	r3, #0
 8012208:	4650      	mov	r0, sl
 801220a:	4659      	mov	r1, fp
 801220c:	f7ee fc84 	bl	8000b18 <__aeabi_dcmpeq>
 8012210:	ec4b ab19 	vmov	d9, sl, fp
 8012214:	4680      	mov	r8, r0
 8012216:	b158      	cbz	r0, 8012230 <_dtoa_r+0xe0>
 8012218:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801221a:	2301      	movs	r3, #1
 801221c:	6013      	str	r3, [r2, #0]
 801221e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012220:	2b00      	cmp	r3, #0
 8012222:	f000 856b 	beq.w	8012cfc <_dtoa_r+0xbac>
 8012226:	4883      	ldr	r0, [pc, #524]	; (8012434 <_dtoa_r+0x2e4>)
 8012228:	6018      	str	r0, [r3, #0]
 801222a:	1e43      	subs	r3, r0, #1
 801222c:	9301      	str	r3, [sp, #4]
 801222e:	e7df      	b.n	80121f0 <_dtoa_r+0xa0>
 8012230:	ec4b ab10 	vmov	d0, sl, fp
 8012234:	aa10      	add	r2, sp, #64	; 0x40
 8012236:	a911      	add	r1, sp, #68	; 0x44
 8012238:	4620      	mov	r0, r4
 801223a:	f001 f8ab 	bl	8013394 <__d2b>
 801223e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8012242:	ee08 0a10 	vmov	s16, r0
 8012246:	2d00      	cmp	r5, #0
 8012248:	f000 8084 	beq.w	8012354 <_dtoa_r+0x204>
 801224c:	ee19 3a90 	vmov	r3, s19
 8012250:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012254:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8012258:	4656      	mov	r6, sl
 801225a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801225e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8012262:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8012266:	4b74      	ldr	r3, [pc, #464]	; (8012438 <_dtoa_r+0x2e8>)
 8012268:	2200      	movs	r2, #0
 801226a:	4630      	mov	r0, r6
 801226c:	4639      	mov	r1, r7
 801226e:	f7ee f833 	bl	80002d8 <__aeabi_dsub>
 8012272:	a365      	add	r3, pc, #404	; (adr r3, 8012408 <_dtoa_r+0x2b8>)
 8012274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012278:	f7ee f9e6 	bl	8000648 <__aeabi_dmul>
 801227c:	a364      	add	r3, pc, #400	; (adr r3, 8012410 <_dtoa_r+0x2c0>)
 801227e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012282:	f7ee f82b 	bl	80002dc <__adddf3>
 8012286:	4606      	mov	r6, r0
 8012288:	4628      	mov	r0, r5
 801228a:	460f      	mov	r7, r1
 801228c:	f7ee f972 	bl	8000574 <__aeabi_i2d>
 8012290:	a361      	add	r3, pc, #388	; (adr r3, 8012418 <_dtoa_r+0x2c8>)
 8012292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012296:	f7ee f9d7 	bl	8000648 <__aeabi_dmul>
 801229a:	4602      	mov	r2, r0
 801229c:	460b      	mov	r3, r1
 801229e:	4630      	mov	r0, r6
 80122a0:	4639      	mov	r1, r7
 80122a2:	f7ee f81b 	bl	80002dc <__adddf3>
 80122a6:	4606      	mov	r6, r0
 80122a8:	460f      	mov	r7, r1
 80122aa:	f7ee fc7d 	bl	8000ba8 <__aeabi_d2iz>
 80122ae:	2200      	movs	r2, #0
 80122b0:	9000      	str	r0, [sp, #0]
 80122b2:	2300      	movs	r3, #0
 80122b4:	4630      	mov	r0, r6
 80122b6:	4639      	mov	r1, r7
 80122b8:	f7ee fc38 	bl	8000b2c <__aeabi_dcmplt>
 80122bc:	b150      	cbz	r0, 80122d4 <_dtoa_r+0x184>
 80122be:	9800      	ldr	r0, [sp, #0]
 80122c0:	f7ee f958 	bl	8000574 <__aeabi_i2d>
 80122c4:	4632      	mov	r2, r6
 80122c6:	463b      	mov	r3, r7
 80122c8:	f7ee fc26 	bl	8000b18 <__aeabi_dcmpeq>
 80122cc:	b910      	cbnz	r0, 80122d4 <_dtoa_r+0x184>
 80122ce:	9b00      	ldr	r3, [sp, #0]
 80122d0:	3b01      	subs	r3, #1
 80122d2:	9300      	str	r3, [sp, #0]
 80122d4:	9b00      	ldr	r3, [sp, #0]
 80122d6:	2b16      	cmp	r3, #22
 80122d8:	d85a      	bhi.n	8012390 <_dtoa_r+0x240>
 80122da:	9a00      	ldr	r2, [sp, #0]
 80122dc:	4b57      	ldr	r3, [pc, #348]	; (801243c <_dtoa_r+0x2ec>)
 80122de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80122e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122e6:	ec51 0b19 	vmov	r0, r1, d9
 80122ea:	f7ee fc1f 	bl	8000b2c <__aeabi_dcmplt>
 80122ee:	2800      	cmp	r0, #0
 80122f0:	d050      	beq.n	8012394 <_dtoa_r+0x244>
 80122f2:	9b00      	ldr	r3, [sp, #0]
 80122f4:	3b01      	subs	r3, #1
 80122f6:	9300      	str	r3, [sp, #0]
 80122f8:	2300      	movs	r3, #0
 80122fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80122fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80122fe:	1b5d      	subs	r5, r3, r5
 8012300:	1e6b      	subs	r3, r5, #1
 8012302:	9305      	str	r3, [sp, #20]
 8012304:	bf45      	ittet	mi
 8012306:	f1c5 0301 	rsbmi	r3, r5, #1
 801230a:	9304      	strmi	r3, [sp, #16]
 801230c:	2300      	movpl	r3, #0
 801230e:	2300      	movmi	r3, #0
 8012310:	bf4c      	ite	mi
 8012312:	9305      	strmi	r3, [sp, #20]
 8012314:	9304      	strpl	r3, [sp, #16]
 8012316:	9b00      	ldr	r3, [sp, #0]
 8012318:	2b00      	cmp	r3, #0
 801231a:	db3d      	blt.n	8012398 <_dtoa_r+0x248>
 801231c:	9b05      	ldr	r3, [sp, #20]
 801231e:	9a00      	ldr	r2, [sp, #0]
 8012320:	920a      	str	r2, [sp, #40]	; 0x28
 8012322:	4413      	add	r3, r2
 8012324:	9305      	str	r3, [sp, #20]
 8012326:	2300      	movs	r3, #0
 8012328:	9307      	str	r3, [sp, #28]
 801232a:	9b06      	ldr	r3, [sp, #24]
 801232c:	2b09      	cmp	r3, #9
 801232e:	f200 8089 	bhi.w	8012444 <_dtoa_r+0x2f4>
 8012332:	2b05      	cmp	r3, #5
 8012334:	bfc4      	itt	gt
 8012336:	3b04      	subgt	r3, #4
 8012338:	9306      	strgt	r3, [sp, #24]
 801233a:	9b06      	ldr	r3, [sp, #24]
 801233c:	f1a3 0302 	sub.w	r3, r3, #2
 8012340:	bfcc      	ite	gt
 8012342:	2500      	movgt	r5, #0
 8012344:	2501      	movle	r5, #1
 8012346:	2b03      	cmp	r3, #3
 8012348:	f200 8087 	bhi.w	801245a <_dtoa_r+0x30a>
 801234c:	e8df f003 	tbb	[pc, r3]
 8012350:	59383a2d 	.word	0x59383a2d
 8012354:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8012358:	441d      	add	r5, r3
 801235a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801235e:	2b20      	cmp	r3, #32
 8012360:	bfc1      	itttt	gt
 8012362:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8012366:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801236a:	fa0b f303 	lslgt.w	r3, fp, r3
 801236e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8012372:	bfda      	itte	le
 8012374:	f1c3 0320 	rsble	r3, r3, #32
 8012378:	fa06 f003 	lslle.w	r0, r6, r3
 801237c:	4318      	orrgt	r0, r3
 801237e:	f7ee f8e9 	bl	8000554 <__aeabi_ui2d>
 8012382:	2301      	movs	r3, #1
 8012384:	4606      	mov	r6, r0
 8012386:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801238a:	3d01      	subs	r5, #1
 801238c:	930e      	str	r3, [sp, #56]	; 0x38
 801238e:	e76a      	b.n	8012266 <_dtoa_r+0x116>
 8012390:	2301      	movs	r3, #1
 8012392:	e7b2      	b.n	80122fa <_dtoa_r+0x1aa>
 8012394:	900b      	str	r0, [sp, #44]	; 0x2c
 8012396:	e7b1      	b.n	80122fc <_dtoa_r+0x1ac>
 8012398:	9b04      	ldr	r3, [sp, #16]
 801239a:	9a00      	ldr	r2, [sp, #0]
 801239c:	1a9b      	subs	r3, r3, r2
 801239e:	9304      	str	r3, [sp, #16]
 80123a0:	4253      	negs	r3, r2
 80123a2:	9307      	str	r3, [sp, #28]
 80123a4:	2300      	movs	r3, #0
 80123a6:	930a      	str	r3, [sp, #40]	; 0x28
 80123a8:	e7bf      	b.n	801232a <_dtoa_r+0x1da>
 80123aa:	2300      	movs	r3, #0
 80123ac:	9308      	str	r3, [sp, #32]
 80123ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	dc55      	bgt.n	8012460 <_dtoa_r+0x310>
 80123b4:	2301      	movs	r3, #1
 80123b6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80123ba:	461a      	mov	r2, r3
 80123bc:	9209      	str	r2, [sp, #36]	; 0x24
 80123be:	e00c      	b.n	80123da <_dtoa_r+0x28a>
 80123c0:	2301      	movs	r3, #1
 80123c2:	e7f3      	b.n	80123ac <_dtoa_r+0x25c>
 80123c4:	2300      	movs	r3, #0
 80123c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80123c8:	9308      	str	r3, [sp, #32]
 80123ca:	9b00      	ldr	r3, [sp, #0]
 80123cc:	4413      	add	r3, r2
 80123ce:	9302      	str	r3, [sp, #8]
 80123d0:	3301      	adds	r3, #1
 80123d2:	2b01      	cmp	r3, #1
 80123d4:	9303      	str	r3, [sp, #12]
 80123d6:	bfb8      	it	lt
 80123d8:	2301      	movlt	r3, #1
 80123da:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80123dc:	2200      	movs	r2, #0
 80123de:	6042      	str	r2, [r0, #4]
 80123e0:	2204      	movs	r2, #4
 80123e2:	f102 0614 	add.w	r6, r2, #20
 80123e6:	429e      	cmp	r6, r3
 80123e8:	6841      	ldr	r1, [r0, #4]
 80123ea:	d93d      	bls.n	8012468 <_dtoa_r+0x318>
 80123ec:	4620      	mov	r0, r4
 80123ee:	f000 fca9 	bl	8012d44 <_Balloc>
 80123f2:	9001      	str	r0, [sp, #4]
 80123f4:	2800      	cmp	r0, #0
 80123f6:	d13b      	bne.n	8012470 <_dtoa_r+0x320>
 80123f8:	4b11      	ldr	r3, [pc, #68]	; (8012440 <_dtoa_r+0x2f0>)
 80123fa:	4602      	mov	r2, r0
 80123fc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8012400:	e6c0      	b.n	8012184 <_dtoa_r+0x34>
 8012402:	2301      	movs	r3, #1
 8012404:	e7df      	b.n	80123c6 <_dtoa_r+0x276>
 8012406:	bf00      	nop
 8012408:	636f4361 	.word	0x636f4361
 801240c:	3fd287a7 	.word	0x3fd287a7
 8012410:	8b60c8b3 	.word	0x8b60c8b3
 8012414:	3fc68a28 	.word	0x3fc68a28
 8012418:	509f79fb 	.word	0x509f79fb
 801241c:	3fd34413 	.word	0x3fd34413
 8012420:	0801ac95 	.word	0x0801ac95
 8012424:	0801acac 	.word	0x0801acac
 8012428:	7ff00000 	.word	0x7ff00000
 801242c:	0801ac91 	.word	0x0801ac91
 8012430:	0801ac88 	.word	0x0801ac88
 8012434:	0801ac65 	.word	0x0801ac65
 8012438:	3ff80000 	.word	0x3ff80000
 801243c:	0801ada0 	.word	0x0801ada0
 8012440:	0801ad07 	.word	0x0801ad07
 8012444:	2501      	movs	r5, #1
 8012446:	2300      	movs	r3, #0
 8012448:	9306      	str	r3, [sp, #24]
 801244a:	9508      	str	r5, [sp, #32]
 801244c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012450:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8012454:	2200      	movs	r2, #0
 8012456:	2312      	movs	r3, #18
 8012458:	e7b0      	b.n	80123bc <_dtoa_r+0x26c>
 801245a:	2301      	movs	r3, #1
 801245c:	9308      	str	r3, [sp, #32]
 801245e:	e7f5      	b.n	801244c <_dtoa_r+0x2fc>
 8012460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012462:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8012466:	e7b8      	b.n	80123da <_dtoa_r+0x28a>
 8012468:	3101      	adds	r1, #1
 801246a:	6041      	str	r1, [r0, #4]
 801246c:	0052      	lsls	r2, r2, #1
 801246e:	e7b8      	b.n	80123e2 <_dtoa_r+0x292>
 8012470:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012472:	9a01      	ldr	r2, [sp, #4]
 8012474:	601a      	str	r2, [r3, #0]
 8012476:	9b03      	ldr	r3, [sp, #12]
 8012478:	2b0e      	cmp	r3, #14
 801247a:	f200 809d 	bhi.w	80125b8 <_dtoa_r+0x468>
 801247e:	2d00      	cmp	r5, #0
 8012480:	f000 809a 	beq.w	80125b8 <_dtoa_r+0x468>
 8012484:	9b00      	ldr	r3, [sp, #0]
 8012486:	2b00      	cmp	r3, #0
 8012488:	dd32      	ble.n	80124f0 <_dtoa_r+0x3a0>
 801248a:	4ab7      	ldr	r2, [pc, #732]	; (8012768 <_dtoa_r+0x618>)
 801248c:	f003 030f 	and.w	r3, r3, #15
 8012490:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8012494:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012498:	9b00      	ldr	r3, [sp, #0]
 801249a:	05d8      	lsls	r0, r3, #23
 801249c:	ea4f 1723 	mov.w	r7, r3, asr #4
 80124a0:	d516      	bpl.n	80124d0 <_dtoa_r+0x380>
 80124a2:	4bb2      	ldr	r3, [pc, #712]	; (801276c <_dtoa_r+0x61c>)
 80124a4:	ec51 0b19 	vmov	r0, r1, d9
 80124a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80124ac:	f7ee f9f6 	bl	800089c <__aeabi_ddiv>
 80124b0:	f007 070f 	and.w	r7, r7, #15
 80124b4:	4682      	mov	sl, r0
 80124b6:	468b      	mov	fp, r1
 80124b8:	2503      	movs	r5, #3
 80124ba:	4eac      	ldr	r6, [pc, #688]	; (801276c <_dtoa_r+0x61c>)
 80124bc:	b957      	cbnz	r7, 80124d4 <_dtoa_r+0x384>
 80124be:	4642      	mov	r2, r8
 80124c0:	464b      	mov	r3, r9
 80124c2:	4650      	mov	r0, sl
 80124c4:	4659      	mov	r1, fp
 80124c6:	f7ee f9e9 	bl	800089c <__aeabi_ddiv>
 80124ca:	4682      	mov	sl, r0
 80124cc:	468b      	mov	fp, r1
 80124ce:	e028      	b.n	8012522 <_dtoa_r+0x3d2>
 80124d0:	2502      	movs	r5, #2
 80124d2:	e7f2      	b.n	80124ba <_dtoa_r+0x36a>
 80124d4:	07f9      	lsls	r1, r7, #31
 80124d6:	d508      	bpl.n	80124ea <_dtoa_r+0x39a>
 80124d8:	4640      	mov	r0, r8
 80124da:	4649      	mov	r1, r9
 80124dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80124e0:	f7ee f8b2 	bl	8000648 <__aeabi_dmul>
 80124e4:	3501      	adds	r5, #1
 80124e6:	4680      	mov	r8, r0
 80124e8:	4689      	mov	r9, r1
 80124ea:	107f      	asrs	r7, r7, #1
 80124ec:	3608      	adds	r6, #8
 80124ee:	e7e5      	b.n	80124bc <_dtoa_r+0x36c>
 80124f0:	f000 809b 	beq.w	801262a <_dtoa_r+0x4da>
 80124f4:	9b00      	ldr	r3, [sp, #0]
 80124f6:	4f9d      	ldr	r7, [pc, #628]	; (801276c <_dtoa_r+0x61c>)
 80124f8:	425e      	negs	r6, r3
 80124fa:	4b9b      	ldr	r3, [pc, #620]	; (8012768 <_dtoa_r+0x618>)
 80124fc:	f006 020f 	and.w	r2, r6, #15
 8012500:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012508:	ec51 0b19 	vmov	r0, r1, d9
 801250c:	f7ee f89c 	bl	8000648 <__aeabi_dmul>
 8012510:	1136      	asrs	r6, r6, #4
 8012512:	4682      	mov	sl, r0
 8012514:	468b      	mov	fp, r1
 8012516:	2300      	movs	r3, #0
 8012518:	2502      	movs	r5, #2
 801251a:	2e00      	cmp	r6, #0
 801251c:	d17a      	bne.n	8012614 <_dtoa_r+0x4c4>
 801251e:	2b00      	cmp	r3, #0
 8012520:	d1d3      	bne.n	80124ca <_dtoa_r+0x37a>
 8012522:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012524:	2b00      	cmp	r3, #0
 8012526:	f000 8082 	beq.w	801262e <_dtoa_r+0x4de>
 801252a:	4b91      	ldr	r3, [pc, #580]	; (8012770 <_dtoa_r+0x620>)
 801252c:	2200      	movs	r2, #0
 801252e:	4650      	mov	r0, sl
 8012530:	4659      	mov	r1, fp
 8012532:	f7ee fafb 	bl	8000b2c <__aeabi_dcmplt>
 8012536:	2800      	cmp	r0, #0
 8012538:	d079      	beq.n	801262e <_dtoa_r+0x4de>
 801253a:	9b03      	ldr	r3, [sp, #12]
 801253c:	2b00      	cmp	r3, #0
 801253e:	d076      	beq.n	801262e <_dtoa_r+0x4de>
 8012540:	9b02      	ldr	r3, [sp, #8]
 8012542:	2b00      	cmp	r3, #0
 8012544:	dd36      	ble.n	80125b4 <_dtoa_r+0x464>
 8012546:	9b00      	ldr	r3, [sp, #0]
 8012548:	4650      	mov	r0, sl
 801254a:	4659      	mov	r1, fp
 801254c:	1e5f      	subs	r7, r3, #1
 801254e:	2200      	movs	r2, #0
 8012550:	4b88      	ldr	r3, [pc, #544]	; (8012774 <_dtoa_r+0x624>)
 8012552:	f7ee f879 	bl	8000648 <__aeabi_dmul>
 8012556:	9e02      	ldr	r6, [sp, #8]
 8012558:	4682      	mov	sl, r0
 801255a:	468b      	mov	fp, r1
 801255c:	3501      	adds	r5, #1
 801255e:	4628      	mov	r0, r5
 8012560:	f7ee f808 	bl	8000574 <__aeabi_i2d>
 8012564:	4652      	mov	r2, sl
 8012566:	465b      	mov	r3, fp
 8012568:	f7ee f86e 	bl	8000648 <__aeabi_dmul>
 801256c:	4b82      	ldr	r3, [pc, #520]	; (8012778 <_dtoa_r+0x628>)
 801256e:	2200      	movs	r2, #0
 8012570:	f7ed feb4 	bl	80002dc <__adddf3>
 8012574:	46d0      	mov	r8, sl
 8012576:	46d9      	mov	r9, fp
 8012578:	4682      	mov	sl, r0
 801257a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801257e:	2e00      	cmp	r6, #0
 8012580:	d158      	bne.n	8012634 <_dtoa_r+0x4e4>
 8012582:	4b7e      	ldr	r3, [pc, #504]	; (801277c <_dtoa_r+0x62c>)
 8012584:	2200      	movs	r2, #0
 8012586:	4640      	mov	r0, r8
 8012588:	4649      	mov	r1, r9
 801258a:	f7ed fea5 	bl	80002d8 <__aeabi_dsub>
 801258e:	4652      	mov	r2, sl
 8012590:	465b      	mov	r3, fp
 8012592:	4680      	mov	r8, r0
 8012594:	4689      	mov	r9, r1
 8012596:	f7ee fae7 	bl	8000b68 <__aeabi_dcmpgt>
 801259a:	2800      	cmp	r0, #0
 801259c:	f040 8295 	bne.w	8012aca <_dtoa_r+0x97a>
 80125a0:	4652      	mov	r2, sl
 80125a2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80125a6:	4640      	mov	r0, r8
 80125a8:	4649      	mov	r1, r9
 80125aa:	f7ee fabf 	bl	8000b2c <__aeabi_dcmplt>
 80125ae:	2800      	cmp	r0, #0
 80125b0:	f040 8289 	bne.w	8012ac6 <_dtoa_r+0x976>
 80125b4:	ec5b ab19 	vmov	sl, fp, d9
 80125b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	f2c0 8148 	blt.w	8012850 <_dtoa_r+0x700>
 80125c0:	9a00      	ldr	r2, [sp, #0]
 80125c2:	2a0e      	cmp	r2, #14
 80125c4:	f300 8144 	bgt.w	8012850 <_dtoa_r+0x700>
 80125c8:	4b67      	ldr	r3, [pc, #412]	; (8012768 <_dtoa_r+0x618>)
 80125ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80125ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 80125d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	f280 80d5 	bge.w	8012784 <_dtoa_r+0x634>
 80125da:	9b03      	ldr	r3, [sp, #12]
 80125dc:	2b00      	cmp	r3, #0
 80125de:	f300 80d1 	bgt.w	8012784 <_dtoa_r+0x634>
 80125e2:	f040 826f 	bne.w	8012ac4 <_dtoa_r+0x974>
 80125e6:	4b65      	ldr	r3, [pc, #404]	; (801277c <_dtoa_r+0x62c>)
 80125e8:	2200      	movs	r2, #0
 80125ea:	4640      	mov	r0, r8
 80125ec:	4649      	mov	r1, r9
 80125ee:	f7ee f82b 	bl	8000648 <__aeabi_dmul>
 80125f2:	4652      	mov	r2, sl
 80125f4:	465b      	mov	r3, fp
 80125f6:	f7ee faad 	bl	8000b54 <__aeabi_dcmpge>
 80125fa:	9e03      	ldr	r6, [sp, #12]
 80125fc:	4637      	mov	r7, r6
 80125fe:	2800      	cmp	r0, #0
 8012600:	f040 8245 	bne.w	8012a8e <_dtoa_r+0x93e>
 8012604:	9d01      	ldr	r5, [sp, #4]
 8012606:	2331      	movs	r3, #49	; 0x31
 8012608:	f805 3b01 	strb.w	r3, [r5], #1
 801260c:	9b00      	ldr	r3, [sp, #0]
 801260e:	3301      	adds	r3, #1
 8012610:	9300      	str	r3, [sp, #0]
 8012612:	e240      	b.n	8012a96 <_dtoa_r+0x946>
 8012614:	07f2      	lsls	r2, r6, #31
 8012616:	d505      	bpl.n	8012624 <_dtoa_r+0x4d4>
 8012618:	e9d7 2300 	ldrd	r2, r3, [r7]
 801261c:	f7ee f814 	bl	8000648 <__aeabi_dmul>
 8012620:	3501      	adds	r5, #1
 8012622:	2301      	movs	r3, #1
 8012624:	1076      	asrs	r6, r6, #1
 8012626:	3708      	adds	r7, #8
 8012628:	e777      	b.n	801251a <_dtoa_r+0x3ca>
 801262a:	2502      	movs	r5, #2
 801262c:	e779      	b.n	8012522 <_dtoa_r+0x3d2>
 801262e:	9f00      	ldr	r7, [sp, #0]
 8012630:	9e03      	ldr	r6, [sp, #12]
 8012632:	e794      	b.n	801255e <_dtoa_r+0x40e>
 8012634:	9901      	ldr	r1, [sp, #4]
 8012636:	4b4c      	ldr	r3, [pc, #304]	; (8012768 <_dtoa_r+0x618>)
 8012638:	4431      	add	r1, r6
 801263a:	910d      	str	r1, [sp, #52]	; 0x34
 801263c:	9908      	ldr	r1, [sp, #32]
 801263e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8012642:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012646:	2900      	cmp	r1, #0
 8012648:	d043      	beq.n	80126d2 <_dtoa_r+0x582>
 801264a:	494d      	ldr	r1, [pc, #308]	; (8012780 <_dtoa_r+0x630>)
 801264c:	2000      	movs	r0, #0
 801264e:	f7ee f925 	bl	800089c <__aeabi_ddiv>
 8012652:	4652      	mov	r2, sl
 8012654:	465b      	mov	r3, fp
 8012656:	f7ed fe3f 	bl	80002d8 <__aeabi_dsub>
 801265a:	9d01      	ldr	r5, [sp, #4]
 801265c:	4682      	mov	sl, r0
 801265e:	468b      	mov	fp, r1
 8012660:	4649      	mov	r1, r9
 8012662:	4640      	mov	r0, r8
 8012664:	f7ee faa0 	bl	8000ba8 <__aeabi_d2iz>
 8012668:	4606      	mov	r6, r0
 801266a:	f7ed ff83 	bl	8000574 <__aeabi_i2d>
 801266e:	4602      	mov	r2, r0
 8012670:	460b      	mov	r3, r1
 8012672:	4640      	mov	r0, r8
 8012674:	4649      	mov	r1, r9
 8012676:	f7ed fe2f 	bl	80002d8 <__aeabi_dsub>
 801267a:	3630      	adds	r6, #48	; 0x30
 801267c:	f805 6b01 	strb.w	r6, [r5], #1
 8012680:	4652      	mov	r2, sl
 8012682:	465b      	mov	r3, fp
 8012684:	4680      	mov	r8, r0
 8012686:	4689      	mov	r9, r1
 8012688:	f7ee fa50 	bl	8000b2c <__aeabi_dcmplt>
 801268c:	2800      	cmp	r0, #0
 801268e:	d163      	bne.n	8012758 <_dtoa_r+0x608>
 8012690:	4642      	mov	r2, r8
 8012692:	464b      	mov	r3, r9
 8012694:	4936      	ldr	r1, [pc, #216]	; (8012770 <_dtoa_r+0x620>)
 8012696:	2000      	movs	r0, #0
 8012698:	f7ed fe1e 	bl	80002d8 <__aeabi_dsub>
 801269c:	4652      	mov	r2, sl
 801269e:	465b      	mov	r3, fp
 80126a0:	f7ee fa44 	bl	8000b2c <__aeabi_dcmplt>
 80126a4:	2800      	cmp	r0, #0
 80126a6:	f040 80b5 	bne.w	8012814 <_dtoa_r+0x6c4>
 80126aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80126ac:	429d      	cmp	r5, r3
 80126ae:	d081      	beq.n	80125b4 <_dtoa_r+0x464>
 80126b0:	4b30      	ldr	r3, [pc, #192]	; (8012774 <_dtoa_r+0x624>)
 80126b2:	2200      	movs	r2, #0
 80126b4:	4650      	mov	r0, sl
 80126b6:	4659      	mov	r1, fp
 80126b8:	f7ed ffc6 	bl	8000648 <__aeabi_dmul>
 80126bc:	4b2d      	ldr	r3, [pc, #180]	; (8012774 <_dtoa_r+0x624>)
 80126be:	4682      	mov	sl, r0
 80126c0:	468b      	mov	fp, r1
 80126c2:	4640      	mov	r0, r8
 80126c4:	4649      	mov	r1, r9
 80126c6:	2200      	movs	r2, #0
 80126c8:	f7ed ffbe 	bl	8000648 <__aeabi_dmul>
 80126cc:	4680      	mov	r8, r0
 80126ce:	4689      	mov	r9, r1
 80126d0:	e7c6      	b.n	8012660 <_dtoa_r+0x510>
 80126d2:	4650      	mov	r0, sl
 80126d4:	4659      	mov	r1, fp
 80126d6:	f7ed ffb7 	bl	8000648 <__aeabi_dmul>
 80126da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80126dc:	9d01      	ldr	r5, [sp, #4]
 80126de:	930f      	str	r3, [sp, #60]	; 0x3c
 80126e0:	4682      	mov	sl, r0
 80126e2:	468b      	mov	fp, r1
 80126e4:	4649      	mov	r1, r9
 80126e6:	4640      	mov	r0, r8
 80126e8:	f7ee fa5e 	bl	8000ba8 <__aeabi_d2iz>
 80126ec:	4606      	mov	r6, r0
 80126ee:	f7ed ff41 	bl	8000574 <__aeabi_i2d>
 80126f2:	3630      	adds	r6, #48	; 0x30
 80126f4:	4602      	mov	r2, r0
 80126f6:	460b      	mov	r3, r1
 80126f8:	4640      	mov	r0, r8
 80126fa:	4649      	mov	r1, r9
 80126fc:	f7ed fdec 	bl	80002d8 <__aeabi_dsub>
 8012700:	f805 6b01 	strb.w	r6, [r5], #1
 8012704:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012706:	429d      	cmp	r5, r3
 8012708:	4680      	mov	r8, r0
 801270a:	4689      	mov	r9, r1
 801270c:	f04f 0200 	mov.w	r2, #0
 8012710:	d124      	bne.n	801275c <_dtoa_r+0x60c>
 8012712:	4b1b      	ldr	r3, [pc, #108]	; (8012780 <_dtoa_r+0x630>)
 8012714:	4650      	mov	r0, sl
 8012716:	4659      	mov	r1, fp
 8012718:	f7ed fde0 	bl	80002dc <__adddf3>
 801271c:	4602      	mov	r2, r0
 801271e:	460b      	mov	r3, r1
 8012720:	4640      	mov	r0, r8
 8012722:	4649      	mov	r1, r9
 8012724:	f7ee fa20 	bl	8000b68 <__aeabi_dcmpgt>
 8012728:	2800      	cmp	r0, #0
 801272a:	d173      	bne.n	8012814 <_dtoa_r+0x6c4>
 801272c:	4652      	mov	r2, sl
 801272e:	465b      	mov	r3, fp
 8012730:	4913      	ldr	r1, [pc, #76]	; (8012780 <_dtoa_r+0x630>)
 8012732:	2000      	movs	r0, #0
 8012734:	f7ed fdd0 	bl	80002d8 <__aeabi_dsub>
 8012738:	4602      	mov	r2, r0
 801273a:	460b      	mov	r3, r1
 801273c:	4640      	mov	r0, r8
 801273e:	4649      	mov	r1, r9
 8012740:	f7ee f9f4 	bl	8000b2c <__aeabi_dcmplt>
 8012744:	2800      	cmp	r0, #0
 8012746:	f43f af35 	beq.w	80125b4 <_dtoa_r+0x464>
 801274a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801274c:	1e6b      	subs	r3, r5, #1
 801274e:	930f      	str	r3, [sp, #60]	; 0x3c
 8012750:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012754:	2b30      	cmp	r3, #48	; 0x30
 8012756:	d0f8      	beq.n	801274a <_dtoa_r+0x5fa>
 8012758:	9700      	str	r7, [sp, #0]
 801275a:	e049      	b.n	80127f0 <_dtoa_r+0x6a0>
 801275c:	4b05      	ldr	r3, [pc, #20]	; (8012774 <_dtoa_r+0x624>)
 801275e:	f7ed ff73 	bl	8000648 <__aeabi_dmul>
 8012762:	4680      	mov	r8, r0
 8012764:	4689      	mov	r9, r1
 8012766:	e7bd      	b.n	80126e4 <_dtoa_r+0x594>
 8012768:	0801ada0 	.word	0x0801ada0
 801276c:	0801ad78 	.word	0x0801ad78
 8012770:	3ff00000 	.word	0x3ff00000
 8012774:	40240000 	.word	0x40240000
 8012778:	401c0000 	.word	0x401c0000
 801277c:	40140000 	.word	0x40140000
 8012780:	3fe00000 	.word	0x3fe00000
 8012784:	9d01      	ldr	r5, [sp, #4]
 8012786:	4656      	mov	r6, sl
 8012788:	465f      	mov	r7, fp
 801278a:	4642      	mov	r2, r8
 801278c:	464b      	mov	r3, r9
 801278e:	4630      	mov	r0, r6
 8012790:	4639      	mov	r1, r7
 8012792:	f7ee f883 	bl	800089c <__aeabi_ddiv>
 8012796:	f7ee fa07 	bl	8000ba8 <__aeabi_d2iz>
 801279a:	4682      	mov	sl, r0
 801279c:	f7ed feea 	bl	8000574 <__aeabi_i2d>
 80127a0:	4642      	mov	r2, r8
 80127a2:	464b      	mov	r3, r9
 80127a4:	f7ed ff50 	bl	8000648 <__aeabi_dmul>
 80127a8:	4602      	mov	r2, r0
 80127aa:	460b      	mov	r3, r1
 80127ac:	4630      	mov	r0, r6
 80127ae:	4639      	mov	r1, r7
 80127b0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80127b4:	f7ed fd90 	bl	80002d8 <__aeabi_dsub>
 80127b8:	f805 6b01 	strb.w	r6, [r5], #1
 80127bc:	9e01      	ldr	r6, [sp, #4]
 80127be:	9f03      	ldr	r7, [sp, #12]
 80127c0:	1bae      	subs	r6, r5, r6
 80127c2:	42b7      	cmp	r7, r6
 80127c4:	4602      	mov	r2, r0
 80127c6:	460b      	mov	r3, r1
 80127c8:	d135      	bne.n	8012836 <_dtoa_r+0x6e6>
 80127ca:	f7ed fd87 	bl	80002dc <__adddf3>
 80127ce:	4642      	mov	r2, r8
 80127d0:	464b      	mov	r3, r9
 80127d2:	4606      	mov	r6, r0
 80127d4:	460f      	mov	r7, r1
 80127d6:	f7ee f9c7 	bl	8000b68 <__aeabi_dcmpgt>
 80127da:	b9d0      	cbnz	r0, 8012812 <_dtoa_r+0x6c2>
 80127dc:	4642      	mov	r2, r8
 80127de:	464b      	mov	r3, r9
 80127e0:	4630      	mov	r0, r6
 80127e2:	4639      	mov	r1, r7
 80127e4:	f7ee f998 	bl	8000b18 <__aeabi_dcmpeq>
 80127e8:	b110      	cbz	r0, 80127f0 <_dtoa_r+0x6a0>
 80127ea:	f01a 0f01 	tst.w	sl, #1
 80127ee:	d110      	bne.n	8012812 <_dtoa_r+0x6c2>
 80127f0:	4620      	mov	r0, r4
 80127f2:	ee18 1a10 	vmov	r1, s16
 80127f6:	f000 fae5 	bl	8012dc4 <_Bfree>
 80127fa:	2300      	movs	r3, #0
 80127fc:	9800      	ldr	r0, [sp, #0]
 80127fe:	702b      	strb	r3, [r5, #0]
 8012800:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012802:	3001      	adds	r0, #1
 8012804:	6018      	str	r0, [r3, #0]
 8012806:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012808:	2b00      	cmp	r3, #0
 801280a:	f43f acf1 	beq.w	80121f0 <_dtoa_r+0xa0>
 801280e:	601d      	str	r5, [r3, #0]
 8012810:	e4ee      	b.n	80121f0 <_dtoa_r+0xa0>
 8012812:	9f00      	ldr	r7, [sp, #0]
 8012814:	462b      	mov	r3, r5
 8012816:	461d      	mov	r5, r3
 8012818:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801281c:	2a39      	cmp	r2, #57	; 0x39
 801281e:	d106      	bne.n	801282e <_dtoa_r+0x6de>
 8012820:	9a01      	ldr	r2, [sp, #4]
 8012822:	429a      	cmp	r2, r3
 8012824:	d1f7      	bne.n	8012816 <_dtoa_r+0x6c6>
 8012826:	9901      	ldr	r1, [sp, #4]
 8012828:	2230      	movs	r2, #48	; 0x30
 801282a:	3701      	adds	r7, #1
 801282c:	700a      	strb	r2, [r1, #0]
 801282e:	781a      	ldrb	r2, [r3, #0]
 8012830:	3201      	adds	r2, #1
 8012832:	701a      	strb	r2, [r3, #0]
 8012834:	e790      	b.n	8012758 <_dtoa_r+0x608>
 8012836:	4ba6      	ldr	r3, [pc, #664]	; (8012ad0 <_dtoa_r+0x980>)
 8012838:	2200      	movs	r2, #0
 801283a:	f7ed ff05 	bl	8000648 <__aeabi_dmul>
 801283e:	2200      	movs	r2, #0
 8012840:	2300      	movs	r3, #0
 8012842:	4606      	mov	r6, r0
 8012844:	460f      	mov	r7, r1
 8012846:	f7ee f967 	bl	8000b18 <__aeabi_dcmpeq>
 801284a:	2800      	cmp	r0, #0
 801284c:	d09d      	beq.n	801278a <_dtoa_r+0x63a>
 801284e:	e7cf      	b.n	80127f0 <_dtoa_r+0x6a0>
 8012850:	9a08      	ldr	r2, [sp, #32]
 8012852:	2a00      	cmp	r2, #0
 8012854:	f000 80d7 	beq.w	8012a06 <_dtoa_r+0x8b6>
 8012858:	9a06      	ldr	r2, [sp, #24]
 801285a:	2a01      	cmp	r2, #1
 801285c:	f300 80ba 	bgt.w	80129d4 <_dtoa_r+0x884>
 8012860:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012862:	2a00      	cmp	r2, #0
 8012864:	f000 80b2 	beq.w	80129cc <_dtoa_r+0x87c>
 8012868:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801286c:	9e07      	ldr	r6, [sp, #28]
 801286e:	9d04      	ldr	r5, [sp, #16]
 8012870:	9a04      	ldr	r2, [sp, #16]
 8012872:	441a      	add	r2, r3
 8012874:	9204      	str	r2, [sp, #16]
 8012876:	9a05      	ldr	r2, [sp, #20]
 8012878:	2101      	movs	r1, #1
 801287a:	441a      	add	r2, r3
 801287c:	4620      	mov	r0, r4
 801287e:	9205      	str	r2, [sp, #20]
 8012880:	f000 fb58 	bl	8012f34 <__i2b>
 8012884:	4607      	mov	r7, r0
 8012886:	2d00      	cmp	r5, #0
 8012888:	dd0c      	ble.n	80128a4 <_dtoa_r+0x754>
 801288a:	9b05      	ldr	r3, [sp, #20]
 801288c:	2b00      	cmp	r3, #0
 801288e:	dd09      	ble.n	80128a4 <_dtoa_r+0x754>
 8012890:	42ab      	cmp	r3, r5
 8012892:	9a04      	ldr	r2, [sp, #16]
 8012894:	bfa8      	it	ge
 8012896:	462b      	movge	r3, r5
 8012898:	1ad2      	subs	r2, r2, r3
 801289a:	9204      	str	r2, [sp, #16]
 801289c:	9a05      	ldr	r2, [sp, #20]
 801289e:	1aed      	subs	r5, r5, r3
 80128a0:	1ad3      	subs	r3, r2, r3
 80128a2:	9305      	str	r3, [sp, #20]
 80128a4:	9b07      	ldr	r3, [sp, #28]
 80128a6:	b31b      	cbz	r3, 80128f0 <_dtoa_r+0x7a0>
 80128a8:	9b08      	ldr	r3, [sp, #32]
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	f000 80af 	beq.w	8012a0e <_dtoa_r+0x8be>
 80128b0:	2e00      	cmp	r6, #0
 80128b2:	dd13      	ble.n	80128dc <_dtoa_r+0x78c>
 80128b4:	4639      	mov	r1, r7
 80128b6:	4632      	mov	r2, r6
 80128b8:	4620      	mov	r0, r4
 80128ba:	f000 fbfb 	bl	80130b4 <__pow5mult>
 80128be:	ee18 2a10 	vmov	r2, s16
 80128c2:	4601      	mov	r1, r0
 80128c4:	4607      	mov	r7, r0
 80128c6:	4620      	mov	r0, r4
 80128c8:	f000 fb4a 	bl	8012f60 <__multiply>
 80128cc:	ee18 1a10 	vmov	r1, s16
 80128d0:	4680      	mov	r8, r0
 80128d2:	4620      	mov	r0, r4
 80128d4:	f000 fa76 	bl	8012dc4 <_Bfree>
 80128d8:	ee08 8a10 	vmov	s16, r8
 80128dc:	9b07      	ldr	r3, [sp, #28]
 80128de:	1b9a      	subs	r2, r3, r6
 80128e0:	d006      	beq.n	80128f0 <_dtoa_r+0x7a0>
 80128e2:	ee18 1a10 	vmov	r1, s16
 80128e6:	4620      	mov	r0, r4
 80128e8:	f000 fbe4 	bl	80130b4 <__pow5mult>
 80128ec:	ee08 0a10 	vmov	s16, r0
 80128f0:	2101      	movs	r1, #1
 80128f2:	4620      	mov	r0, r4
 80128f4:	f000 fb1e 	bl	8012f34 <__i2b>
 80128f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80128fa:	2b00      	cmp	r3, #0
 80128fc:	4606      	mov	r6, r0
 80128fe:	f340 8088 	ble.w	8012a12 <_dtoa_r+0x8c2>
 8012902:	461a      	mov	r2, r3
 8012904:	4601      	mov	r1, r0
 8012906:	4620      	mov	r0, r4
 8012908:	f000 fbd4 	bl	80130b4 <__pow5mult>
 801290c:	9b06      	ldr	r3, [sp, #24]
 801290e:	2b01      	cmp	r3, #1
 8012910:	4606      	mov	r6, r0
 8012912:	f340 8081 	ble.w	8012a18 <_dtoa_r+0x8c8>
 8012916:	f04f 0800 	mov.w	r8, #0
 801291a:	6933      	ldr	r3, [r6, #16]
 801291c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012920:	6918      	ldr	r0, [r3, #16]
 8012922:	f000 fab7 	bl	8012e94 <__hi0bits>
 8012926:	f1c0 0020 	rsb	r0, r0, #32
 801292a:	9b05      	ldr	r3, [sp, #20]
 801292c:	4418      	add	r0, r3
 801292e:	f010 001f 	ands.w	r0, r0, #31
 8012932:	f000 8092 	beq.w	8012a5a <_dtoa_r+0x90a>
 8012936:	f1c0 0320 	rsb	r3, r0, #32
 801293a:	2b04      	cmp	r3, #4
 801293c:	f340 808a 	ble.w	8012a54 <_dtoa_r+0x904>
 8012940:	f1c0 001c 	rsb	r0, r0, #28
 8012944:	9b04      	ldr	r3, [sp, #16]
 8012946:	4403      	add	r3, r0
 8012948:	9304      	str	r3, [sp, #16]
 801294a:	9b05      	ldr	r3, [sp, #20]
 801294c:	4403      	add	r3, r0
 801294e:	4405      	add	r5, r0
 8012950:	9305      	str	r3, [sp, #20]
 8012952:	9b04      	ldr	r3, [sp, #16]
 8012954:	2b00      	cmp	r3, #0
 8012956:	dd07      	ble.n	8012968 <_dtoa_r+0x818>
 8012958:	ee18 1a10 	vmov	r1, s16
 801295c:	461a      	mov	r2, r3
 801295e:	4620      	mov	r0, r4
 8012960:	f000 fc02 	bl	8013168 <__lshift>
 8012964:	ee08 0a10 	vmov	s16, r0
 8012968:	9b05      	ldr	r3, [sp, #20]
 801296a:	2b00      	cmp	r3, #0
 801296c:	dd05      	ble.n	801297a <_dtoa_r+0x82a>
 801296e:	4631      	mov	r1, r6
 8012970:	461a      	mov	r2, r3
 8012972:	4620      	mov	r0, r4
 8012974:	f000 fbf8 	bl	8013168 <__lshift>
 8012978:	4606      	mov	r6, r0
 801297a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801297c:	2b00      	cmp	r3, #0
 801297e:	d06e      	beq.n	8012a5e <_dtoa_r+0x90e>
 8012980:	ee18 0a10 	vmov	r0, s16
 8012984:	4631      	mov	r1, r6
 8012986:	f000 fc5f 	bl	8013248 <__mcmp>
 801298a:	2800      	cmp	r0, #0
 801298c:	da67      	bge.n	8012a5e <_dtoa_r+0x90e>
 801298e:	9b00      	ldr	r3, [sp, #0]
 8012990:	3b01      	subs	r3, #1
 8012992:	ee18 1a10 	vmov	r1, s16
 8012996:	9300      	str	r3, [sp, #0]
 8012998:	220a      	movs	r2, #10
 801299a:	2300      	movs	r3, #0
 801299c:	4620      	mov	r0, r4
 801299e:	f000 fa33 	bl	8012e08 <__multadd>
 80129a2:	9b08      	ldr	r3, [sp, #32]
 80129a4:	ee08 0a10 	vmov	s16, r0
 80129a8:	2b00      	cmp	r3, #0
 80129aa:	f000 81b1 	beq.w	8012d10 <_dtoa_r+0xbc0>
 80129ae:	2300      	movs	r3, #0
 80129b0:	4639      	mov	r1, r7
 80129b2:	220a      	movs	r2, #10
 80129b4:	4620      	mov	r0, r4
 80129b6:	f000 fa27 	bl	8012e08 <__multadd>
 80129ba:	9b02      	ldr	r3, [sp, #8]
 80129bc:	2b00      	cmp	r3, #0
 80129be:	4607      	mov	r7, r0
 80129c0:	f300 808e 	bgt.w	8012ae0 <_dtoa_r+0x990>
 80129c4:	9b06      	ldr	r3, [sp, #24]
 80129c6:	2b02      	cmp	r3, #2
 80129c8:	dc51      	bgt.n	8012a6e <_dtoa_r+0x91e>
 80129ca:	e089      	b.n	8012ae0 <_dtoa_r+0x990>
 80129cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80129ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80129d2:	e74b      	b.n	801286c <_dtoa_r+0x71c>
 80129d4:	9b03      	ldr	r3, [sp, #12]
 80129d6:	1e5e      	subs	r6, r3, #1
 80129d8:	9b07      	ldr	r3, [sp, #28]
 80129da:	42b3      	cmp	r3, r6
 80129dc:	bfbf      	itttt	lt
 80129de:	9b07      	ldrlt	r3, [sp, #28]
 80129e0:	9607      	strlt	r6, [sp, #28]
 80129e2:	1af2      	sublt	r2, r6, r3
 80129e4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80129e6:	bfb6      	itet	lt
 80129e8:	189b      	addlt	r3, r3, r2
 80129ea:	1b9e      	subge	r6, r3, r6
 80129ec:	930a      	strlt	r3, [sp, #40]	; 0x28
 80129ee:	9b03      	ldr	r3, [sp, #12]
 80129f0:	bfb8      	it	lt
 80129f2:	2600      	movlt	r6, #0
 80129f4:	2b00      	cmp	r3, #0
 80129f6:	bfb7      	itett	lt
 80129f8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80129fc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8012a00:	1a9d      	sublt	r5, r3, r2
 8012a02:	2300      	movlt	r3, #0
 8012a04:	e734      	b.n	8012870 <_dtoa_r+0x720>
 8012a06:	9e07      	ldr	r6, [sp, #28]
 8012a08:	9d04      	ldr	r5, [sp, #16]
 8012a0a:	9f08      	ldr	r7, [sp, #32]
 8012a0c:	e73b      	b.n	8012886 <_dtoa_r+0x736>
 8012a0e:	9a07      	ldr	r2, [sp, #28]
 8012a10:	e767      	b.n	80128e2 <_dtoa_r+0x792>
 8012a12:	9b06      	ldr	r3, [sp, #24]
 8012a14:	2b01      	cmp	r3, #1
 8012a16:	dc18      	bgt.n	8012a4a <_dtoa_r+0x8fa>
 8012a18:	f1ba 0f00 	cmp.w	sl, #0
 8012a1c:	d115      	bne.n	8012a4a <_dtoa_r+0x8fa>
 8012a1e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012a22:	b993      	cbnz	r3, 8012a4a <_dtoa_r+0x8fa>
 8012a24:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012a28:	0d1b      	lsrs	r3, r3, #20
 8012a2a:	051b      	lsls	r3, r3, #20
 8012a2c:	b183      	cbz	r3, 8012a50 <_dtoa_r+0x900>
 8012a2e:	9b04      	ldr	r3, [sp, #16]
 8012a30:	3301      	adds	r3, #1
 8012a32:	9304      	str	r3, [sp, #16]
 8012a34:	9b05      	ldr	r3, [sp, #20]
 8012a36:	3301      	adds	r3, #1
 8012a38:	9305      	str	r3, [sp, #20]
 8012a3a:	f04f 0801 	mov.w	r8, #1
 8012a3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	f47f af6a 	bne.w	801291a <_dtoa_r+0x7ca>
 8012a46:	2001      	movs	r0, #1
 8012a48:	e76f      	b.n	801292a <_dtoa_r+0x7da>
 8012a4a:	f04f 0800 	mov.w	r8, #0
 8012a4e:	e7f6      	b.n	8012a3e <_dtoa_r+0x8ee>
 8012a50:	4698      	mov	r8, r3
 8012a52:	e7f4      	b.n	8012a3e <_dtoa_r+0x8ee>
 8012a54:	f43f af7d 	beq.w	8012952 <_dtoa_r+0x802>
 8012a58:	4618      	mov	r0, r3
 8012a5a:	301c      	adds	r0, #28
 8012a5c:	e772      	b.n	8012944 <_dtoa_r+0x7f4>
 8012a5e:	9b03      	ldr	r3, [sp, #12]
 8012a60:	2b00      	cmp	r3, #0
 8012a62:	dc37      	bgt.n	8012ad4 <_dtoa_r+0x984>
 8012a64:	9b06      	ldr	r3, [sp, #24]
 8012a66:	2b02      	cmp	r3, #2
 8012a68:	dd34      	ble.n	8012ad4 <_dtoa_r+0x984>
 8012a6a:	9b03      	ldr	r3, [sp, #12]
 8012a6c:	9302      	str	r3, [sp, #8]
 8012a6e:	9b02      	ldr	r3, [sp, #8]
 8012a70:	b96b      	cbnz	r3, 8012a8e <_dtoa_r+0x93e>
 8012a72:	4631      	mov	r1, r6
 8012a74:	2205      	movs	r2, #5
 8012a76:	4620      	mov	r0, r4
 8012a78:	f000 f9c6 	bl	8012e08 <__multadd>
 8012a7c:	4601      	mov	r1, r0
 8012a7e:	4606      	mov	r6, r0
 8012a80:	ee18 0a10 	vmov	r0, s16
 8012a84:	f000 fbe0 	bl	8013248 <__mcmp>
 8012a88:	2800      	cmp	r0, #0
 8012a8a:	f73f adbb 	bgt.w	8012604 <_dtoa_r+0x4b4>
 8012a8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012a90:	9d01      	ldr	r5, [sp, #4]
 8012a92:	43db      	mvns	r3, r3
 8012a94:	9300      	str	r3, [sp, #0]
 8012a96:	f04f 0800 	mov.w	r8, #0
 8012a9a:	4631      	mov	r1, r6
 8012a9c:	4620      	mov	r0, r4
 8012a9e:	f000 f991 	bl	8012dc4 <_Bfree>
 8012aa2:	2f00      	cmp	r7, #0
 8012aa4:	f43f aea4 	beq.w	80127f0 <_dtoa_r+0x6a0>
 8012aa8:	f1b8 0f00 	cmp.w	r8, #0
 8012aac:	d005      	beq.n	8012aba <_dtoa_r+0x96a>
 8012aae:	45b8      	cmp	r8, r7
 8012ab0:	d003      	beq.n	8012aba <_dtoa_r+0x96a>
 8012ab2:	4641      	mov	r1, r8
 8012ab4:	4620      	mov	r0, r4
 8012ab6:	f000 f985 	bl	8012dc4 <_Bfree>
 8012aba:	4639      	mov	r1, r7
 8012abc:	4620      	mov	r0, r4
 8012abe:	f000 f981 	bl	8012dc4 <_Bfree>
 8012ac2:	e695      	b.n	80127f0 <_dtoa_r+0x6a0>
 8012ac4:	2600      	movs	r6, #0
 8012ac6:	4637      	mov	r7, r6
 8012ac8:	e7e1      	b.n	8012a8e <_dtoa_r+0x93e>
 8012aca:	9700      	str	r7, [sp, #0]
 8012acc:	4637      	mov	r7, r6
 8012ace:	e599      	b.n	8012604 <_dtoa_r+0x4b4>
 8012ad0:	40240000 	.word	0x40240000
 8012ad4:	9b08      	ldr	r3, [sp, #32]
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	f000 80ca 	beq.w	8012c70 <_dtoa_r+0xb20>
 8012adc:	9b03      	ldr	r3, [sp, #12]
 8012ade:	9302      	str	r3, [sp, #8]
 8012ae0:	2d00      	cmp	r5, #0
 8012ae2:	dd05      	ble.n	8012af0 <_dtoa_r+0x9a0>
 8012ae4:	4639      	mov	r1, r7
 8012ae6:	462a      	mov	r2, r5
 8012ae8:	4620      	mov	r0, r4
 8012aea:	f000 fb3d 	bl	8013168 <__lshift>
 8012aee:	4607      	mov	r7, r0
 8012af0:	f1b8 0f00 	cmp.w	r8, #0
 8012af4:	d05b      	beq.n	8012bae <_dtoa_r+0xa5e>
 8012af6:	6879      	ldr	r1, [r7, #4]
 8012af8:	4620      	mov	r0, r4
 8012afa:	f000 f923 	bl	8012d44 <_Balloc>
 8012afe:	4605      	mov	r5, r0
 8012b00:	b928      	cbnz	r0, 8012b0e <_dtoa_r+0x9be>
 8012b02:	4b87      	ldr	r3, [pc, #540]	; (8012d20 <_dtoa_r+0xbd0>)
 8012b04:	4602      	mov	r2, r0
 8012b06:	f240 21ea 	movw	r1, #746	; 0x2ea
 8012b0a:	f7ff bb3b 	b.w	8012184 <_dtoa_r+0x34>
 8012b0e:	693a      	ldr	r2, [r7, #16]
 8012b10:	3202      	adds	r2, #2
 8012b12:	0092      	lsls	r2, r2, #2
 8012b14:	f107 010c 	add.w	r1, r7, #12
 8012b18:	300c      	adds	r0, #12
 8012b1a:	f7fe fded 	bl	80116f8 <memcpy>
 8012b1e:	2201      	movs	r2, #1
 8012b20:	4629      	mov	r1, r5
 8012b22:	4620      	mov	r0, r4
 8012b24:	f000 fb20 	bl	8013168 <__lshift>
 8012b28:	9b01      	ldr	r3, [sp, #4]
 8012b2a:	f103 0901 	add.w	r9, r3, #1
 8012b2e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8012b32:	4413      	add	r3, r2
 8012b34:	9305      	str	r3, [sp, #20]
 8012b36:	f00a 0301 	and.w	r3, sl, #1
 8012b3a:	46b8      	mov	r8, r7
 8012b3c:	9304      	str	r3, [sp, #16]
 8012b3e:	4607      	mov	r7, r0
 8012b40:	4631      	mov	r1, r6
 8012b42:	ee18 0a10 	vmov	r0, s16
 8012b46:	f7ff fa77 	bl	8012038 <quorem>
 8012b4a:	4641      	mov	r1, r8
 8012b4c:	9002      	str	r0, [sp, #8]
 8012b4e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8012b52:	ee18 0a10 	vmov	r0, s16
 8012b56:	f000 fb77 	bl	8013248 <__mcmp>
 8012b5a:	463a      	mov	r2, r7
 8012b5c:	9003      	str	r0, [sp, #12]
 8012b5e:	4631      	mov	r1, r6
 8012b60:	4620      	mov	r0, r4
 8012b62:	f000 fb8d 	bl	8013280 <__mdiff>
 8012b66:	68c2      	ldr	r2, [r0, #12]
 8012b68:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8012b6c:	4605      	mov	r5, r0
 8012b6e:	bb02      	cbnz	r2, 8012bb2 <_dtoa_r+0xa62>
 8012b70:	4601      	mov	r1, r0
 8012b72:	ee18 0a10 	vmov	r0, s16
 8012b76:	f000 fb67 	bl	8013248 <__mcmp>
 8012b7a:	4602      	mov	r2, r0
 8012b7c:	4629      	mov	r1, r5
 8012b7e:	4620      	mov	r0, r4
 8012b80:	9207      	str	r2, [sp, #28]
 8012b82:	f000 f91f 	bl	8012dc4 <_Bfree>
 8012b86:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8012b8a:	ea43 0102 	orr.w	r1, r3, r2
 8012b8e:	9b04      	ldr	r3, [sp, #16]
 8012b90:	430b      	orrs	r3, r1
 8012b92:	464d      	mov	r5, r9
 8012b94:	d10f      	bne.n	8012bb6 <_dtoa_r+0xa66>
 8012b96:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8012b9a:	d02a      	beq.n	8012bf2 <_dtoa_r+0xaa2>
 8012b9c:	9b03      	ldr	r3, [sp, #12]
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	dd02      	ble.n	8012ba8 <_dtoa_r+0xa58>
 8012ba2:	9b02      	ldr	r3, [sp, #8]
 8012ba4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8012ba8:	f88b a000 	strb.w	sl, [fp]
 8012bac:	e775      	b.n	8012a9a <_dtoa_r+0x94a>
 8012bae:	4638      	mov	r0, r7
 8012bb0:	e7ba      	b.n	8012b28 <_dtoa_r+0x9d8>
 8012bb2:	2201      	movs	r2, #1
 8012bb4:	e7e2      	b.n	8012b7c <_dtoa_r+0xa2c>
 8012bb6:	9b03      	ldr	r3, [sp, #12]
 8012bb8:	2b00      	cmp	r3, #0
 8012bba:	db04      	blt.n	8012bc6 <_dtoa_r+0xa76>
 8012bbc:	9906      	ldr	r1, [sp, #24]
 8012bbe:	430b      	orrs	r3, r1
 8012bc0:	9904      	ldr	r1, [sp, #16]
 8012bc2:	430b      	orrs	r3, r1
 8012bc4:	d122      	bne.n	8012c0c <_dtoa_r+0xabc>
 8012bc6:	2a00      	cmp	r2, #0
 8012bc8:	ddee      	ble.n	8012ba8 <_dtoa_r+0xa58>
 8012bca:	ee18 1a10 	vmov	r1, s16
 8012bce:	2201      	movs	r2, #1
 8012bd0:	4620      	mov	r0, r4
 8012bd2:	f000 fac9 	bl	8013168 <__lshift>
 8012bd6:	4631      	mov	r1, r6
 8012bd8:	ee08 0a10 	vmov	s16, r0
 8012bdc:	f000 fb34 	bl	8013248 <__mcmp>
 8012be0:	2800      	cmp	r0, #0
 8012be2:	dc03      	bgt.n	8012bec <_dtoa_r+0xa9c>
 8012be4:	d1e0      	bne.n	8012ba8 <_dtoa_r+0xa58>
 8012be6:	f01a 0f01 	tst.w	sl, #1
 8012bea:	d0dd      	beq.n	8012ba8 <_dtoa_r+0xa58>
 8012bec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8012bf0:	d1d7      	bne.n	8012ba2 <_dtoa_r+0xa52>
 8012bf2:	2339      	movs	r3, #57	; 0x39
 8012bf4:	f88b 3000 	strb.w	r3, [fp]
 8012bf8:	462b      	mov	r3, r5
 8012bfa:	461d      	mov	r5, r3
 8012bfc:	3b01      	subs	r3, #1
 8012bfe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012c02:	2a39      	cmp	r2, #57	; 0x39
 8012c04:	d071      	beq.n	8012cea <_dtoa_r+0xb9a>
 8012c06:	3201      	adds	r2, #1
 8012c08:	701a      	strb	r2, [r3, #0]
 8012c0a:	e746      	b.n	8012a9a <_dtoa_r+0x94a>
 8012c0c:	2a00      	cmp	r2, #0
 8012c0e:	dd07      	ble.n	8012c20 <_dtoa_r+0xad0>
 8012c10:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8012c14:	d0ed      	beq.n	8012bf2 <_dtoa_r+0xaa2>
 8012c16:	f10a 0301 	add.w	r3, sl, #1
 8012c1a:	f88b 3000 	strb.w	r3, [fp]
 8012c1e:	e73c      	b.n	8012a9a <_dtoa_r+0x94a>
 8012c20:	9b05      	ldr	r3, [sp, #20]
 8012c22:	f809 ac01 	strb.w	sl, [r9, #-1]
 8012c26:	4599      	cmp	r9, r3
 8012c28:	d047      	beq.n	8012cba <_dtoa_r+0xb6a>
 8012c2a:	ee18 1a10 	vmov	r1, s16
 8012c2e:	2300      	movs	r3, #0
 8012c30:	220a      	movs	r2, #10
 8012c32:	4620      	mov	r0, r4
 8012c34:	f000 f8e8 	bl	8012e08 <__multadd>
 8012c38:	45b8      	cmp	r8, r7
 8012c3a:	ee08 0a10 	vmov	s16, r0
 8012c3e:	f04f 0300 	mov.w	r3, #0
 8012c42:	f04f 020a 	mov.w	r2, #10
 8012c46:	4641      	mov	r1, r8
 8012c48:	4620      	mov	r0, r4
 8012c4a:	d106      	bne.n	8012c5a <_dtoa_r+0xb0a>
 8012c4c:	f000 f8dc 	bl	8012e08 <__multadd>
 8012c50:	4680      	mov	r8, r0
 8012c52:	4607      	mov	r7, r0
 8012c54:	f109 0901 	add.w	r9, r9, #1
 8012c58:	e772      	b.n	8012b40 <_dtoa_r+0x9f0>
 8012c5a:	f000 f8d5 	bl	8012e08 <__multadd>
 8012c5e:	4639      	mov	r1, r7
 8012c60:	4680      	mov	r8, r0
 8012c62:	2300      	movs	r3, #0
 8012c64:	220a      	movs	r2, #10
 8012c66:	4620      	mov	r0, r4
 8012c68:	f000 f8ce 	bl	8012e08 <__multadd>
 8012c6c:	4607      	mov	r7, r0
 8012c6e:	e7f1      	b.n	8012c54 <_dtoa_r+0xb04>
 8012c70:	9b03      	ldr	r3, [sp, #12]
 8012c72:	9302      	str	r3, [sp, #8]
 8012c74:	9d01      	ldr	r5, [sp, #4]
 8012c76:	ee18 0a10 	vmov	r0, s16
 8012c7a:	4631      	mov	r1, r6
 8012c7c:	f7ff f9dc 	bl	8012038 <quorem>
 8012c80:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8012c84:	9b01      	ldr	r3, [sp, #4]
 8012c86:	f805 ab01 	strb.w	sl, [r5], #1
 8012c8a:	1aea      	subs	r2, r5, r3
 8012c8c:	9b02      	ldr	r3, [sp, #8]
 8012c8e:	4293      	cmp	r3, r2
 8012c90:	dd09      	ble.n	8012ca6 <_dtoa_r+0xb56>
 8012c92:	ee18 1a10 	vmov	r1, s16
 8012c96:	2300      	movs	r3, #0
 8012c98:	220a      	movs	r2, #10
 8012c9a:	4620      	mov	r0, r4
 8012c9c:	f000 f8b4 	bl	8012e08 <__multadd>
 8012ca0:	ee08 0a10 	vmov	s16, r0
 8012ca4:	e7e7      	b.n	8012c76 <_dtoa_r+0xb26>
 8012ca6:	9b02      	ldr	r3, [sp, #8]
 8012ca8:	2b00      	cmp	r3, #0
 8012caa:	bfc8      	it	gt
 8012cac:	461d      	movgt	r5, r3
 8012cae:	9b01      	ldr	r3, [sp, #4]
 8012cb0:	bfd8      	it	le
 8012cb2:	2501      	movle	r5, #1
 8012cb4:	441d      	add	r5, r3
 8012cb6:	f04f 0800 	mov.w	r8, #0
 8012cba:	ee18 1a10 	vmov	r1, s16
 8012cbe:	2201      	movs	r2, #1
 8012cc0:	4620      	mov	r0, r4
 8012cc2:	f000 fa51 	bl	8013168 <__lshift>
 8012cc6:	4631      	mov	r1, r6
 8012cc8:	ee08 0a10 	vmov	s16, r0
 8012ccc:	f000 fabc 	bl	8013248 <__mcmp>
 8012cd0:	2800      	cmp	r0, #0
 8012cd2:	dc91      	bgt.n	8012bf8 <_dtoa_r+0xaa8>
 8012cd4:	d102      	bne.n	8012cdc <_dtoa_r+0xb8c>
 8012cd6:	f01a 0f01 	tst.w	sl, #1
 8012cda:	d18d      	bne.n	8012bf8 <_dtoa_r+0xaa8>
 8012cdc:	462b      	mov	r3, r5
 8012cde:	461d      	mov	r5, r3
 8012ce0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012ce4:	2a30      	cmp	r2, #48	; 0x30
 8012ce6:	d0fa      	beq.n	8012cde <_dtoa_r+0xb8e>
 8012ce8:	e6d7      	b.n	8012a9a <_dtoa_r+0x94a>
 8012cea:	9a01      	ldr	r2, [sp, #4]
 8012cec:	429a      	cmp	r2, r3
 8012cee:	d184      	bne.n	8012bfa <_dtoa_r+0xaaa>
 8012cf0:	9b00      	ldr	r3, [sp, #0]
 8012cf2:	3301      	adds	r3, #1
 8012cf4:	9300      	str	r3, [sp, #0]
 8012cf6:	2331      	movs	r3, #49	; 0x31
 8012cf8:	7013      	strb	r3, [r2, #0]
 8012cfa:	e6ce      	b.n	8012a9a <_dtoa_r+0x94a>
 8012cfc:	4b09      	ldr	r3, [pc, #36]	; (8012d24 <_dtoa_r+0xbd4>)
 8012cfe:	f7ff ba95 	b.w	801222c <_dtoa_r+0xdc>
 8012d02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012d04:	2b00      	cmp	r3, #0
 8012d06:	f47f aa6e 	bne.w	80121e6 <_dtoa_r+0x96>
 8012d0a:	4b07      	ldr	r3, [pc, #28]	; (8012d28 <_dtoa_r+0xbd8>)
 8012d0c:	f7ff ba8e 	b.w	801222c <_dtoa_r+0xdc>
 8012d10:	9b02      	ldr	r3, [sp, #8]
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	dcae      	bgt.n	8012c74 <_dtoa_r+0xb24>
 8012d16:	9b06      	ldr	r3, [sp, #24]
 8012d18:	2b02      	cmp	r3, #2
 8012d1a:	f73f aea8 	bgt.w	8012a6e <_dtoa_r+0x91e>
 8012d1e:	e7a9      	b.n	8012c74 <_dtoa_r+0xb24>
 8012d20:	0801ad07 	.word	0x0801ad07
 8012d24:	0801ac64 	.word	0x0801ac64
 8012d28:	0801ac88 	.word	0x0801ac88

08012d2c <_localeconv_r>:
 8012d2c:	4800      	ldr	r0, [pc, #0]	; (8012d30 <_localeconv_r+0x4>)
 8012d2e:	4770      	bx	lr
 8012d30:	20000508 	.word	0x20000508

08012d34 <malloc>:
 8012d34:	4b02      	ldr	r3, [pc, #8]	; (8012d40 <malloc+0xc>)
 8012d36:	4601      	mov	r1, r0
 8012d38:	6818      	ldr	r0, [r3, #0]
 8012d3a:	f000 bc09 	b.w	8013550 <_malloc_r>
 8012d3e:	bf00      	nop
 8012d40:	200003b4 	.word	0x200003b4

08012d44 <_Balloc>:
 8012d44:	b570      	push	{r4, r5, r6, lr}
 8012d46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012d48:	4604      	mov	r4, r0
 8012d4a:	460d      	mov	r5, r1
 8012d4c:	b976      	cbnz	r6, 8012d6c <_Balloc+0x28>
 8012d4e:	2010      	movs	r0, #16
 8012d50:	f7ff fff0 	bl	8012d34 <malloc>
 8012d54:	4602      	mov	r2, r0
 8012d56:	6260      	str	r0, [r4, #36]	; 0x24
 8012d58:	b920      	cbnz	r0, 8012d64 <_Balloc+0x20>
 8012d5a:	4b18      	ldr	r3, [pc, #96]	; (8012dbc <_Balloc+0x78>)
 8012d5c:	4818      	ldr	r0, [pc, #96]	; (8012dc0 <_Balloc+0x7c>)
 8012d5e:	2166      	movs	r1, #102	; 0x66
 8012d60:	f000 fdd6 	bl	8013910 <__assert_func>
 8012d64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012d68:	6006      	str	r6, [r0, #0]
 8012d6a:	60c6      	str	r6, [r0, #12]
 8012d6c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012d6e:	68f3      	ldr	r3, [r6, #12]
 8012d70:	b183      	cbz	r3, 8012d94 <_Balloc+0x50>
 8012d72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012d74:	68db      	ldr	r3, [r3, #12]
 8012d76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012d7a:	b9b8      	cbnz	r0, 8012dac <_Balloc+0x68>
 8012d7c:	2101      	movs	r1, #1
 8012d7e:	fa01 f605 	lsl.w	r6, r1, r5
 8012d82:	1d72      	adds	r2, r6, #5
 8012d84:	0092      	lsls	r2, r2, #2
 8012d86:	4620      	mov	r0, r4
 8012d88:	f000 fb60 	bl	801344c <_calloc_r>
 8012d8c:	b160      	cbz	r0, 8012da8 <_Balloc+0x64>
 8012d8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012d92:	e00e      	b.n	8012db2 <_Balloc+0x6e>
 8012d94:	2221      	movs	r2, #33	; 0x21
 8012d96:	2104      	movs	r1, #4
 8012d98:	4620      	mov	r0, r4
 8012d9a:	f000 fb57 	bl	801344c <_calloc_r>
 8012d9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012da0:	60f0      	str	r0, [r6, #12]
 8012da2:	68db      	ldr	r3, [r3, #12]
 8012da4:	2b00      	cmp	r3, #0
 8012da6:	d1e4      	bne.n	8012d72 <_Balloc+0x2e>
 8012da8:	2000      	movs	r0, #0
 8012daa:	bd70      	pop	{r4, r5, r6, pc}
 8012dac:	6802      	ldr	r2, [r0, #0]
 8012dae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012db2:	2300      	movs	r3, #0
 8012db4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012db8:	e7f7      	b.n	8012daa <_Balloc+0x66>
 8012dba:	bf00      	nop
 8012dbc:	0801ac95 	.word	0x0801ac95
 8012dc0:	0801ad18 	.word	0x0801ad18

08012dc4 <_Bfree>:
 8012dc4:	b570      	push	{r4, r5, r6, lr}
 8012dc6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012dc8:	4605      	mov	r5, r0
 8012dca:	460c      	mov	r4, r1
 8012dcc:	b976      	cbnz	r6, 8012dec <_Bfree+0x28>
 8012dce:	2010      	movs	r0, #16
 8012dd0:	f7ff ffb0 	bl	8012d34 <malloc>
 8012dd4:	4602      	mov	r2, r0
 8012dd6:	6268      	str	r0, [r5, #36]	; 0x24
 8012dd8:	b920      	cbnz	r0, 8012de4 <_Bfree+0x20>
 8012dda:	4b09      	ldr	r3, [pc, #36]	; (8012e00 <_Bfree+0x3c>)
 8012ddc:	4809      	ldr	r0, [pc, #36]	; (8012e04 <_Bfree+0x40>)
 8012dde:	218a      	movs	r1, #138	; 0x8a
 8012de0:	f000 fd96 	bl	8013910 <__assert_func>
 8012de4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012de8:	6006      	str	r6, [r0, #0]
 8012dea:	60c6      	str	r6, [r0, #12]
 8012dec:	b13c      	cbz	r4, 8012dfe <_Bfree+0x3a>
 8012dee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012df0:	6862      	ldr	r2, [r4, #4]
 8012df2:	68db      	ldr	r3, [r3, #12]
 8012df4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012df8:	6021      	str	r1, [r4, #0]
 8012dfa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012dfe:	bd70      	pop	{r4, r5, r6, pc}
 8012e00:	0801ac95 	.word	0x0801ac95
 8012e04:	0801ad18 	.word	0x0801ad18

08012e08 <__multadd>:
 8012e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e0c:	690d      	ldr	r5, [r1, #16]
 8012e0e:	4607      	mov	r7, r0
 8012e10:	460c      	mov	r4, r1
 8012e12:	461e      	mov	r6, r3
 8012e14:	f101 0c14 	add.w	ip, r1, #20
 8012e18:	2000      	movs	r0, #0
 8012e1a:	f8dc 3000 	ldr.w	r3, [ip]
 8012e1e:	b299      	uxth	r1, r3
 8012e20:	fb02 6101 	mla	r1, r2, r1, r6
 8012e24:	0c1e      	lsrs	r6, r3, #16
 8012e26:	0c0b      	lsrs	r3, r1, #16
 8012e28:	fb02 3306 	mla	r3, r2, r6, r3
 8012e2c:	b289      	uxth	r1, r1
 8012e2e:	3001      	adds	r0, #1
 8012e30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012e34:	4285      	cmp	r5, r0
 8012e36:	f84c 1b04 	str.w	r1, [ip], #4
 8012e3a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012e3e:	dcec      	bgt.n	8012e1a <__multadd+0x12>
 8012e40:	b30e      	cbz	r6, 8012e86 <__multadd+0x7e>
 8012e42:	68a3      	ldr	r3, [r4, #8]
 8012e44:	42ab      	cmp	r3, r5
 8012e46:	dc19      	bgt.n	8012e7c <__multadd+0x74>
 8012e48:	6861      	ldr	r1, [r4, #4]
 8012e4a:	4638      	mov	r0, r7
 8012e4c:	3101      	adds	r1, #1
 8012e4e:	f7ff ff79 	bl	8012d44 <_Balloc>
 8012e52:	4680      	mov	r8, r0
 8012e54:	b928      	cbnz	r0, 8012e62 <__multadd+0x5a>
 8012e56:	4602      	mov	r2, r0
 8012e58:	4b0c      	ldr	r3, [pc, #48]	; (8012e8c <__multadd+0x84>)
 8012e5a:	480d      	ldr	r0, [pc, #52]	; (8012e90 <__multadd+0x88>)
 8012e5c:	21b5      	movs	r1, #181	; 0xb5
 8012e5e:	f000 fd57 	bl	8013910 <__assert_func>
 8012e62:	6922      	ldr	r2, [r4, #16]
 8012e64:	3202      	adds	r2, #2
 8012e66:	f104 010c 	add.w	r1, r4, #12
 8012e6a:	0092      	lsls	r2, r2, #2
 8012e6c:	300c      	adds	r0, #12
 8012e6e:	f7fe fc43 	bl	80116f8 <memcpy>
 8012e72:	4621      	mov	r1, r4
 8012e74:	4638      	mov	r0, r7
 8012e76:	f7ff ffa5 	bl	8012dc4 <_Bfree>
 8012e7a:	4644      	mov	r4, r8
 8012e7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012e80:	3501      	adds	r5, #1
 8012e82:	615e      	str	r6, [r3, #20]
 8012e84:	6125      	str	r5, [r4, #16]
 8012e86:	4620      	mov	r0, r4
 8012e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e8c:	0801ad07 	.word	0x0801ad07
 8012e90:	0801ad18 	.word	0x0801ad18

08012e94 <__hi0bits>:
 8012e94:	0c03      	lsrs	r3, r0, #16
 8012e96:	041b      	lsls	r3, r3, #16
 8012e98:	b9d3      	cbnz	r3, 8012ed0 <__hi0bits+0x3c>
 8012e9a:	0400      	lsls	r0, r0, #16
 8012e9c:	2310      	movs	r3, #16
 8012e9e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8012ea2:	bf04      	itt	eq
 8012ea4:	0200      	lsleq	r0, r0, #8
 8012ea6:	3308      	addeq	r3, #8
 8012ea8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012eac:	bf04      	itt	eq
 8012eae:	0100      	lsleq	r0, r0, #4
 8012eb0:	3304      	addeq	r3, #4
 8012eb2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012eb6:	bf04      	itt	eq
 8012eb8:	0080      	lsleq	r0, r0, #2
 8012eba:	3302      	addeq	r3, #2
 8012ebc:	2800      	cmp	r0, #0
 8012ebe:	db05      	blt.n	8012ecc <__hi0bits+0x38>
 8012ec0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012ec4:	f103 0301 	add.w	r3, r3, #1
 8012ec8:	bf08      	it	eq
 8012eca:	2320      	moveq	r3, #32
 8012ecc:	4618      	mov	r0, r3
 8012ece:	4770      	bx	lr
 8012ed0:	2300      	movs	r3, #0
 8012ed2:	e7e4      	b.n	8012e9e <__hi0bits+0xa>

08012ed4 <__lo0bits>:
 8012ed4:	6803      	ldr	r3, [r0, #0]
 8012ed6:	f013 0207 	ands.w	r2, r3, #7
 8012eda:	4601      	mov	r1, r0
 8012edc:	d00b      	beq.n	8012ef6 <__lo0bits+0x22>
 8012ede:	07da      	lsls	r2, r3, #31
 8012ee0:	d423      	bmi.n	8012f2a <__lo0bits+0x56>
 8012ee2:	0798      	lsls	r0, r3, #30
 8012ee4:	bf49      	itett	mi
 8012ee6:	085b      	lsrmi	r3, r3, #1
 8012ee8:	089b      	lsrpl	r3, r3, #2
 8012eea:	2001      	movmi	r0, #1
 8012eec:	600b      	strmi	r3, [r1, #0]
 8012eee:	bf5c      	itt	pl
 8012ef0:	600b      	strpl	r3, [r1, #0]
 8012ef2:	2002      	movpl	r0, #2
 8012ef4:	4770      	bx	lr
 8012ef6:	b298      	uxth	r0, r3
 8012ef8:	b9a8      	cbnz	r0, 8012f26 <__lo0bits+0x52>
 8012efa:	0c1b      	lsrs	r3, r3, #16
 8012efc:	2010      	movs	r0, #16
 8012efe:	b2da      	uxtb	r2, r3
 8012f00:	b90a      	cbnz	r2, 8012f06 <__lo0bits+0x32>
 8012f02:	3008      	adds	r0, #8
 8012f04:	0a1b      	lsrs	r3, r3, #8
 8012f06:	071a      	lsls	r2, r3, #28
 8012f08:	bf04      	itt	eq
 8012f0a:	091b      	lsreq	r3, r3, #4
 8012f0c:	3004      	addeq	r0, #4
 8012f0e:	079a      	lsls	r2, r3, #30
 8012f10:	bf04      	itt	eq
 8012f12:	089b      	lsreq	r3, r3, #2
 8012f14:	3002      	addeq	r0, #2
 8012f16:	07da      	lsls	r2, r3, #31
 8012f18:	d403      	bmi.n	8012f22 <__lo0bits+0x4e>
 8012f1a:	085b      	lsrs	r3, r3, #1
 8012f1c:	f100 0001 	add.w	r0, r0, #1
 8012f20:	d005      	beq.n	8012f2e <__lo0bits+0x5a>
 8012f22:	600b      	str	r3, [r1, #0]
 8012f24:	4770      	bx	lr
 8012f26:	4610      	mov	r0, r2
 8012f28:	e7e9      	b.n	8012efe <__lo0bits+0x2a>
 8012f2a:	2000      	movs	r0, #0
 8012f2c:	4770      	bx	lr
 8012f2e:	2020      	movs	r0, #32
 8012f30:	4770      	bx	lr
	...

08012f34 <__i2b>:
 8012f34:	b510      	push	{r4, lr}
 8012f36:	460c      	mov	r4, r1
 8012f38:	2101      	movs	r1, #1
 8012f3a:	f7ff ff03 	bl	8012d44 <_Balloc>
 8012f3e:	4602      	mov	r2, r0
 8012f40:	b928      	cbnz	r0, 8012f4e <__i2b+0x1a>
 8012f42:	4b05      	ldr	r3, [pc, #20]	; (8012f58 <__i2b+0x24>)
 8012f44:	4805      	ldr	r0, [pc, #20]	; (8012f5c <__i2b+0x28>)
 8012f46:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8012f4a:	f000 fce1 	bl	8013910 <__assert_func>
 8012f4e:	2301      	movs	r3, #1
 8012f50:	6144      	str	r4, [r0, #20]
 8012f52:	6103      	str	r3, [r0, #16]
 8012f54:	bd10      	pop	{r4, pc}
 8012f56:	bf00      	nop
 8012f58:	0801ad07 	.word	0x0801ad07
 8012f5c:	0801ad18 	.word	0x0801ad18

08012f60 <__multiply>:
 8012f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f64:	4691      	mov	r9, r2
 8012f66:	690a      	ldr	r2, [r1, #16]
 8012f68:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012f6c:	429a      	cmp	r2, r3
 8012f6e:	bfb8      	it	lt
 8012f70:	460b      	movlt	r3, r1
 8012f72:	460c      	mov	r4, r1
 8012f74:	bfbc      	itt	lt
 8012f76:	464c      	movlt	r4, r9
 8012f78:	4699      	movlt	r9, r3
 8012f7a:	6927      	ldr	r7, [r4, #16]
 8012f7c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012f80:	68a3      	ldr	r3, [r4, #8]
 8012f82:	6861      	ldr	r1, [r4, #4]
 8012f84:	eb07 060a 	add.w	r6, r7, sl
 8012f88:	42b3      	cmp	r3, r6
 8012f8a:	b085      	sub	sp, #20
 8012f8c:	bfb8      	it	lt
 8012f8e:	3101      	addlt	r1, #1
 8012f90:	f7ff fed8 	bl	8012d44 <_Balloc>
 8012f94:	b930      	cbnz	r0, 8012fa4 <__multiply+0x44>
 8012f96:	4602      	mov	r2, r0
 8012f98:	4b44      	ldr	r3, [pc, #272]	; (80130ac <__multiply+0x14c>)
 8012f9a:	4845      	ldr	r0, [pc, #276]	; (80130b0 <__multiply+0x150>)
 8012f9c:	f240 115d 	movw	r1, #349	; 0x15d
 8012fa0:	f000 fcb6 	bl	8013910 <__assert_func>
 8012fa4:	f100 0514 	add.w	r5, r0, #20
 8012fa8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012fac:	462b      	mov	r3, r5
 8012fae:	2200      	movs	r2, #0
 8012fb0:	4543      	cmp	r3, r8
 8012fb2:	d321      	bcc.n	8012ff8 <__multiply+0x98>
 8012fb4:	f104 0314 	add.w	r3, r4, #20
 8012fb8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8012fbc:	f109 0314 	add.w	r3, r9, #20
 8012fc0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8012fc4:	9202      	str	r2, [sp, #8]
 8012fc6:	1b3a      	subs	r2, r7, r4
 8012fc8:	3a15      	subs	r2, #21
 8012fca:	f022 0203 	bic.w	r2, r2, #3
 8012fce:	3204      	adds	r2, #4
 8012fd0:	f104 0115 	add.w	r1, r4, #21
 8012fd4:	428f      	cmp	r7, r1
 8012fd6:	bf38      	it	cc
 8012fd8:	2204      	movcc	r2, #4
 8012fda:	9201      	str	r2, [sp, #4]
 8012fdc:	9a02      	ldr	r2, [sp, #8]
 8012fde:	9303      	str	r3, [sp, #12]
 8012fe0:	429a      	cmp	r2, r3
 8012fe2:	d80c      	bhi.n	8012ffe <__multiply+0x9e>
 8012fe4:	2e00      	cmp	r6, #0
 8012fe6:	dd03      	ble.n	8012ff0 <__multiply+0x90>
 8012fe8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d05a      	beq.n	80130a6 <__multiply+0x146>
 8012ff0:	6106      	str	r6, [r0, #16]
 8012ff2:	b005      	add	sp, #20
 8012ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ff8:	f843 2b04 	str.w	r2, [r3], #4
 8012ffc:	e7d8      	b.n	8012fb0 <__multiply+0x50>
 8012ffe:	f8b3 a000 	ldrh.w	sl, [r3]
 8013002:	f1ba 0f00 	cmp.w	sl, #0
 8013006:	d024      	beq.n	8013052 <__multiply+0xf2>
 8013008:	f104 0e14 	add.w	lr, r4, #20
 801300c:	46a9      	mov	r9, r5
 801300e:	f04f 0c00 	mov.w	ip, #0
 8013012:	f85e 2b04 	ldr.w	r2, [lr], #4
 8013016:	f8d9 1000 	ldr.w	r1, [r9]
 801301a:	fa1f fb82 	uxth.w	fp, r2
 801301e:	b289      	uxth	r1, r1
 8013020:	fb0a 110b 	mla	r1, sl, fp, r1
 8013024:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8013028:	f8d9 2000 	ldr.w	r2, [r9]
 801302c:	4461      	add	r1, ip
 801302e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013032:	fb0a c20b 	mla	r2, sl, fp, ip
 8013036:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801303a:	b289      	uxth	r1, r1
 801303c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013040:	4577      	cmp	r7, lr
 8013042:	f849 1b04 	str.w	r1, [r9], #4
 8013046:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801304a:	d8e2      	bhi.n	8013012 <__multiply+0xb2>
 801304c:	9a01      	ldr	r2, [sp, #4]
 801304e:	f845 c002 	str.w	ip, [r5, r2]
 8013052:	9a03      	ldr	r2, [sp, #12]
 8013054:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013058:	3304      	adds	r3, #4
 801305a:	f1b9 0f00 	cmp.w	r9, #0
 801305e:	d020      	beq.n	80130a2 <__multiply+0x142>
 8013060:	6829      	ldr	r1, [r5, #0]
 8013062:	f104 0c14 	add.w	ip, r4, #20
 8013066:	46ae      	mov	lr, r5
 8013068:	f04f 0a00 	mov.w	sl, #0
 801306c:	f8bc b000 	ldrh.w	fp, [ip]
 8013070:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8013074:	fb09 220b 	mla	r2, r9, fp, r2
 8013078:	4492      	add	sl, r2
 801307a:	b289      	uxth	r1, r1
 801307c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8013080:	f84e 1b04 	str.w	r1, [lr], #4
 8013084:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013088:	f8be 1000 	ldrh.w	r1, [lr]
 801308c:	0c12      	lsrs	r2, r2, #16
 801308e:	fb09 1102 	mla	r1, r9, r2, r1
 8013092:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8013096:	4567      	cmp	r7, ip
 8013098:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801309c:	d8e6      	bhi.n	801306c <__multiply+0x10c>
 801309e:	9a01      	ldr	r2, [sp, #4]
 80130a0:	50a9      	str	r1, [r5, r2]
 80130a2:	3504      	adds	r5, #4
 80130a4:	e79a      	b.n	8012fdc <__multiply+0x7c>
 80130a6:	3e01      	subs	r6, #1
 80130a8:	e79c      	b.n	8012fe4 <__multiply+0x84>
 80130aa:	bf00      	nop
 80130ac:	0801ad07 	.word	0x0801ad07
 80130b0:	0801ad18 	.word	0x0801ad18

080130b4 <__pow5mult>:
 80130b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80130b8:	4615      	mov	r5, r2
 80130ba:	f012 0203 	ands.w	r2, r2, #3
 80130be:	4606      	mov	r6, r0
 80130c0:	460f      	mov	r7, r1
 80130c2:	d007      	beq.n	80130d4 <__pow5mult+0x20>
 80130c4:	4c25      	ldr	r4, [pc, #148]	; (801315c <__pow5mult+0xa8>)
 80130c6:	3a01      	subs	r2, #1
 80130c8:	2300      	movs	r3, #0
 80130ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80130ce:	f7ff fe9b 	bl	8012e08 <__multadd>
 80130d2:	4607      	mov	r7, r0
 80130d4:	10ad      	asrs	r5, r5, #2
 80130d6:	d03d      	beq.n	8013154 <__pow5mult+0xa0>
 80130d8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80130da:	b97c      	cbnz	r4, 80130fc <__pow5mult+0x48>
 80130dc:	2010      	movs	r0, #16
 80130de:	f7ff fe29 	bl	8012d34 <malloc>
 80130e2:	4602      	mov	r2, r0
 80130e4:	6270      	str	r0, [r6, #36]	; 0x24
 80130e6:	b928      	cbnz	r0, 80130f4 <__pow5mult+0x40>
 80130e8:	4b1d      	ldr	r3, [pc, #116]	; (8013160 <__pow5mult+0xac>)
 80130ea:	481e      	ldr	r0, [pc, #120]	; (8013164 <__pow5mult+0xb0>)
 80130ec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80130f0:	f000 fc0e 	bl	8013910 <__assert_func>
 80130f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80130f8:	6004      	str	r4, [r0, #0]
 80130fa:	60c4      	str	r4, [r0, #12]
 80130fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8013100:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013104:	b94c      	cbnz	r4, 801311a <__pow5mult+0x66>
 8013106:	f240 2171 	movw	r1, #625	; 0x271
 801310a:	4630      	mov	r0, r6
 801310c:	f7ff ff12 	bl	8012f34 <__i2b>
 8013110:	2300      	movs	r3, #0
 8013112:	f8c8 0008 	str.w	r0, [r8, #8]
 8013116:	4604      	mov	r4, r0
 8013118:	6003      	str	r3, [r0, #0]
 801311a:	f04f 0900 	mov.w	r9, #0
 801311e:	07eb      	lsls	r3, r5, #31
 8013120:	d50a      	bpl.n	8013138 <__pow5mult+0x84>
 8013122:	4639      	mov	r1, r7
 8013124:	4622      	mov	r2, r4
 8013126:	4630      	mov	r0, r6
 8013128:	f7ff ff1a 	bl	8012f60 <__multiply>
 801312c:	4639      	mov	r1, r7
 801312e:	4680      	mov	r8, r0
 8013130:	4630      	mov	r0, r6
 8013132:	f7ff fe47 	bl	8012dc4 <_Bfree>
 8013136:	4647      	mov	r7, r8
 8013138:	106d      	asrs	r5, r5, #1
 801313a:	d00b      	beq.n	8013154 <__pow5mult+0xa0>
 801313c:	6820      	ldr	r0, [r4, #0]
 801313e:	b938      	cbnz	r0, 8013150 <__pow5mult+0x9c>
 8013140:	4622      	mov	r2, r4
 8013142:	4621      	mov	r1, r4
 8013144:	4630      	mov	r0, r6
 8013146:	f7ff ff0b 	bl	8012f60 <__multiply>
 801314a:	6020      	str	r0, [r4, #0]
 801314c:	f8c0 9000 	str.w	r9, [r0]
 8013150:	4604      	mov	r4, r0
 8013152:	e7e4      	b.n	801311e <__pow5mult+0x6a>
 8013154:	4638      	mov	r0, r7
 8013156:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801315a:	bf00      	nop
 801315c:	0801ae68 	.word	0x0801ae68
 8013160:	0801ac95 	.word	0x0801ac95
 8013164:	0801ad18 	.word	0x0801ad18

08013168 <__lshift>:
 8013168:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801316c:	460c      	mov	r4, r1
 801316e:	6849      	ldr	r1, [r1, #4]
 8013170:	6923      	ldr	r3, [r4, #16]
 8013172:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013176:	68a3      	ldr	r3, [r4, #8]
 8013178:	4607      	mov	r7, r0
 801317a:	4691      	mov	r9, r2
 801317c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013180:	f108 0601 	add.w	r6, r8, #1
 8013184:	42b3      	cmp	r3, r6
 8013186:	db0b      	blt.n	80131a0 <__lshift+0x38>
 8013188:	4638      	mov	r0, r7
 801318a:	f7ff fddb 	bl	8012d44 <_Balloc>
 801318e:	4605      	mov	r5, r0
 8013190:	b948      	cbnz	r0, 80131a6 <__lshift+0x3e>
 8013192:	4602      	mov	r2, r0
 8013194:	4b2a      	ldr	r3, [pc, #168]	; (8013240 <__lshift+0xd8>)
 8013196:	482b      	ldr	r0, [pc, #172]	; (8013244 <__lshift+0xdc>)
 8013198:	f240 11d9 	movw	r1, #473	; 0x1d9
 801319c:	f000 fbb8 	bl	8013910 <__assert_func>
 80131a0:	3101      	adds	r1, #1
 80131a2:	005b      	lsls	r3, r3, #1
 80131a4:	e7ee      	b.n	8013184 <__lshift+0x1c>
 80131a6:	2300      	movs	r3, #0
 80131a8:	f100 0114 	add.w	r1, r0, #20
 80131ac:	f100 0210 	add.w	r2, r0, #16
 80131b0:	4618      	mov	r0, r3
 80131b2:	4553      	cmp	r3, sl
 80131b4:	db37      	blt.n	8013226 <__lshift+0xbe>
 80131b6:	6920      	ldr	r0, [r4, #16]
 80131b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80131bc:	f104 0314 	add.w	r3, r4, #20
 80131c0:	f019 091f 	ands.w	r9, r9, #31
 80131c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80131c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80131cc:	d02f      	beq.n	801322e <__lshift+0xc6>
 80131ce:	f1c9 0e20 	rsb	lr, r9, #32
 80131d2:	468a      	mov	sl, r1
 80131d4:	f04f 0c00 	mov.w	ip, #0
 80131d8:	681a      	ldr	r2, [r3, #0]
 80131da:	fa02 f209 	lsl.w	r2, r2, r9
 80131de:	ea42 020c 	orr.w	r2, r2, ip
 80131e2:	f84a 2b04 	str.w	r2, [sl], #4
 80131e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80131ea:	4298      	cmp	r0, r3
 80131ec:	fa22 fc0e 	lsr.w	ip, r2, lr
 80131f0:	d8f2      	bhi.n	80131d8 <__lshift+0x70>
 80131f2:	1b03      	subs	r3, r0, r4
 80131f4:	3b15      	subs	r3, #21
 80131f6:	f023 0303 	bic.w	r3, r3, #3
 80131fa:	3304      	adds	r3, #4
 80131fc:	f104 0215 	add.w	r2, r4, #21
 8013200:	4290      	cmp	r0, r2
 8013202:	bf38      	it	cc
 8013204:	2304      	movcc	r3, #4
 8013206:	f841 c003 	str.w	ip, [r1, r3]
 801320a:	f1bc 0f00 	cmp.w	ip, #0
 801320e:	d001      	beq.n	8013214 <__lshift+0xac>
 8013210:	f108 0602 	add.w	r6, r8, #2
 8013214:	3e01      	subs	r6, #1
 8013216:	4638      	mov	r0, r7
 8013218:	612e      	str	r6, [r5, #16]
 801321a:	4621      	mov	r1, r4
 801321c:	f7ff fdd2 	bl	8012dc4 <_Bfree>
 8013220:	4628      	mov	r0, r5
 8013222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013226:	f842 0f04 	str.w	r0, [r2, #4]!
 801322a:	3301      	adds	r3, #1
 801322c:	e7c1      	b.n	80131b2 <__lshift+0x4a>
 801322e:	3904      	subs	r1, #4
 8013230:	f853 2b04 	ldr.w	r2, [r3], #4
 8013234:	f841 2f04 	str.w	r2, [r1, #4]!
 8013238:	4298      	cmp	r0, r3
 801323a:	d8f9      	bhi.n	8013230 <__lshift+0xc8>
 801323c:	e7ea      	b.n	8013214 <__lshift+0xac>
 801323e:	bf00      	nop
 8013240:	0801ad07 	.word	0x0801ad07
 8013244:	0801ad18 	.word	0x0801ad18

08013248 <__mcmp>:
 8013248:	b530      	push	{r4, r5, lr}
 801324a:	6902      	ldr	r2, [r0, #16]
 801324c:	690c      	ldr	r4, [r1, #16]
 801324e:	1b12      	subs	r2, r2, r4
 8013250:	d10e      	bne.n	8013270 <__mcmp+0x28>
 8013252:	f100 0314 	add.w	r3, r0, #20
 8013256:	3114      	adds	r1, #20
 8013258:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801325c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8013260:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013264:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8013268:	42a5      	cmp	r5, r4
 801326a:	d003      	beq.n	8013274 <__mcmp+0x2c>
 801326c:	d305      	bcc.n	801327a <__mcmp+0x32>
 801326e:	2201      	movs	r2, #1
 8013270:	4610      	mov	r0, r2
 8013272:	bd30      	pop	{r4, r5, pc}
 8013274:	4283      	cmp	r3, r0
 8013276:	d3f3      	bcc.n	8013260 <__mcmp+0x18>
 8013278:	e7fa      	b.n	8013270 <__mcmp+0x28>
 801327a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801327e:	e7f7      	b.n	8013270 <__mcmp+0x28>

08013280 <__mdiff>:
 8013280:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013284:	460c      	mov	r4, r1
 8013286:	4606      	mov	r6, r0
 8013288:	4611      	mov	r1, r2
 801328a:	4620      	mov	r0, r4
 801328c:	4690      	mov	r8, r2
 801328e:	f7ff ffdb 	bl	8013248 <__mcmp>
 8013292:	1e05      	subs	r5, r0, #0
 8013294:	d110      	bne.n	80132b8 <__mdiff+0x38>
 8013296:	4629      	mov	r1, r5
 8013298:	4630      	mov	r0, r6
 801329a:	f7ff fd53 	bl	8012d44 <_Balloc>
 801329e:	b930      	cbnz	r0, 80132ae <__mdiff+0x2e>
 80132a0:	4b3a      	ldr	r3, [pc, #232]	; (801338c <__mdiff+0x10c>)
 80132a2:	4602      	mov	r2, r0
 80132a4:	f240 2132 	movw	r1, #562	; 0x232
 80132a8:	4839      	ldr	r0, [pc, #228]	; (8013390 <__mdiff+0x110>)
 80132aa:	f000 fb31 	bl	8013910 <__assert_func>
 80132ae:	2301      	movs	r3, #1
 80132b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80132b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132b8:	bfa4      	itt	ge
 80132ba:	4643      	movge	r3, r8
 80132bc:	46a0      	movge	r8, r4
 80132be:	4630      	mov	r0, r6
 80132c0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80132c4:	bfa6      	itte	ge
 80132c6:	461c      	movge	r4, r3
 80132c8:	2500      	movge	r5, #0
 80132ca:	2501      	movlt	r5, #1
 80132cc:	f7ff fd3a 	bl	8012d44 <_Balloc>
 80132d0:	b920      	cbnz	r0, 80132dc <__mdiff+0x5c>
 80132d2:	4b2e      	ldr	r3, [pc, #184]	; (801338c <__mdiff+0x10c>)
 80132d4:	4602      	mov	r2, r0
 80132d6:	f44f 7110 	mov.w	r1, #576	; 0x240
 80132da:	e7e5      	b.n	80132a8 <__mdiff+0x28>
 80132dc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80132e0:	6926      	ldr	r6, [r4, #16]
 80132e2:	60c5      	str	r5, [r0, #12]
 80132e4:	f104 0914 	add.w	r9, r4, #20
 80132e8:	f108 0514 	add.w	r5, r8, #20
 80132ec:	f100 0e14 	add.w	lr, r0, #20
 80132f0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80132f4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80132f8:	f108 0210 	add.w	r2, r8, #16
 80132fc:	46f2      	mov	sl, lr
 80132fe:	2100      	movs	r1, #0
 8013300:	f859 3b04 	ldr.w	r3, [r9], #4
 8013304:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8013308:	fa1f f883 	uxth.w	r8, r3
 801330c:	fa11 f18b 	uxtah	r1, r1, fp
 8013310:	0c1b      	lsrs	r3, r3, #16
 8013312:	eba1 0808 	sub.w	r8, r1, r8
 8013316:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801331a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801331e:	fa1f f888 	uxth.w	r8, r8
 8013322:	1419      	asrs	r1, r3, #16
 8013324:	454e      	cmp	r6, r9
 8013326:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801332a:	f84a 3b04 	str.w	r3, [sl], #4
 801332e:	d8e7      	bhi.n	8013300 <__mdiff+0x80>
 8013330:	1b33      	subs	r3, r6, r4
 8013332:	3b15      	subs	r3, #21
 8013334:	f023 0303 	bic.w	r3, r3, #3
 8013338:	3304      	adds	r3, #4
 801333a:	3415      	adds	r4, #21
 801333c:	42a6      	cmp	r6, r4
 801333e:	bf38      	it	cc
 8013340:	2304      	movcc	r3, #4
 8013342:	441d      	add	r5, r3
 8013344:	4473      	add	r3, lr
 8013346:	469e      	mov	lr, r3
 8013348:	462e      	mov	r6, r5
 801334a:	4566      	cmp	r6, ip
 801334c:	d30e      	bcc.n	801336c <__mdiff+0xec>
 801334e:	f10c 0203 	add.w	r2, ip, #3
 8013352:	1b52      	subs	r2, r2, r5
 8013354:	f022 0203 	bic.w	r2, r2, #3
 8013358:	3d03      	subs	r5, #3
 801335a:	45ac      	cmp	ip, r5
 801335c:	bf38      	it	cc
 801335e:	2200      	movcc	r2, #0
 8013360:	441a      	add	r2, r3
 8013362:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8013366:	b17b      	cbz	r3, 8013388 <__mdiff+0x108>
 8013368:	6107      	str	r7, [r0, #16]
 801336a:	e7a3      	b.n	80132b4 <__mdiff+0x34>
 801336c:	f856 8b04 	ldr.w	r8, [r6], #4
 8013370:	fa11 f288 	uxtah	r2, r1, r8
 8013374:	1414      	asrs	r4, r2, #16
 8013376:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801337a:	b292      	uxth	r2, r2
 801337c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8013380:	f84e 2b04 	str.w	r2, [lr], #4
 8013384:	1421      	asrs	r1, r4, #16
 8013386:	e7e0      	b.n	801334a <__mdiff+0xca>
 8013388:	3f01      	subs	r7, #1
 801338a:	e7ea      	b.n	8013362 <__mdiff+0xe2>
 801338c:	0801ad07 	.word	0x0801ad07
 8013390:	0801ad18 	.word	0x0801ad18

08013394 <__d2b>:
 8013394:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013398:	4689      	mov	r9, r1
 801339a:	2101      	movs	r1, #1
 801339c:	ec57 6b10 	vmov	r6, r7, d0
 80133a0:	4690      	mov	r8, r2
 80133a2:	f7ff fccf 	bl	8012d44 <_Balloc>
 80133a6:	4604      	mov	r4, r0
 80133a8:	b930      	cbnz	r0, 80133b8 <__d2b+0x24>
 80133aa:	4602      	mov	r2, r0
 80133ac:	4b25      	ldr	r3, [pc, #148]	; (8013444 <__d2b+0xb0>)
 80133ae:	4826      	ldr	r0, [pc, #152]	; (8013448 <__d2b+0xb4>)
 80133b0:	f240 310a 	movw	r1, #778	; 0x30a
 80133b4:	f000 faac 	bl	8013910 <__assert_func>
 80133b8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80133bc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80133c0:	bb35      	cbnz	r5, 8013410 <__d2b+0x7c>
 80133c2:	2e00      	cmp	r6, #0
 80133c4:	9301      	str	r3, [sp, #4]
 80133c6:	d028      	beq.n	801341a <__d2b+0x86>
 80133c8:	4668      	mov	r0, sp
 80133ca:	9600      	str	r6, [sp, #0]
 80133cc:	f7ff fd82 	bl	8012ed4 <__lo0bits>
 80133d0:	9900      	ldr	r1, [sp, #0]
 80133d2:	b300      	cbz	r0, 8013416 <__d2b+0x82>
 80133d4:	9a01      	ldr	r2, [sp, #4]
 80133d6:	f1c0 0320 	rsb	r3, r0, #32
 80133da:	fa02 f303 	lsl.w	r3, r2, r3
 80133de:	430b      	orrs	r3, r1
 80133e0:	40c2      	lsrs	r2, r0
 80133e2:	6163      	str	r3, [r4, #20]
 80133e4:	9201      	str	r2, [sp, #4]
 80133e6:	9b01      	ldr	r3, [sp, #4]
 80133e8:	61a3      	str	r3, [r4, #24]
 80133ea:	2b00      	cmp	r3, #0
 80133ec:	bf14      	ite	ne
 80133ee:	2202      	movne	r2, #2
 80133f0:	2201      	moveq	r2, #1
 80133f2:	6122      	str	r2, [r4, #16]
 80133f4:	b1d5      	cbz	r5, 801342c <__d2b+0x98>
 80133f6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80133fa:	4405      	add	r5, r0
 80133fc:	f8c9 5000 	str.w	r5, [r9]
 8013400:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013404:	f8c8 0000 	str.w	r0, [r8]
 8013408:	4620      	mov	r0, r4
 801340a:	b003      	add	sp, #12
 801340c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013410:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013414:	e7d5      	b.n	80133c2 <__d2b+0x2e>
 8013416:	6161      	str	r1, [r4, #20]
 8013418:	e7e5      	b.n	80133e6 <__d2b+0x52>
 801341a:	a801      	add	r0, sp, #4
 801341c:	f7ff fd5a 	bl	8012ed4 <__lo0bits>
 8013420:	9b01      	ldr	r3, [sp, #4]
 8013422:	6163      	str	r3, [r4, #20]
 8013424:	2201      	movs	r2, #1
 8013426:	6122      	str	r2, [r4, #16]
 8013428:	3020      	adds	r0, #32
 801342a:	e7e3      	b.n	80133f4 <__d2b+0x60>
 801342c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013430:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013434:	f8c9 0000 	str.w	r0, [r9]
 8013438:	6918      	ldr	r0, [r3, #16]
 801343a:	f7ff fd2b 	bl	8012e94 <__hi0bits>
 801343e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013442:	e7df      	b.n	8013404 <__d2b+0x70>
 8013444:	0801ad07 	.word	0x0801ad07
 8013448:	0801ad18 	.word	0x0801ad18

0801344c <_calloc_r>:
 801344c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801344e:	fba1 2402 	umull	r2, r4, r1, r2
 8013452:	b94c      	cbnz	r4, 8013468 <_calloc_r+0x1c>
 8013454:	4611      	mov	r1, r2
 8013456:	9201      	str	r2, [sp, #4]
 8013458:	f000 f87a 	bl	8013550 <_malloc_r>
 801345c:	9a01      	ldr	r2, [sp, #4]
 801345e:	4605      	mov	r5, r0
 8013460:	b930      	cbnz	r0, 8013470 <_calloc_r+0x24>
 8013462:	4628      	mov	r0, r5
 8013464:	b003      	add	sp, #12
 8013466:	bd30      	pop	{r4, r5, pc}
 8013468:	220c      	movs	r2, #12
 801346a:	6002      	str	r2, [r0, #0]
 801346c:	2500      	movs	r5, #0
 801346e:	e7f8      	b.n	8013462 <_calloc_r+0x16>
 8013470:	4621      	mov	r1, r4
 8013472:	f7fe f94f 	bl	8011714 <memset>
 8013476:	e7f4      	b.n	8013462 <_calloc_r+0x16>

08013478 <_free_r>:
 8013478:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801347a:	2900      	cmp	r1, #0
 801347c:	d044      	beq.n	8013508 <_free_r+0x90>
 801347e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013482:	9001      	str	r0, [sp, #4]
 8013484:	2b00      	cmp	r3, #0
 8013486:	f1a1 0404 	sub.w	r4, r1, #4
 801348a:	bfb8      	it	lt
 801348c:	18e4      	addlt	r4, r4, r3
 801348e:	f000 fa9b 	bl	80139c8 <__malloc_lock>
 8013492:	4a1e      	ldr	r2, [pc, #120]	; (801350c <_free_r+0x94>)
 8013494:	9801      	ldr	r0, [sp, #4]
 8013496:	6813      	ldr	r3, [r2, #0]
 8013498:	b933      	cbnz	r3, 80134a8 <_free_r+0x30>
 801349a:	6063      	str	r3, [r4, #4]
 801349c:	6014      	str	r4, [r2, #0]
 801349e:	b003      	add	sp, #12
 80134a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80134a4:	f000 ba96 	b.w	80139d4 <__malloc_unlock>
 80134a8:	42a3      	cmp	r3, r4
 80134aa:	d908      	bls.n	80134be <_free_r+0x46>
 80134ac:	6825      	ldr	r5, [r4, #0]
 80134ae:	1961      	adds	r1, r4, r5
 80134b0:	428b      	cmp	r3, r1
 80134b2:	bf01      	itttt	eq
 80134b4:	6819      	ldreq	r1, [r3, #0]
 80134b6:	685b      	ldreq	r3, [r3, #4]
 80134b8:	1949      	addeq	r1, r1, r5
 80134ba:	6021      	streq	r1, [r4, #0]
 80134bc:	e7ed      	b.n	801349a <_free_r+0x22>
 80134be:	461a      	mov	r2, r3
 80134c0:	685b      	ldr	r3, [r3, #4]
 80134c2:	b10b      	cbz	r3, 80134c8 <_free_r+0x50>
 80134c4:	42a3      	cmp	r3, r4
 80134c6:	d9fa      	bls.n	80134be <_free_r+0x46>
 80134c8:	6811      	ldr	r1, [r2, #0]
 80134ca:	1855      	adds	r5, r2, r1
 80134cc:	42a5      	cmp	r5, r4
 80134ce:	d10b      	bne.n	80134e8 <_free_r+0x70>
 80134d0:	6824      	ldr	r4, [r4, #0]
 80134d2:	4421      	add	r1, r4
 80134d4:	1854      	adds	r4, r2, r1
 80134d6:	42a3      	cmp	r3, r4
 80134d8:	6011      	str	r1, [r2, #0]
 80134da:	d1e0      	bne.n	801349e <_free_r+0x26>
 80134dc:	681c      	ldr	r4, [r3, #0]
 80134de:	685b      	ldr	r3, [r3, #4]
 80134e0:	6053      	str	r3, [r2, #4]
 80134e2:	4421      	add	r1, r4
 80134e4:	6011      	str	r1, [r2, #0]
 80134e6:	e7da      	b.n	801349e <_free_r+0x26>
 80134e8:	d902      	bls.n	80134f0 <_free_r+0x78>
 80134ea:	230c      	movs	r3, #12
 80134ec:	6003      	str	r3, [r0, #0]
 80134ee:	e7d6      	b.n	801349e <_free_r+0x26>
 80134f0:	6825      	ldr	r5, [r4, #0]
 80134f2:	1961      	adds	r1, r4, r5
 80134f4:	428b      	cmp	r3, r1
 80134f6:	bf04      	itt	eq
 80134f8:	6819      	ldreq	r1, [r3, #0]
 80134fa:	685b      	ldreq	r3, [r3, #4]
 80134fc:	6063      	str	r3, [r4, #4]
 80134fe:	bf04      	itt	eq
 8013500:	1949      	addeq	r1, r1, r5
 8013502:	6021      	streq	r1, [r4, #0]
 8013504:	6054      	str	r4, [r2, #4]
 8013506:	e7ca      	b.n	801349e <_free_r+0x26>
 8013508:	b003      	add	sp, #12
 801350a:	bd30      	pop	{r4, r5, pc}
 801350c:	20002804 	.word	0x20002804

08013510 <sbrk_aligned>:
 8013510:	b570      	push	{r4, r5, r6, lr}
 8013512:	4e0e      	ldr	r6, [pc, #56]	; (801354c <sbrk_aligned+0x3c>)
 8013514:	460c      	mov	r4, r1
 8013516:	6831      	ldr	r1, [r6, #0]
 8013518:	4605      	mov	r5, r0
 801351a:	b911      	cbnz	r1, 8013522 <sbrk_aligned+0x12>
 801351c:	f000 f9e8 	bl	80138f0 <_sbrk_r>
 8013520:	6030      	str	r0, [r6, #0]
 8013522:	4621      	mov	r1, r4
 8013524:	4628      	mov	r0, r5
 8013526:	f000 f9e3 	bl	80138f0 <_sbrk_r>
 801352a:	1c43      	adds	r3, r0, #1
 801352c:	d00a      	beq.n	8013544 <sbrk_aligned+0x34>
 801352e:	1cc4      	adds	r4, r0, #3
 8013530:	f024 0403 	bic.w	r4, r4, #3
 8013534:	42a0      	cmp	r0, r4
 8013536:	d007      	beq.n	8013548 <sbrk_aligned+0x38>
 8013538:	1a21      	subs	r1, r4, r0
 801353a:	4628      	mov	r0, r5
 801353c:	f000 f9d8 	bl	80138f0 <_sbrk_r>
 8013540:	3001      	adds	r0, #1
 8013542:	d101      	bne.n	8013548 <sbrk_aligned+0x38>
 8013544:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8013548:	4620      	mov	r0, r4
 801354a:	bd70      	pop	{r4, r5, r6, pc}
 801354c:	20002808 	.word	0x20002808

08013550 <_malloc_r>:
 8013550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013554:	1ccd      	adds	r5, r1, #3
 8013556:	f025 0503 	bic.w	r5, r5, #3
 801355a:	3508      	adds	r5, #8
 801355c:	2d0c      	cmp	r5, #12
 801355e:	bf38      	it	cc
 8013560:	250c      	movcc	r5, #12
 8013562:	2d00      	cmp	r5, #0
 8013564:	4607      	mov	r7, r0
 8013566:	db01      	blt.n	801356c <_malloc_r+0x1c>
 8013568:	42a9      	cmp	r1, r5
 801356a:	d905      	bls.n	8013578 <_malloc_r+0x28>
 801356c:	230c      	movs	r3, #12
 801356e:	603b      	str	r3, [r7, #0]
 8013570:	2600      	movs	r6, #0
 8013572:	4630      	mov	r0, r6
 8013574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013578:	4e2e      	ldr	r6, [pc, #184]	; (8013634 <_malloc_r+0xe4>)
 801357a:	f000 fa25 	bl	80139c8 <__malloc_lock>
 801357e:	6833      	ldr	r3, [r6, #0]
 8013580:	461c      	mov	r4, r3
 8013582:	bb34      	cbnz	r4, 80135d2 <_malloc_r+0x82>
 8013584:	4629      	mov	r1, r5
 8013586:	4638      	mov	r0, r7
 8013588:	f7ff ffc2 	bl	8013510 <sbrk_aligned>
 801358c:	1c43      	adds	r3, r0, #1
 801358e:	4604      	mov	r4, r0
 8013590:	d14d      	bne.n	801362e <_malloc_r+0xde>
 8013592:	6834      	ldr	r4, [r6, #0]
 8013594:	4626      	mov	r6, r4
 8013596:	2e00      	cmp	r6, #0
 8013598:	d140      	bne.n	801361c <_malloc_r+0xcc>
 801359a:	6823      	ldr	r3, [r4, #0]
 801359c:	4631      	mov	r1, r6
 801359e:	4638      	mov	r0, r7
 80135a0:	eb04 0803 	add.w	r8, r4, r3
 80135a4:	f000 f9a4 	bl	80138f0 <_sbrk_r>
 80135a8:	4580      	cmp	r8, r0
 80135aa:	d13a      	bne.n	8013622 <_malloc_r+0xd2>
 80135ac:	6821      	ldr	r1, [r4, #0]
 80135ae:	3503      	adds	r5, #3
 80135b0:	1a6d      	subs	r5, r5, r1
 80135b2:	f025 0503 	bic.w	r5, r5, #3
 80135b6:	3508      	adds	r5, #8
 80135b8:	2d0c      	cmp	r5, #12
 80135ba:	bf38      	it	cc
 80135bc:	250c      	movcc	r5, #12
 80135be:	4629      	mov	r1, r5
 80135c0:	4638      	mov	r0, r7
 80135c2:	f7ff ffa5 	bl	8013510 <sbrk_aligned>
 80135c6:	3001      	adds	r0, #1
 80135c8:	d02b      	beq.n	8013622 <_malloc_r+0xd2>
 80135ca:	6823      	ldr	r3, [r4, #0]
 80135cc:	442b      	add	r3, r5
 80135ce:	6023      	str	r3, [r4, #0]
 80135d0:	e00e      	b.n	80135f0 <_malloc_r+0xa0>
 80135d2:	6822      	ldr	r2, [r4, #0]
 80135d4:	1b52      	subs	r2, r2, r5
 80135d6:	d41e      	bmi.n	8013616 <_malloc_r+0xc6>
 80135d8:	2a0b      	cmp	r2, #11
 80135da:	d916      	bls.n	801360a <_malloc_r+0xba>
 80135dc:	1961      	adds	r1, r4, r5
 80135de:	42a3      	cmp	r3, r4
 80135e0:	6025      	str	r5, [r4, #0]
 80135e2:	bf18      	it	ne
 80135e4:	6059      	strne	r1, [r3, #4]
 80135e6:	6863      	ldr	r3, [r4, #4]
 80135e8:	bf08      	it	eq
 80135ea:	6031      	streq	r1, [r6, #0]
 80135ec:	5162      	str	r2, [r4, r5]
 80135ee:	604b      	str	r3, [r1, #4]
 80135f0:	4638      	mov	r0, r7
 80135f2:	f104 060b 	add.w	r6, r4, #11
 80135f6:	f000 f9ed 	bl	80139d4 <__malloc_unlock>
 80135fa:	f026 0607 	bic.w	r6, r6, #7
 80135fe:	1d23      	adds	r3, r4, #4
 8013600:	1af2      	subs	r2, r6, r3
 8013602:	d0b6      	beq.n	8013572 <_malloc_r+0x22>
 8013604:	1b9b      	subs	r3, r3, r6
 8013606:	50a3      	str	r3, [r4, r2]
 8013608:	e7b3      	b.n	8013572 <_malloc_r+0x22>
 801360a:	6862      	ldr	r2, [r4, #4]
 801360c:	42a3      	cmp	r3, r4
 801360e:	bf0c      	ite	eq
 8013610:	6032      	streq	r2, [r6, #0]
 8013612:	605a      	strne	r2, [r3, #4]
 8013614:	e7ec      	b.n	80135f0 <_malloc_r+0xa0>
 8013616:	4623      	mov	r3, r4
 8013618:	6864      	ldr	r4, [r4, #4]
 801361a:	e7b2      	b.n	8013582 <_malloc_r+0x32>
 801361c:	4634      	mov	r4, r6
 801361e:	6876      	ldr	r6, [r6, #4]
 8013620:	e7b9      	b.n	8013596 <_malloc_r+0x46>
 8013622:	230c      	movs	r3, #12
 8013624:	603b      	str	r3, [r7, #0]
 8013626:	4638      	mov	r0, r7
 8013628:	f000 f9d4 	bl	80139d4 <__malloc_unlock>
 801362c:	e7a1      	b.n	8013572 <_malloc_r+0x22>
 801362e:	6025      	str	r5, [r4, #0]
 8013630:	e7de      	b.n	80135f0 <_malloc_r+0xa0>
 8013632:	bf00      	nop
 8013634:	20002804 	.word	0x20002804

08013638 <__ssputs_r>:
 8013638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801363c:	688e      	ldr	r6, [r1, #8]
 801363e:	429e      	cmp	r6, r3
 8013640:	4682      	mov	sl, r0
 8013642:	460c      	mov	r4, r1
 8013644:	4690      	mov	r8, r2
 8013646:	461f      	mov	r7, r3
 8013648:	d838      	bhi.n	80136bc <__ssputs_r+0x84>
 801364a:	898a      	ldrh	r2, [r1, #12]
 801364c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013650:	d032      	beq.n	80136b8 <__ssputs_r+0x80>
 8013652:	6825      	ldr	r5, [r4, #0]
 8013654:	6909      	ldr	r1, [r1, #16]
 8013656:	eba5 0901 	sub.w	r9, r5, r1
 801365a:	6965      	ldr	r5, [r4, #20]
 801365c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013660:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013664:	3301      	adds	r3, #1
 8013666:	444b      	add	r3, r9
 8013668:	106d      	asrs	r5, r5, #1
 801366a:	429d      	cmp	r5, r3
 801366c:	bf38      	it	cc
 801366e:	461d      	movcc	r5, r3
 8013670:	0553      	lsls	r3, r2, #21
 8013672:	d531      	bpl.n	80136d8 <__ssputs_r+0xa0>
 8013674:	4629      	mov	r1, r5
 8013676:	f7ff ff6b 	bl	8013550 <_malloc_r>
 801367a:	4606      	mov	r6, r0
 801367c:	b950      	cbnz	r0, 8013694 <__ssputs_r+0x5c>
 801367e:	230c      	movs	r3, #12
 8013680:	f8ca 3000 	str.w	r3, [sl]
 8013684:	89a3      	ldrh	r3, [r4, #12]
 8013686:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801368a:	81a3      	strh	r3, [r4, #12]
 801368c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013690:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013694:	6921      	ldr	r1, [r4, #16]
 8013696:	464a      	mov	r2, r9
 8013698:	f7fe f82e 	bl	80116f8 <memcpy>
 801369c:	89a3      	ldrh	r3, [r4, #12]
 801369e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80136a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80136a6:	81a3      	strh	r3, [r4, #12]
 80136a8:	6126      	str	r6, [r4, #16]
 80136aa:	6165      	str	r5, [r4, #20]
 80136ac:	444e      	add	r6, r9
 80136ae:	eba5 0509 	sub.w	r5, r5, r9
 80136b2:	6026      	str	r6, [r4, #0]
 80136b4:	60a5      	str	r5, [r4, #8]
 80136b6:	463e      	mov	r6, r7
 80136b8:	42be      	cmp	r6, r7
 80136ba:	d900      	bls.n	80136be <__ssputs_r+0x86>
 80136bc:	463e      	mov	r6, r7
 80136be:	6820      	ldr	r0, [r4, #0]
 80136c0:	4632      	mov	r2, r6
 80136c2:	4641      	mov	r1, r8
 80136c4:	f000 f966 	bl	8013994 <memmove>
 80136c8:	68a3      	ldr	r3, [r4, #8]
 80136ca:	1b9b      	subs	r3, r3, r6
 80136cc:	60a3      	str	r3, [r4, #8]
 80136ce:	6823      	ldr	r3, [r4, #0]
 80136d0:	4433      	add	r3, r6
 80136d2:	6023      	str	r3, [r4, #0]
 80136d4:	2000      	movs	r0, #0
 80136d6:	e7db      	b.n	8013690 <__ssputs_r+0x58>
 80136d8:	462a      	mov	r2, r5
 80136da:	f000 f981 	bl	80139e0 <_realloc_r>
 80136de:	4606      	mov	r6, r0
 80136e0:	2800      	cmp	r0, #0
 80136e2:	d1e1      	bne.n	80136a8 <__ssputs_r+0x70>
 80136e4:	6921      	ldr	r1, [r4, #16]
 80136e6:	4650      	mov	r0, sl
 80136e8:	f7ff fec6 	bl	8013478 <_free_r>
 80136ec:	e7c7      	b.n	801367e <__ssputs_r+0x46>
	...

080136f0 <_svfiprintf_r>:
 80136f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136f4:	4698      	mov	r8, r3
 80136f6:	898b      	ldrh	r3, [r1, #12]
 80136f8:	061b      	lsls	r3, r3, #24
 80136fa:	b09d      	sub	sp, #116	; 0x74
 80136fc:	4607      	mov	r7, r0
 80136fe:	460d      	mov	r5, r1
 8013700:	4614      	mov	r4, r2
 8013702:	d50e      	bpl.n	8013722 <_svfiprintf_r+0x32>
 8013704:	690b      	ldr	r3, [r1, #16]
 8013706:	b963      	cbnz	r3, 8013722 <_svfiprintf_r+0x32>
 8013708:	2140      	movs	r1, #64	; 0x40
 801370a:	f7ff ff21 	bl	8013550 <_malloc_r>
 801370e:	6028      	str	r0, [r5, #0]
 8013710:	6128      	str	r0, [r5, #16]
 8013712:	b920      	cbnz	r0, 801371e <_svfiprintf_r+0x2e>
 8013714:	230c      	movs	r3, #12
 8013716:	603b      	str	r3, [r7, #0]
 8013718:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801371c:	e0d1      	b.n	80138c2 <_svfiprintf_r+0x1d2>
 801371e:	2340      	movs	r3, #64	; 0x40
 8013720:	616b      	str	r3, [r5, #20]
 8013722:	2300      	movs	r3, #0
 8013724:	9309      	str	r3, [sp, #36]	; 0x24
 8013726:	2320      	movs	r3, #32
 8013728:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801372c:	f8cd 800c 	str.w	r8, [sp, #12]
 8013730:	2330      	movs	r3, #48	; 0x30
 8013732:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80138dc <_svfiprintf_r+0x1ec>
 8013736:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801373a:	f04f 0901 	mov.w	r9, #1
 801373e:	4623      	mov	r3, r4
 8013740:	469a      	mov	sl, r3
 8013742:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013746:	b10a      	cbz	r2, 801374c <_svfiprintf_r+0x5c>
 8013748:	2a25      	cmp	r2, #37	; 0x25
 801374a:	d1f9      	bne.n	8013740 <_svfiprintf_r+0x50>
 801374c:	ebba 0b04 	subs.w	fp, sl, r4
 8013750:	d00b      	beq.n	801376a <_svfiprintf_r+0x7a>
 8013752:	465b      	mov	r3, fp
 8013754:	4622      	mov	r2, r4
 8013756:	4629      	mov	r1, r5
 8013758:	4638      	mov	r0, r7
 801375a:	f7ff ff6d 	bl	8013638 <__ssputs_r>
 801375e:	3001      	adds	r0, #1
 8013760:	f000 80aa 	beq.w	80138b8 <_svfiprintf_r+0x1c8>
 8013764:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013766:	445a      	add	r2, fp
 8013768:	9209      	str	r2, [sp, #36]	; 0x24
 801376a:	f89a 3000 	ldrb.w	r3, [sl]
 801376e:	2b00      	cmp	r3, #0
 8013770:	f000 80a2 	beq.w	80138b8 <_svfiprintf_r+0x1c8>
 8013774:	2300      	movs	r3, #0
 8013776:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801377a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801377e:	f10a 0a01 	add.w	sl, sl, #1
 8013782:	9304      	str	r3, [sp, #16]
 8013784:	9307      	str	r3, [sp, #28]
 8013786:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801378a:	931a      	str	r3, [sp, #104]	; 0x68
 801378c:	4654      	mov	r4, sl
 801378e:	2205      	movs	r2, #5
 8013790:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013794:	4851      	ldr	r0, [pc, #324]	; (80138dc <_svfiprintf_r+0x1ec>)
 8013796:	f7ec fd4b 	bl	8000230 <memchr>
 801379a:	9a04      	ldr	r2, [sp, #16]
 801379c:	b9d8      	cbnz	r0, 80137d6 <_svfiprintf_r+0xe6>
 801379e:	06d0      	lsls	r0, r2, #27
 80137a0:	bf44      	itt	mi
 80137a2:	2320      	movmi	r3, #32
 80137a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80137a8:	0711      	lsls	r1, r2, #28
 80137aa:	bf44      	itt	mi
 80137ac:	232b      	movmi	r3, #43	; 0x2b
 80137ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80137b2:	f89a 3000 	ldrb.w	r3, [sl]
 80137b6:	2b2a      	cmp	r3, #42	; 0x2a
 80137b8:	d015      	beq.n	80137e6 <_svfiprintf_r+0xf6>
 80137ba:	9a07      	ldr	r2, [sp, #28]
 80137bc:	4654      	mov	r4, sl
 80137be:	2000      	movs	r0, #0
 80137c0:	f04f 0c0a 	mov.w	ip, #10
 80137c4:	4621      	mov	r1, r4
 80137c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80137ca:	3b30      	subs	r3, #48	; 0x30
 80137cc:	2b09      	cmp	r3, #9
 80137ce:	d94e      	bls.n	801386e <_svfiprintf_r+0x17e>
 80137d0:	b1b0      	cbz	r0, 8013800 <_svfiprintf_r+0x110>
 80137d2:	9207      	str	r2, [sp, #28]
 80137d4:	e014      	b.n	8013800 <_svfiprintf_r+0x110>
 80137d6:	eba0 0308 	sub.w	r3, r0, r8
 80137da:	fa09 f303 	lsl.w	r3, r9, r3
 80137de:	4313      	orrs	r3, r2
 80137e0:	9304      	str	r3, [sp, #16]
 80137e2:	46a2      	mov	sl, r4
 80137e4:	e7d2      	b.n	801378c <_svfiprintf_r+0x9c>
 80137e6:	9b03      	ldr	r3, [sp, #12]
 80137e8:	1d19      	adds	r1, r3, #4
 80137ea:	681b      	ldr	r3, [r3, #0]
 80137ec:	9103      	str	r1, [sp, #12]
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	bfbb      	ittet	lt
 80137f2:	425b      	neglt	r3, r3
 80137f4:	f042 0202 	orrlt.w	r2, r2, #2
 80137f8:	9307      	strge	r3, [sp, #28]
 80137fa:	9307      	strlt	r3, [sp, #28]
 80137fc:	bfb8      	it	lt
 80137fe:	9204      	strlt	r2, [sp, #16]
 8013800:	7823      	ldrb	r3, [r4, #0]
 8013802:	2b2e      	cmp	r3, #46	; 0x2e
 8013804:	d10c      	bne.n	8013820 <_svfiprintf_r+0x130>
 8013806:	7863      	ldrb	r3, [r4, #1]
 8013808:	2b2a      	cmp	r3, #42	; 0x2a
 801380a:	d135      	bne.n	8013878 <_svfiprintf_r+0x188>
 801380c:	9b03      	ldr	r3, [sp, #12]
 801380e:	1d1a      	adds	r2, r3, #4
 8013810:	681b      	ldr	r3, [r3, #0]
 8013812:	9203      	str	r2, [sp, #12]
 8013814:	2b00      	cmp	r3, #0
 8013816:	bfb8      	it	lt
 8013818:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801381c:	3402      	adds	r4, #2
 801381e:	9305      	str	r3, [sp, #20]
 8013820:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80138ec <_svfiprintf_r+0x1fc>
 8013824:	7821      	ldrb	r1, [r4, #0]
 8013826:	2203      	movs	r2, #3
 8013828:	4650      	mov	r0, sl
 801382a:	f7ec fd01 	bl	8000230 <memchr>
 801382e:	b140      	cbz	r0, 8013842 <_svfiprintf_r+0x152>
 8013830:	2340      	movs	r3, #64	; 0x40
 8013832:	eba0 000a 	sub.w	r0, r0, sl
 8013836:	fa03 f000 	lsl.w	r0, r3, r0
 801383a:	9b04      	ldr	r3, [sp, #16]
 801383c:	4303      	orrs	r3, r0
 801383e:	3401      	adds	r4, #1
 8013840:	9304      	str	r3, [sp, #16]
 8013842:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013846:	4826      	ldr	r0, [pc, #152]	; (80138e0 <_svfiprintf_r+0x1f0>)
 8013848:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801384c:	2206      	movs	r2, #6
 801384e:	f7ec fcef 	bl	8000230 <memchr>
 8013852:	2800      	cmp	r0, #0
 8013854:	d038      	beq.n	80138c8 <_svfiprintf_r+0x1d8>
 8013856:	4b23      	ldr	r3, [pc, #140]	; (80138e4 <_svfiprintf_r+0x1f4>)
 8013858:	bb1b      	cbnz	r3, 80138a2 <_svfiprintf_r+0x1b2>
 801385a:	9b03      	ldr	r3, [sp, #12]
 801385c:	3307      	adds	r3, #7
 801385e:	f023 0307 	bic.w	r3, r3, #7
 8013862:	3308      	adds	r3, #8
 8013864:	9303      	str	r3, [sp, #12]
 8013866:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013868:	4433      	add	r3, r6
 801386a:	9309      	str	r3, [sp, #36]	; 0x24
 801386c:	e767      	b.n	801373e <_svfiprintf_r+0x4e>
 801386e:	fb0c 3202 	mla	r2, ip, r2, r3
 8013872:	460c      	mov	r4, r1
 8013874:	2001      	movs	r0, #1
 8013876:	e7a5      	b.n	80137c4 <_svfiprintf_r+0xd4>
 8013878:	2300      	movs	r3, #0
 801387a:	3401      	adds	r4, #1
 801387c:	9305      	str	r3, [sp, #20]
 801387e:	4619      	mov	r1, r3
 8013880:	f04f 0c0a 	mov.w	ip, #10
 8013884:	4620      	mov	r0, r4
 8013886:	f810 2b01 	ldrb.w	r2, [r0], #1
 801388a:	3a30      	subs	r2, #48	; 0x30
 801388c:	2a09      	cmp	r2, #9
 801388e:	d903      	bls.n	8013898 <_svfiprintf_r+0x1a8>
 8013890:	2b00      	cmp	r3, #0
 8013892:	d0c5      	beq.n	8013820 <_svfiprintf_r+0x130>
 8013894:	9105      	str	r1, [sp, #20]
 8013896:	e7c3      	b.n	8013820 <_svfiprintf_r+0x130>
 8013898:	fb0c 2101 	mla	r1, ip, r1, r2
 801389c:	4604      	mov	r4, r0
 801389e:	2301      	movs	r3, #1
 80138a0:	e7f0      	b.n	8013884 <_svfiprintf_r+0x194>
 80138a2:	ab03      	add	r3, sp, #12
 80138a4:	9300      	str	r3, [sp, #0]
 80138a6:	462a      	mov	r2, r5
 80138a8:	4b0f      	ldr	r3, [pc, #60]	; (80138e8 <_svfiprintf_r+0x1f8>)
 80138aa:	a904      	add	r1, sp, #16
 80138ac:	4638      	mov	r0, r7
 80138ae:	f7fd ffd9 	bl	8011864 <_printf_float>
 80138b2:	1c42      	adds	r2, r0, #1
 80138b4:	4606      	mov	r6, r0
 80138b6:	d1d6      	bne.n	8013866 <_svfiprintf_r+0x176>
 80138b8:	89ab      	ldrh	r3, [r5, #12]
 80138ba:	065b      	lsls	r3, r3, #25
 80138bc:	f53f af2c 	bmi.w	8013718 <_svfiprintf_r+0x28>
 80138c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80138c2:	b01d      	add	sp, #116	; 0x74
 80138c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138c8:	ab03      	add	r3, sp, #12
 80138ca:	9300      	str	r3, [sp, #0]
 80138cc:	462a      	mov	r2, r5
 80138ce:	4b06      	ldr	r3, [pc, #24]	; (80138e8 <_svfiprintf_r+0x1f8>)
 80138d0:	a904      	add	r1, sp, #16
 80138d2:	4638      	mov	r0, r7
 80138d4:	f7fe fa6a 	bl	8011dac <_printf_i>
 80138d8:	e7eb      	b.n	80138b2 <_svfiprintf_r+0x1c2>
 80138da:	bf00      	nop
 80138dc:	0801ae74 	.word	0x0801ae74
 80138e0:	0801ae7e 	.word	0x0801ae7e
 80138e4:	08011865 	.word	0x08011865
 80138e8:	08013639 	.word	0x08013639
 80138ec:	0801ae7a 	.word	0x0801ae7a

080138f0 <_sbrk_r>:
 80138f0:	b538      	push	{r3, r4, r5, lr}
 80138f2:	4d06      	ldr	r5, [pc, #24]	; (801390c <_sbrk_r+0x1c>)
 80138f4:	2300      	movs	r3, #0
 80138f6:	4604      	mov	r4, r0
 80138f8:	4608      	mov	r0, r1
 80138fa:	602b      	str	r3, [r5, #0]
 80138fc:	f7f5 fbb8 	bl	8009070 <_sbrk>
 8013900:	1c43      	adds	r3, r0, #1
 8013902:	d102      	bne.n	801390a <_sbrk_r+0x1a>
 8013904:	682b      	ldr	r3, [r5, #0]
 8013906:	b103      	cbz	r3, 801390a <_sbrk_r+0x1a>
 8013908:	6023      	str	r3, [r4, #0]
 801390a:	bd38      	pop	{r3, r4, r5, pc}
 801390c:	2000280c 	.word	0x2000280c

08013910 <__assert_func>:
 8013910:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013912:	4614      	mov	r4, r2
 8013914:	461a      	mov	r2, r3
 8013916:	4b09      	ldr	r3, [pc, #36]	; (801393c <__assert_func+0x2c>)
 8013918:	681b      	ldr	r3, [r3, #0]
 801391a:	4605      	mov	r5, r0
 801391c:	68d8      	ldr	r0, [r3, #12]
 801391e:	b14c      	cbz	r4, 8013934 <__assert_func+0x24>
 8013920:	4b07      	ldr	r3, [pc, #28]	; (8013940 <__assert_func+0x30>)
 8013922:	9100      	str	r1, [sp, #0]
 8013924:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013928:	4906      	ldr	r1, [pc, #24]	; (8013944 <__assert_func+0x34>)
 801392a:	462b      	mov	r3, r5
 801392c:	f000 f80e 	bl	801394c <fiprintf>
 8013930:	f000 faac 	bl	8013e8c <abort>
 8013934:	4b04      	ldr	r3, [pc, #16]	; (8013948 <__assert_func+0x38>)
 8013936:	461c      	mov	r4, r3
 8013938:	e7f3      	b.n	8013922 <__assert_func+0x12>
 801393a:	bf00      	nop
 801393c:	200003b4 	.word	0x200003b4
 8013940:	0801ae85 	.word	0x0801ae85
 8013944:	0801ae92 	.word	0x0801ae92
 8013948:	0801aec0 	.word	0x0801aec0

0801394c <fiprintf>:
 801394c:	b40e      	push	{r1, r2, r3}
 801394e:	b503      	push	{r0, r1, lr}
 8013950:	4601      	mov	r1, r0
 8013952:	ab03      	add	r3, sp, #12
 8013954:	4805      	ldr	r0, [pc, #20]	; (801396c <fiprintf+0x20>)
 8013956:	f853 2b04 	ldr.w	r2, [r3], #4
 801395a:	6800      	ldr	r0, [r0, #0]
 801395c:	9301      	str	r3, [sp, #4]
 801395e:	f000 f897 	bl	8013a90 <_vfiprintf_r>
 8013962:	b002      	add	sp, #8
 8013964:	f85d eb04 	ldr.w	lr, [sp], #4
 8013968:	b003      	add	sp, #12
 801396a:	4770      	bx	lr
 801396c:	200003b4 	.word	0x200003b4

08013970 <__ascii_mbtowc>:
 8013970:	b082      	sub	sp, #8
 8013972:	b901      	cbnz	r1, 8013976 <__ascii_mbtowc+0x6>
 8013974:	a901      	add	r1, sp, #4
 8013976:	b142      	cbz	r2, 801398a <__ascii_mbtowc+0x1a>
 8013978:	b14b      	cbz	r3, 801398e <__ascii_mbtowc+0x1e>
 801397a:	7813      	ldrb	r3, [r2, #0]
 801397c:	600b      	str	r3, [r1, #0]
 801397e:	7812      	ldrb	r2, [r2, #0]
 8013980:	1e10      	subs	r0, r2, #0
 8013982:	bf18      	it	ne
 8013984:	2001      	movne	r0, #1
 8013986:	b002      	add	sp, #8
 8013988:	4770      	bx	lr
 801398a:	4610      	mov	r0, r2
 801398c:	e7fb      	b.n	8013986 <__ascii_mbtowc+0x16>
 801398e:	f06f 0001 	mvn.w	r0, #1
 8013992:	e7f8      	b.n	8013986 <__ascii_mbtowc+0x16>

08013994 <memmove>:
 8013994:	4288      	cmp	r0, r1
 8013996:	b510      	push	{r4, lr}
 8013998:	eb01 0402 	add.w	r4, r1, r2
 801399c:	d902      	bls.n	80139a4 <memmove+0x10>
 801399e:	4284      	cmp	r4, r0
 80139a0:	4623      	mov	r3, r4
 80139a2:	d807      	bhi.n	80139b4 <memmove+0x20>
 80139a4:	1e43      	subs	r3, r0, #1
 80139a6:	42a1      	cmp	r1, r4
 80139a8:	d008      	beq.n	80139bc <memmove+0x28>
 80139aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80139ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80139b2:	e7f8      	b.n	80139a6 <memmove+0x12>
 80139b4:	4402      	add	r2, r0
 80139b6:	4601      	mov	r1, r0
 80139b8:	428a      	cmp	r2, r1
 80139ba:	d100      	bne.n	80139be <memmove+0x2a>
 80139bc:	bd10      	pop	{r4, pc}
 80139be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80139c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80139c6:	e7f7      	b.n	80139b8 <memmove+0x24>

080139c8 <__malloc_lock>:
 80139c8:	4801      	ldr	r0, [pc, #4]	; (80139d0 <__malloc_lock+0x8>)
 80139ca:	f000 bc1f 	b.w	801420c <__retarget_lock_acquire_recursive>
 80139ce:	bf00      	nop
 80139d0:	20002810 	.word	0x20002810

080139d4 <__malloc_unlock>:
 80139d4:	4801      	ldr	r0, [pc, #4]	; (80139dc <__malloc_unlock+0x8>)
 80139d6:	f000 bc1a 	b.w	801420e <__retarget_lock_release_recursive>
 80139da:	bf00      	nop
 80139dc:	20002810 	.word	0x20002810

080139e0 <_realloc_r>:
 80139e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80139e4:	4680      	mov	r8, r0
 80139e6:	4614      	mov	r4, r2
 80139e8:	460e      	mov	r6, r1
 80139ea:	b921      	cbnz	r1, 80139f6 <_realloc_r+0x16>
 80139ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80139f0:	4611      	mov	r1, r2
 80139f2:	f7ff bdad 	b.w	8013550 <_malloc_r>
 80139f6:	b92a      	cbnz	r2, 8013a04 <_realloc_r+0x24>
 80139f8:	f7ff fd3e 	bl	8013478 <_free_r>
 80139fc:	4625      	mov	r5, r4
 80139fe:	4628      	mov	r0, r5
 8013a00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a04:	f000 fc6a 	bl	80142dc <_malloc_usable_size_r>
 8013a08:	4284      	cmp	r4, r0
 8013a0a:	4607      	mov	r7, r0
 8013a0c:	d802      	bhi.n	8013a14 <_realloc_r+0x34>
 8013a0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013a12:	d812      	bhi.n	8013a3a <_realloc_r+0x5a>
 8013a14:	4621      	mov	r1, r4
 8013a16:	4640      	mov	r0, r8
 8013a18:	f7ff fd9a 	bl	8013550 <_malloc_r>
 8013a1c:	4605      	mov	r5, r0
 8013a1e:	2800      	cmp	r0, #0
 8013a20:	d0ed      	beq.n	80139fe <_realloc_r+0x1e>
 8013a22:	42bc      	cmp	r4, r7
 8013a24:	4622      	mov	r2, r4
 8013a26:	4631      	mov	r1, r6
 8013a28:	bf28      	it	cs
 8013a2a:	463a      	movcs	r2, r7
 8013a2c:	f7fd fe64 	bl	80116f8 <memcpy>
 8013a30:	4631      	mov	r1, r6
 8013a32:	4640      	mov	r0, r8
 8013a34:	f7ff fd20 	bl	8013478 <_free_r>
 8013a38:	e7e1      	b.n	80139fe <_realloc_r+0x1e>
 8013a3a:	4635      	mov	r5, r6
 8013a3c:	e7df      	b.n	80139fe <_realloc_r+0x1e>

08013a3e <__sfputc_r>:
 8013a3e:	6893      	ldr	r3, [r2, #8]
 8013a40:	3b01      	subs	r3, #1
 8013a42:	2b00      	cmp	r3, #0
 8013a44:	b410      	push	{r4}
 8013a46:	6093      	str	r3, [r2, #8]
 8013a48:	da08      	bge.n	8013a5c <__sfputc_r+0x1e>
 8013a4a:	6994      	ldr	r4, [r2, #24]
 8013a4c:	42a3      	cmp	r3, r4
 8013a4e:	db01      	blt.n	8013a54 <__sfputc_r+0x16>
 8013a50:	290a      	cmp	r1, #10
 8013a52:	d103      	bne.n	8013a5c <__sfputc_r+0x1e>
 8013a54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013a58:	f000 b94a 	b.w	8013cf0 <__swbuf_r>
 8013a5c:	6813      	ldr	r3, [r2, #0]
 8013a5e:	1c58      	adds	r0, r3, #1
 8013a60:	6010      	str	r0, [r2, #0]
 8013a62:	7019      	strb	r1, [r3, #0]
 8013a64:	4608      	mov	r0, r1
 8013a66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013a6a:	4770      	bx	lr

08013a6c <__sfputs_r>:
 8013a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a6e:	4606      	mov	r6, r0
 8013a70:	460f      	mov	r7, r1
 8013a72:	4614      	mov	r4, r2
 8013a74:	18d5      	adds	r5, r2, r3
 8013a76:	42ac      	cmp	r4, r5
 8013a78:	d101      	bne.n	8013a7e <__sfputs_r+0x12>
 8013a7a:	2000      	movs	r0, #0
 8013a7c:	e007      	b.n	8013a8e <__sfputs_r+0x22>
 8013a7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a82:	463a      	mov	r2, r7
 8013a84:	4630      	mov	r0, r6
 8013a86:	f7ff ffda 	bl	8013a3e <__sfputc_r>
 8013a8a:	1c43      	adds	r3, r0, #1
 8013a8c:	d1f3      	bne.n	8013a76 <__sfputs_r+0xa>
 8013a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013a90 <_vfiprintf_r>:
 8013a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a94:	460d      	mov	r5, r1
 8013a96:	b09d      	sub	sp, #116	; 0x74
 8013a98:	4614      	mov	r4, r2
 8013a9a:	4698      	mov	r8, r3
 8013a9c:	4606      	mov	r6, r0
 8013a9e:	b118      	cbz	r0, 8013aa8 <_vfiprintf_r+0x18>
 8013aa0:	6983      	ldr	r3, [r0, #24]
 8013aa2:	b90b      	cbnz	r3, 8013aa8 <_vfiprintf_r+0x18>
 8013aa4:	f000 fb14 	bl	80140d0 <__sinit>
 8013aa8:	4b89      	ldr	r3, [pc, #548]	; (8013cd0 <_vfiprintf_r+0x240>)
 8013aaa:	429d      	cmp	r5, r3
 8013aac:	d11b      	bne.n	8013ae6 <_vfiprintf_r+0x56>
 8013aae:	6875      	ldr	r5, [r6, #4]
 8013ab0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013ab2:	07d9      	lsls	r1, r3, #31
 8013ab4:	d405      	bmi.n	8013ac2 <_vfiprintf_r+0x32>
 8013ab6:	89ab      	ldrh	r3, [r5, #12]
 8013ab8:	059a      	lsls	r2, r3, #22
 8013aba:	d402      	bmi.n	8013ac2 <_vfiprintf_r+0x32>
 8013abc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013abe:	f000 fba5 	bl	801420c <__retarget_lock_acquire_recursive>
 8013ac2:	89ab      	ldrh	r3, [r5, #12]
 8013ac4:	071b      	lsls	r3, r3, #28
 8013ac6:	d501      	bpl.n	8013acc <_vfiprintf_r+0x3c>
 8013ac8:	692b      	ldr	r3, [r5, #16]
 8013aca:	b9eb      	cbnz	r3, 8013b08 <_vfiprintf_r+0x78>
 8013acc:	4629      	mov	r1, r5
 8013ace:	4630      	mov	r0, r6
 8013ad0:	f000 f96e 	bl	8013db0 <__swsetup_r>
 8013ad4:	b1c0      	cbz	r0, 8013b08 <_vfiprintf_r+0x78>
 8013ad6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013ad8:	07dc      	lsls	r4, r3, #31
 8013ada:	d50e      	bpl.n	8013afa <_vfiprintf_r+0x6a>
 8013adc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013ae0:	b01d      	add	sp, #116	; 0x74
 8013ae2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ae6:	4b7b      	ldr	r3, [pc, #492]	; (8013cd4 <_vfiprintf_r+0x244>)
 8013ae8:	429d      	cmp	r5, r3
 8013aea:	d101      	bne.n	8013af0 <_vfiprintf_r+0x60>
 8013aec:	68b5      	ldr	r5, [r6, #8]
 8013aee:	e7df      	b.n	8013ab0 <_vfiprintf_r+0x20>
 8013af0:	4b79      	ldr	r3, [pc, #484]	; (8013cd8 <_vfiprintf_r+0x248>)
 8013af2:	429d      	cmp	r5, r3
 8013af4:	bf08      	it	eq
 8013af6:	68f5      	ldreq	r5, [r6, #12]
 8013af8:	e7da      	b.n	8013ab0 <_vfiprintf_r+0x20>
 8013afa:	89ab      	ldrh	r3, [r5, #12]
 8013afc:	0598      	lsls	r0, r3, #22
 8013afe:	d4ed      	bmi.n	8013adc <_vfiprintf_r+0x4c>
 8013b00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013b02:	f000 fb84 	bl	801420e <__retarget_lock_release_recursive>
 8013b06:	e7e9      	b.n	8013adc <_vfiprintf_r+0x4c>
 8013b08:	2300      	movs	r3, #0
 8013b0a:	9309      	str	r3, [sp, #36]	; 0x24
 8013b0c:	2320      	movs	r3, #32
 8013b0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013b12:	f8cd 800c 	str.w	r8, [sp, #12]
 8013b16:	2330      	movs	r3, #48	; 0x30
 8013b18:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013cdc <_vfiprintf_r+0x24c>
 8013b1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013b20:	f04f 0901 	mov.w	r9, #1
 8013b24:	4623      	mov	r3, r4
 8013b26:	469a      	mov	sl, r3
 8013b28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013b2c:	b10a      	cbz	r2, 8013b32 <_vfiprintf_r+0xa2>
 8013b2e:	2a25      	cmp	r2, #37	; 0x25
 8013b30:	d1f9      	bne.n	8013b26 <_vfiprintf_r+0x96>
 8013b32:	ebba 0b04 	subs.w	fp, sl, r4
 8013b36:	d00b      	beq.n	8013b50 <_vfiprintf_r+0xc0>
 8013b38:	465b      	mov	r3, fp
 8013b3a:	4622      	mov	r2, r4
 8013b3c:	4629      	mov	r1, r5
 8013b3e:	4630      	mov	r0, r6
 8013b40:	f7ff ff94 	bl	8013a6c <__sfputs_r>
 8013b44:	3001      	adds	r0, #1
 8013b46:	f000 80aa 	beq.w	8013c9e <_vfiprintf_r+0x20e>
 8013b4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013b4c:	445a      	add	r2, fp
 8013b4e:	9209      	str	r2, [sp, #36]	; 0x24
 8013b50:	f89a 3000 	ldrb.w	r3, [sl]
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	f000 80a2 	beq.w	8013c9e <_vfiprintf_r+0x20e>
 8013b5a:	2300      	movs	r3, #0
 8013b5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013b60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013b64:	f10a 0a01 	add.w	sl, sl, #1
 8013b68:	9304      	str	r3, [sp, #16]
 8013b6a:	9307      	str	r3, [sp, #28]
 8013b6c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013b70:	931a      	str	r3, [sp, #104]	; 0x68
 8013b72:	4654      	mov	r4, sl
 8013b74:	2205      	movs	r2, #5
 8013b76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b7a:	4858      	ldr	r0, [pc, #352]	; (8013cdc <_vfiprintf_r+0x24c>)
 8013b7c:	f7ec fb58 	bl	8000230 <memchr>
 8013b80:	9a04      	ldr	r2, [sp, #16]
 8013b82:	b9d8      	cbnz	r0, 8013bbc <_vfiprintf_r+0x12c>
 8013b84:	06d1      	lsls	r1, r2, #27
 8013b86:	bf44      	itt	mi
 8013b88:	2320      	movmi	r3, #32
 8013b8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013b8e:	0713      	lsls	r3, r2, #28
 8013b90:	bf44      	itt	mi
 8013b92:	232b      	movmi	r3, #43	; 0x2b
 8013b94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013b98:	f89a 3000 	ldrb.w	r3, [sl]
 8013b9c:	2b2a      	cmp	r3, #42	; 0x2a
 8013b9e:	d015      	beq.n	8013bcc <_vfiprintf_r+0x13c>
 8013ba0:	9a07      	ldr	r2, [sp, #28]
 8013ba2:	4654      	mov	r4, sl
 8013ba4:	2000      	movs	r0, #0
 8013ba6:	f04f 0c0a 	mov.w	ip, #10
 8013baa:	4621      	mov	r1, r4
 8013bac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013bb0:	3b30      	subs	r3, #48	; 0x30
 8013bb2:	2b09      	cmp	r3, #9
 8013bb4:	d94e      	bls.n	8013c54 <_vfiprintf_r+0x1c4>
 8013bb6:	b1b0      	cbz	r0, 8013be6 <_vfiprintf_r+0x156>
 8013bb8:	9207      	str	r2, [sp, #28]
 8013bba:	e014      	b.n	8013be6 <_vfiprintf_r+0x156>
 8013bbc:	eba0 0308 	sub.w	r3, r0, r8
 8013bc0:	fa09 f303 	lsl.w	r3, r9, r3
 8013bc4:	4313      	orrs	r3, r2
 8013bc6:	9304      	str	r3, [sp, #16]
 8013bc8:	46a2      	mov	sl, r4
 8013bca:	e7d2      	b.n	8013b72 <_vfiprintf_r+0xe2>
 8013bcc:	9b03      	ldr	r3, [sp, #12]
 8013bce:	1d19      	adds	r1, r3, #4
 8013bd0:	681b      	ldr	r3, [r3, #0]
 8013bd2:	9103      	str	r1, [sp, #12]
 8013bd4:	2b00      	cmp	r3, #0
 8013bd6:	bfbb      	ittet	lt
 8013bd8:	425b      	neglt	r3, r3
 8013bda:	f042 0202 	orrlt.w	r2, r2, #2
 8013bde:	9307      	strge	r3, [sp, #28]
 8013be0:	9307      	strlt	r3, [sp, #28]
 8013be2:	bfb8      	it	lt
 8013be4:	9204      	strlt	r2, [sp, #16]
 8013be6:	7823      	ldrb	r3, [r4, #0]
 8013be8:	2b2e      	cmp	r3, #46	; 0x2e
 8013bea:	d10c      	bne.n	8013c06 <_vfiprintf_r+0x176>
 8013bec:	7863      	ldrb	r3, [r4, #1]
 8013bee:	2b2a      	cmp	r3, #42	; 0x2a
 8013bf0:	d135      	bne.n	8013c5e <_vfiprintf_r+0x1ce>
 8013bf2:	9b03      	ldr	r3, [sp, #12]
 8013bf4:	1d1a      	adds	r2, r3, #4
 8013bf6:	681b      	ldr	r3, [r3, #0]
 8013bf8:	9203      	str	r2, [sp, #12]
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	bfb8      	it	lt
 8013bfe:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013c02:	3402      	adds	r4, #2
 8013c04:	9305      	str	r3, [sp, #20]
 8013c06:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013cec <_vfiprintf_r+0x25c>
 8013c0a:	7821      	ldrb	r1, [r4, #0]
 8013c0c:	2203      	movs	r2, #3
 8013c0e:	4650      	mov	r0, sl
 8013c10:	f7ec fb0e 	bl	8000230 <memchr>
 8013c14:	b140      	cbz	r0, 8013c28 <_vfiprintf_r+0x198>
 8013c16:	2340      	movs	r3, #64	; 0x40
 8013c18:	eba0 000a 	sub.w	r0, r0, sl
 8013c1c:	fa03 f000 	lsl.w	r0, r3, r0
 8013c20:	9b04      	ldr	r3, [sp, #16]
 8013c22:	4303      	orrs	r3, r0
 8013c24:	3401      	adds	r4, #1
 8013c26:	9304      	str	r3, [sp, #16]
 8013c28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c2c:	482c      	ldr	r0, [pc, #176]	; (8013ce0 <_vfiprintf_r+0x250>)
 8013c2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013c32:	2206      	movs	r2, #6
 8013c34:	f7ec fafc 	bl	8000230 <memchr>
 8013c38:	2800      	cmp	r0, #0
 8013c3a:	d03f      	beq.n	8013cbc <_vfiprintf_r+0x22c>
 8013c3c:	4b29      	ldr	r3, [pc, #164]	; (8013ce4 <_vfiprintf_r+0x254>)
 8013c3e:	bb1b      	cbnz	r3, 8013c88 <_vfiprintf_r+0x1f8>
 8013c40:	9b03      	ldr	r3, [sp, #12]
 8013c42:	3307      	adds	r3, #7
 8013c44:	f023 0307 	bic.w	r3, r3, #7
 8013c48:	3308      	adds	r3, #8
 8013c4a:	9303      	str	r3, [sp, #12]
 8013c4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013c4e:	443b      	add	r3, r7
 8013c50:	9309      	str	r3, [sp, #36]	; 0x24
 8013c52:	e767      	b.n	8013b24 <_vfiprintf_r+0x94>
 8013c54:	fb0c 3202 	mla	r2, ip, r2, r3
 8013c58:	460c      	mov	r4, r1
 8013c5a:	2001      	movs	r0, #1
 8013c5c:	e7a5      	b.n	8013baa <_vfiprintf_r+0x11a>
 8013c5e:	2300      	movs	r3, #0
 8013c60:	3401      	adds	r4, #1
 8013c62:	9305      	str	r3, [sp, #20]
 8013c64:	4619      	mov	r1, r3
 8013c66:	f04f 0c0a 	mov.w	ip, #10
 8013c6a:	4620      	mov	r0, r4
 8013c6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013c70:	3a30      	subs	r2, #48	; 0x30
 8013c72:	2a09      	cmp	r2, #9
 8013c74:	d903      	bls.n	8013c7e <_vfiprintf_r+0x1ee>
 8013c76:	2b00      	cmp	r3, #0
 8013c78:	d0c5      	beq.n	8013c06 <_vfiprintf_r+0x176>
 8013c7a:	9105      	str	r1, [sp, #20]
 8013c7c:	e7c3      	b.n	8013c06 <_vfiprintf_r+0x176>
 8013c7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8013c82:	4604      	mov	r4, r0
 8013c84:	2301      	movs	r3, #1
 8013c86:	e7f0      	b.n	8013c6a <_vfiprintf_r+0x1da>
 8013c88:	ab03      	add	r3, sp, #12
 8013c8a:	9300      	str	r3, [sp, #0]
 8013c8c:	462a      	mov	r2, r5
 8013c8e:	4b16      	ldr	r3, [pc, #88]	; (8013ce8 <_vfiprintf_r+0x258>)
 8013c90:	a904      	add	r1, sp, #16
 8013c92:	4630      	mov	r0, r6
 8013c94:	f7fd fde6 	bl	8011864 <_printf_float>
 8013c98:	4607      	mov	r7, r0
 8013c9a:	1c78      	adds	r0, r7, #1
 8013c9c:	d1d6      	bne.n	8013c4c <_vfiprintf_r+0x1bc>
 8013c9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013ca0:	07d9      	lsls	r1, r3, #31
 8013ca2:	d405      	bmi.n	8013cb0 <_vfiprintf_r+0x220>
 8013ca4:	89ab      	ldrh	r3, [r5, #12]
 8013ca6:	059a      	lsls	r2, r3, #22
 8013ca8:	d402      	bmi.n	8013cb0 <_vfiprintf_r+0x220>
 8013caa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013cac:	f000 faaf 	bl	801420e <__retarget_lock_release_recursive>
 8013cb0:	89ab      	ldrh	r3, [r5, #12]
 8013cb2:	065b      	lsls	r3, r3, #25
 8013cb4:	f53f af12 	bmi.w	8013adc <_vfiprintf_r+0x4c>
 8013cb8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013cba:	e711      	b.n	8013ae0 <_vfiprintf_r+0x50>
 8013cbc:	ab03      	add	r3, sp, #12
 8013cbe:	9300      	str	r3, [sp, #0]
 8013cc0:	462a      	mov	r2, r5
 8013cc2:	4b09      	ldr	r3, [pc, #36]	; (8013ce8 <_vfiprintf_r+0x258>)
 8013cc4:	a904      	add	r1, sp, #16
 8013cc6:	4630      	mov	r0, r6
 8013cc8:	f7fe f870 	bl	8011dac <_printf_i>
 8013ccc:	e7e4      	b.n	8013c98 <_vfiprintf_r+0x208>
 8013cce:	bf00      	nop
 8013cd0:	0801afec 	.word	0x0801afec
 8013cd4:	0801b00c 	.word	0x0801b00c
 8013cd8:	0801afcc 	.word	0x0801afcc
 8013cdc:	0801ae74 	.word	0x0801ae74
 8013ce0:	0801ae7e 	.word	0x0801ae7e
 8013ce4:	08011865 	.word	0x08011865
 8013ce8:	08013a6d 	.word	0x08013a6d
 8013cec:	0801ae7a 	.word	0x0801ae7a

08013cf0 <__swbuf_r>:
 8013cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013cf2:	460e      	mov	r6, r1
 8013cf4:	4614      	mov	r4, r2
 8013cf6:	4605      	mov	r5, r0
 8013cf8:	b118      	cbz	r0, 8013d02 <__swbuf_r+0x12>
 8013cfa:	6983      	ldr	r3, [r0, #24]
 8013cfc:	b90b      	cbnz	r3, 8013d02 <__swbuf_r+0x12>
 8013cfe:	f000 f9e7 	bl	80140d0 <__sinit>
 8013d02:	4b21      	ldr	r3, [pc, #132]	; (8013d88 <__swbuf_r+0x98>)
 8013d04:	429c      	cmp	r4, r3
 8013d06:	d12b      	bne.n	8013d60 <__swbuf_r+0x70>
 8013d08:	686c      	ldr	r4, [r5, #4]
 8013d0a:	69a3      	ldr	r3, [r4, #24]
 8013d0c:	60a3      	str	r3, [r4, #8]
 8013d0e:	89a3      	ldrh	r3, [r4, #12]
 8013d10:	071a      	lsls	r2, r3, #28
 8013d12:	d52f      	bpl.n	8013d74 <__swbuf_r+0x84>
 8013d14:	6923      	ldr	r3, [r4, #16]
 8013d16:	b36b      	cbz	r3, 8013d74 <__swbuf_r+0x84>
 8013d18:	6923      	ldr	r3, [r4, #16]
 8013d1a:	6820      	ldr	r0, [r4, #0]
 8013d1c:	1ac0      	subs	r0, r0, r3
 8013d1e:	6963      	ldr	r3, [r4, #20]
 8013d20:	b2f6      	uxtb	r6, r6
 8013d22:	4283      	cmp	r3, r0
 8013d24:	4637      	mov	r7, r6
 8013d26:	dc04      	bgt.n	8013d32 <__swbuf_r+0x42>
 8013d28:	4621      	mov	r1, r4
 8013d2a:	4628      	mov	r0, r5
 8013d2c:	f000 f93c 	bl	8013fa8 <_fflush_r>
 8013d30:	bb30      	cbnz	r0, 8013d80 <__swbuf_r+0x90>
 8013d32:	68a3      	ldr	r3, [r4, #8]
 8013d34:	3b01      	subs	r3, #1
 8013d36:	60a3      	str	r3, [r4, #8]
 8013d38:	6823      	ldr	r3, [r4, #0]
 8013d3a:	1c5a      	adds	r2, r3, #1
 8013d3c:	6022      	str	r2, [r4, #0]
 8013d3e:	701e      	strb	r6, [r3, #0]
 8013d40:	6963      	ldr	r3, [r4, #20]
 8013d42:	3001      	adds	r0, #1
 8013d44:	4283      	cmp	r3, r0
 8013d46:	d004      	beq.n	8013d52 <__swbuf_r+0x62>
 8013d48:	89a3      	ldrh	r3, [r4, #12]
 8013d4a:	07db      	lsls	r3, r3, #31
 8013d4c:	d506      	bpl.n	8013d5c <__swbuf_r+0x6c>
 8013d4e:	2e0a      	cmp	r6, #10
 8013d50:	d104      	bne.n	8013d5c <__swbuf_r+0x6c>
 8013d52:	4621      	mov	r1, r4
 8013d54:	4628      	mov	r0, r5
 8013d56:	f000 f927 	bl	8013fa8 <_fflush_r>
 8013d5a:	b988      	cbnz	r0, 8013d80 <__swbuf_r+0x90>
 8013d5c:	4638      	mov	r0, r7
 8013d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013d60:	4b0a      	ldr	r3, [pc, #40]	; (8013d8c <__swbuf_r+0x9c>)
 8013d62:	429c      	cmp	r4, r3
 8013d64:	d101      	bne.n	8013d6a <__swbuf_r+0x7a>
 8013d66:	68ac      	ldr	r4, [r5, #8]
 8013d68:	e7cf      	b.n	8013d0a <__swbuf_r+0x1a>
 8013d6a:	4b09      	ldr	r3, [pc, #36]	; (8013d90 <__swbuf_r+0xa0>)
 8013d6c:	429c      	cmp	r4, r3
 8013d6e:	bf08      	it	eq
 8013d70:	68ec      	ldreq	r4, [r5, #12]
 8013d72:	e7ca      	b.n	8013d0a <__swbuf_r+0x1a>
 8013d74:	4621      	mov	r1, r4
 8013d76:	4628      	mov	r0, r5
 8013d78:	f000 f81a 	bl	8013db0 <__swsetup_r>
 8013d7c:	2800      	cmp	r0, #0
 8013d7e:	d0cb      	beq.n	8013d18 <__swbuf_r+0x28>
 8013d80:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8013d84:	e7ea      	b.n	8013d5c <__swbuf_r+0x6c>
 8013d86:	bf00      	nop
 8013d88:	0801afec 	.word	0x0801afec
 8013d8c:	0801b00c 	.word	0x0801b00c
 8013d90:	0801afcc 	.word	0x0801afcc

08013d94 <__ascii_wctomb>:
 8013d94:	b149      	cbz	r1, 8013daa <__ascii_wctomb+0x16>
 8013d96:	2aff      	cmp	r2, #255	; 0xff
 8013d98:	bf85      	ittet	hi
 8013d9a:	238a      	movhi	r3, #138	; 0x8a
 8013d9c:	6003      	strhi	r3, [r0, #0]
 8013d9e:	700a      	strbls	r2, [r1, #0]
 8013da0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8013da4:	bf98      	it	ls
 8013da6:	2001      	movls	r0, #1
 8013da8:	4770      	bx	lr
 8013daa:	4608      	mov	r0, r1
 8013dac:	4770      	bx	lr
	...

08013db0 <__swsetup_r>:
 8013db0:	4b32      	ldr	r3, [pc, #200]	; (8013e7c <__swsetup_r+0xcc>)
 8013db2:	b570      	push	{r4, r5, r6, lr}
 8013db4:	681d      	ldr	r5, [r3, #0]
 8013db6:	4606      	mov	r6, r0
 8013db8:	460c      	mov	r4, r1
 8013dba:	b125      	cbz	r5, 8013dc6 <__swsetup_r+0x16>
 8013dbc:	69ab      	ldr	r3, [r5, #24]
 8013dbe:	b913      	cbnz	r3, 8013dc6 <__swsetup_r+0x16>
 8013dc0:	4628      	mov	r0, r5
 8013dc2:	f000 f985 	bl	80140d0 <__sinit>
 8013dc6:	4b2e      	ldr	r3, [pc, #184]	; (8013e80 <__swsetup_r+0xd0>)
 8013dc8:	429c      	cmp	r4, r3
 8013dca:	d10f      	bne.n	8013dec <__swsetup_r+0x3c>
 8013dcc:	686c      	ldr	r4, [r5, #4]
 8013dce:	89a3      	ldrh	r3, [r4, #12]
 8013dd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013dd4:	0719      	lsls	r1, r3, #28
 8013dd6:	d42c      	bmi.n	8013e32 <__swsetup_r+0x82>
 8013dd8:	06dd      	lsls	r5, r3, #27
 8013dda:	d411      	bmi.n	8013e00 <__swsetup_r+0x50>
 8013ddc:	2309      	movs	r3, #9
 8013dde:	6033      	str	r3, [r6, #0]
 8013de0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013de4:	81a3      	strh	r3, [r4, #12]
 8013de6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013dea:	e03e      	b.n	8013e6a <__swsetup_r+0xba>
 8013dec:	4b25      	ldr	r3, [pc, #148]	; (8013e84 <__swsetup_r+0xd4>)
 8013dee:	429c      	cmp	r4, r3
 8013df0:	d101      	bne.n	8013df6 <__swsetup_r+0x46>
 8013df2:	68ac      	ldr	r4, [r5, #8]
 8013df4:	e7eb      	b.n	8013dce <__swsetup_r+0x1e>
 8013df6:	4b24      	ldr	r3, [pc, #144]	; (8013e88 <__swsetup_r+0xd8>)
 8013df8:	429c      	cmp	r4, r3
 8013dfa:	bf08      	it	eq
 8013dfc:	68ec      	ldreq	r4, [r5, #12]
 8013dfe:	e7e6      	b.n	8013dce <__swsetup_r+0x1e>
 8013e00:	0758      	lsls	r0, r3, #29
 8013e02:	d512      	bpl.n	8013e2a <__swsetup_r+0x7a>
 8013e04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013e06:	b141      	cbz	r1, 8013e1a <__swsetup_r+0x6a>
 8013e08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013e0c:	4299      	cmp	r1, r3
 8013e0e:	d002      	beq.n	8013e16 <__swsetup_r+0x66>
 8013e10:	4630      	mov	r0, r6
 8013e12:	f7ff fb31 	bl	8013478 <_free_r>
 8013e16:	2300      	movs	r3, #0
 8013e18:	6363      	str	r3, [r4, #52]	; 0x34
 8013e1a:	89a3      	ldrh	r3, [r4, #12]
 8013e1c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013e20:	81a3      	strh	r3, [r4, #12]
 8013e22:	2300      	movs	r3, #0
 8013e24:	6063      	str	r3, [r4, #4]
 8013e26:	6923      	ldr	r3, [r4, #16]
 8013e28:	6023      	str	r3, [r4, #0]
 8013e2a:	89a3      	ldrh	r3, [r4, #12]
 8013e2c:	f043 0308 	orr.w	r3, r3, #8
 8013e30:	81a3      	strh	r3, [r4, #12]
 8013e32:	6923      	ldr	r3, [r4, #16]
 8013e34:	b94b      	cbnz	r3, 8013e4a <__swsetup_r+0x9a>
 8013e36:	89a3      	ldrh	r3, [r4, #12]
 8013e38:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013e3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013e40:	d003      	beq.n	8013e4a <__swsetup_r+0x9a>
 8013e42:	4621      	mov	r1, r4
 8013e44:	4630      	mov	r0, r6
 8013e46:	f000 fa09 	bl	801425c <__smakebuf_r>
 8013e4a:	89a0      	ldrh	r0, [r4, #12]
 8013e4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013e50:	f010 0301 	ands.w	r3, r0, #1
 8013e54:	d00a      	beq.n	8013e6c <__swsetup_r+0xbc>
 8013e56:	2300      	movs	r3, #0
 8013e58:	60a3      	str	r3, [r4, #8]
 8013e5a:	6963      	ldr	r3, [r4, #20]
 8013e5c:	425b      	negs	r3, r3
 8013e5e:	61a3      	str	r3, [r4, #24]
 8013e60:	6923      	ldr	r3, [r4, #16]
 8013e62:	b943      	cbnz	r3, 8013e76 <__swsetup_r+0xc6>
 8013e64:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013e68:	d1ba      	bne.n	8013de0 <__swsetup_r+0x30>
 8013e6a:	bd70      	pop	{r4, r5, r6, pc}
 8013e6c:	0781      	lsls	r1, r0, #30
 8013e6e:	bf58      	it	pl
 8013e70:	6963      	ldrpl	r3, [r4, #20]
 8013e72:	60a3      	str	r3, [r4, #8]
 8013e74:	e7f4      	b.n	8013e60 <__swsetup_r+0xb0>
 8013e76:	2000      	movs	r0, #0
 8013e78:	e7f7      	b.n	8013e6a <__swsetup_r+0xba>
 8013e7a:	bf00      	nop
 8013e7c:	200003b4 	.word	0x200003b4
 8013e80:	0801afec 	.word	0x0801afec
 8013e84:	0801b00c 	.word	0x0801b00c
 8013e88:	0801afcc 	.word	0x0801afcc

08013e8c <abort>:
 8013e8c:	b508      	push	{r3, lr}
 8013e8e:	2006      	movs	r0, #6
 8013e90:	f000 fa54 	bl	801433c <raise>
 8013e94:	2001      	movs	r0, #1
 8013e96:	f7f5 f873 	bl	8008f80 <_exit>
	...

08013e9c <__sflush_r>:
 8013e9c:	898a      	ldrh	r2, [r1, #12]
 8013e9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ea2:	4605      	mov	r5, r0
 8013ea4:	0710      	lsls	r0, r2, #28
 8013ea6:	460c      	mov	r4, r1
 8013ea8:	d458      	bmi.n	8013f5c <__sflush_r+0xc0>
 8013eaa:	684b      	ldr	r3, [r1, #4]
 8013eac:	2b00      	cmp	r3, #0
 8013eae:	dc05      	bgt.n	8013ebc <__sflush_r+0x20>
 8013eb0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013eb2:	2b00      	cmp	r3, #0
 8013eb4:	dc02      	bgt.n	8013ebc <__sflush_r+0x20>
 8013eb6:	2000      	movs	r0, #0
 8013eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ebc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013ebe:	2e00      	cmp	r6, #0
 8013ec0:	d0f9      	beq.n	8013eb6 <__sflush_r+0x1a>
 8013ec2:	2300      	movs	r3, #0
 8013ec4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013ec8:	682f      	ldr	r7, [r5, #0]
 8013eca:	602b      	str	r3, [r5, #0]
 8013ecc:	d032      	beq.n	8013f34 <__sflush_r+0x98>
 8013ece:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013ed0:	89a3      	ldrh	r3, [r4, #12]
 8013ed2:	075a      	lsls	r2, r3, #29
 8013ed4:	d505      	bpl.n	8013ee2 <__sflush_r+0x46>
 8013ed6:	6863      	ldr	r3, [r4, #4]
 8013ed8:	1ac0      	subs	r0, r0, r3
 8013eda:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013edc:	b10b      	cbz	r3, 8013ee2 <__sflush_r+0x46>
 8013ede:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013ee0:	1ac0      	subs	r0, r0, r3
 8013ee2:	2300      	movs	r3, #0
 8013ee4:	4602      	mov	r2, r0
 8013ee6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013ee8:	6a21      	ldr	r1, [r4, #32]
 8013eea:	4628      	mov	r0, r5
 8013eec:	47b0      	blx	r6
 8013eee:	1c43      	adds	r3, r0, #1
 8013ef0:	89a3      	ldrh	r3, [r4, #12]
 8013ef2:	d106      	bne.n	8013f02 <__sflush_r+0x66>
 8013ef4:	6829      	ldr	r1, [r5, #0]
 8013ef6:	291d      	cmp	r1, #29
 8013ef8:	d82c      	bhi.n	8013f54 <__sflush_r+0xb8>
 8013efa:	4a2a      	ldr	r2, [pc, #168]	; (8013fa4 <__sflush_r+0x108>)
 8013efc:	40ca      	lsrs	r2, r1
 8013efe:	07d6      	lsls	r6, r2, #31
 8013f00:	d528      	bpl.n	8013f54 <__sflush_r+0xb8>
 8013f02:	2200      	movs	r2, #0
 8013f04:	6062      	str	r2, [r4, #4]
 8013f06:	04d9      	lsls	r1, r3, #19
 8013f08:	6922      	ldr	r2, [r4, #16]
 8013f0a:	6022      	str	r2, [r4, #0]
 8013f0c:	d504      	bpl.n	8013f18 <__sflush_r+0x7c>
 8013f0e:	1c42      	adds	r2, r0, #1
 8013f10:	d101      	bne.n	8013f16 <__sflush_r+0x7a>
 8013f12:	682b      	ldr	r3, [r5, #0]
 8013f14:	b903      	cbnz	r3, 8013f18 <__sflush_r+0x7c>
 8013f16:	6560      	str	r0, [r4, #84]	; 0x54
 8013f18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013f1a:	602f      	str	r7, [r5, #0]
 8013f1c:	2900      	cmp	r1, #0
 8013f1e:	d0ca      	beq.n	8013eb6 <__sflush_r+0x1a>
 8013f20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013f24:	4299      	cmp	r1, r3
 8013f26:	d002      	beq.n	8013f2e <__sflush_r+0x92>
 8013f28:	4628      	mov	r0, r5
 8013f2a:	f7ff faa5 	bl	8013478 <_free_r>
 8013f2e:	2000      	movs	r0, #0
 8013f30:	6360      	str	r0, [r4, #52]	; 0x34
 8013f32:	e7c1      	b.n	8013eb8 <__sflush_r+0x1c>
 8013f34:	6a21      	ldr	r1, [r4, #32]
 8013f36:	2301      	movs	r3, #1
 8013f38:	4628      	mov	r0, r5
 8013f3a:	47b0      	blx	r6
 8013f3c:	1c41      	adds	r1, r0, #1
 8013f3e:	d1c7      	bne.n	8013ed0 <__sflush_r+0x34>
 8013f40:	682b      	ldr	r3, [r5, #0]
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d0c4      	beq.n	8013ed0 <__sflush_r+0x34>
 8013f46:	2b1d      	cmp	r3, #29
 8013f48:	d001      	beq.n	8013f4e <__sflush_r+0xb2>
 8013f4a:	2b16      	cmp	r3, #22
 8013f4c:	d101      	bne.n	8013f52 <__sflush_r+0xb6>
 8013f4e:	602f      	str	r7, [r5, #0]
 8013f50:	e7b1      	b.n	8013eb6 <__sflush_r+0x1a>
 8013f52:	89a3      	ldrh	r3, [r4, #12]
 8013f54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013f58:	81a3      	strh	r3, [r4, #12]
 8013f5a:	e7ad      	b.n	8013eb8 <__sflush_r+0x1c>
 8013f5c:	690f      	ldr	r7, [r1, #16]
 8013f5e:	2f00      	cmp	r7, #0
 8013f60:	d0a9      	beq.n	8013eb6 <__sflush_r+0x1a>
 8013f62:	0793      	lsls	r3, r2, #30
 8013f64:	680e      	ldr	r6, [r1, #0]
 8013f66:	bf08      	it	eq
 8013f68:	694b      	ldreq	r3, [r1, #20]
 8013f6a:	600f      	str	r7, [r1, #0]
 8013f6c:	bf18      	it	ne
 8013f6e:	2300      	movne	r3, #0
 8013f70:	eba6 0807 	sub.w	r8, r6, r7
 8013f74:	608b      	str	r3, [r1, #8]
 8013f76:	f1b8 0f00 	cmp.w	r8, #0
 8013f7a:	dd9c      	ble.n	8013eb6 <__sflush_r+0x1a>
 8013f7c:	6a21      	ldr	r1, [r4, #32]
 8013f7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013f80:	4643      	mov	r3, r8
 8013f82:	463a      	mov	r2, r7
 8013f84:	4628      	mov	r0, r5
 8013f86:	47b0      	blx	r6
 8013f88:	2800      	cmp	r0, #0
 8013f8a:	dc06      	bgt.n	8013f9a <__sflush_r+0xfe>
 8013f8c:	89a3      	ldrh	r3, [r4, #12]
 8013f8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013f92:	81a3      	strh	r3, [r4, #12]
 8013f94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013f98:	e78e      	b.n	8013eb8 <__sflush_r+0x1c>
 8013f9a:	4407      	add	r7, r0
 8013f9c:	eba8 0800 	sub.w	r8, r8, r0
 8013fa0:	e7e9      	b.n	8013f76 <__sflush_r+0xda>
 8013fa2:	bf00      	nop
 8013fa4:	20400001 	.word	0x20400001

08013fa8 <_fflush_r>:
 8013fa8:	b538      	push	{r3, r4, r5, lr}
 8013faa:	690b      	ldr	r3, [r1, #16]
 8013fac:	4605      	mov	r5, r0
 8013fae:	460c      	mov	r4, r1
 8013fb0:	b913      	cbnz	r3, 8013fb8 <_fflush_r+0x10>
 8013fb2:	2500      	movs	r5, #0
 8013fb4:	4628      	mov	r0, r5
 8013fb6:	bd38      	pop	{r3, r4, r5, pc}
 8013fb8:	b118      	cbz	r0, 8013fc2 <_fflush_r+0x1a>
 8013fba:	6983      	ldr	r3, [r0, #24]
 8013fbc:	b90b      	cbnz	r3, 8013fc2 <_fflush_r+0x1a>
 8013fbe:	f000 f887 	bl	80140d0 <__sinit>
 8013fc2:	4b14      	ldr	r3, [pc, #80]	; (8014014 <_fflush_r+0x6c>)
 8013fc4:	429c      	cmp	r4, r3
 8013fc6:	d11b      	bne.n	8014000 <_fflush_r+0x58>
 8013fc8:	686c      	ldr	r4, [r5, #4]
 8013fca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013fce:	2b00      	cmp	r3, #0
 8013fd0:	d0ef      	beq.n	8013fb2 <_fflush_r+0xa>
 8013fd2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013fd4:	07d0      	lsls	r0, r2, #31
 8013fd6:	d404      	bmi.n	8013fe2 <_fflush_r+0x3a>
 8013fd8:	0599      	lsls	r1, r3, #22
 8013fda:	d402      	bmi.n	8013fe2 <_fflush_r+0x3a>
 8013fdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013fde:	f000 f915 	bl	801420c <__retarget_lock_acquire_recursive>
 8013fe2:	4628      	mov	r0, r5
 8013fe4:	4621      	mov	r1, r4
 8013fe6:	f7ff ff59 	bl	8013e9c <__sflush_r>
 8013fea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013fec:	07da      	lsls	r2, r3, #31
 8013fee:	4605      	mov	r5, r0
 8013ff0:	d4e0      	bmi.n	8013fb4 <_fflush_r+0xc>
 8013ff2:	89a3      	ldrh	r3, [r4, #12]
 8013ff4:	059b      	lsls	r3, r3, #22
 8013ff6:	d4dd      	bmi.n	8013fb4 <_fflush_r+0xc>
 8013ff8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013ffa:	f000 f908 	bl	801420e <__retarget_lock_release_recursive>
 8013ffe:	e7d9      	b.n	8013fb4 <_fflush_r+0xc>
 8014000:	4b05      	ldr	r3, [pc, #20]	; (8014018 <_fflush_r+0x70>)
 8014002:	429c      	cmp	r4, r3
 8014004:	d101      	bne.n	801400a <_fflush_r+0x62>
 8014006:	68ac      	ldr	r4, [r5, #8]
 8014008:	e7df      	b.n	8013fca <_fflush_r+0x22>
 801400a:	4b04      	ldr	r3, [pc, #16]	; (801401c <_fflush_r+0x74>)
 801400c:	429c      	cmp	r4, r3
 801400e:	bf08      	it	eq
 8014010:	68ec      	ldreq	r4, [r5, #12]
 8014012:	e7da      	b.n	8013fca <_fflush_r+0x22>
 8014014:	0801afec 	.word	0x0801afec
 8014018:	0801b00c 	.word	0x0801b00c
 801401c:	0801afcc 	.word	0x0801afcc

08014020 <std>:
 8014020:	2300      	movs	r3, #0
 8014022:	b510      	push	{r4, lr}
 8014024:	4604      	mov	r4, r0
 8014026:	e9c0 3300 	strd	r3, r3, [r0]
 801402a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801402e:	6083      	str	r3, [r0, #8]
 8014030:	8181      	strh	r1, [r0, #12]
 8014032:	6643      	str	r3, [r0, #100]	; 0x64
 8014034:	81c2      	strh	r2, [r0, #14]
 8014036:	6183      	str	r3, [r0, #24]
 8014038:	4619      	mov	r1, r3
 801403a:	2208      	movs	r2, #8
 801403c:	305c      	adds	r0, #92	; 0x5c
 801403e:	f7fd fb69 	bl	8011714 <memset>
 8014042:	4b05      	ldr	r3, [pc, #20]	; (8014058 <std+0x38>)
 8014044:	6263      	str	r3, [r4, #36]	; 0x24
 8014046:	4b05      	ldr	r3, [pc, #20]	; (801405c <std+0x3c>)
 8014048:	62a3      	str	r3, [r4, #40]	; 0x28
 801404a:	4b05      	ldr	r3, [pc, #20]	; (8014060 <std+0x40>)
 801404c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801404e:	4b05      	ldr	r3, [pc, #20]	; (8014064 <std+0x44>)
 8014050:	6224      	str	r4, [r4, #32]
 8014052:	6323      	str	r3, [r4, #48]	; 0x30
 8014054:	bd10      	pop	{r4, pc}
 8014056:	bf00      	nop
 8014058:	08014375 	.word	0x08014375
 801405c:	08014397 	.word	0x08014397
 8014060:	080143cf 	.word	0x080143cf
 8014064:	080143f3 	.word	0x080143f3

08014068 <_cleanup_r>:
 8014068:	4901      	ldr	r1, [pc, #4]	; (8014070 <_cleanup_r+0x8>)
 801406a:	f000 b8af 	b.w	80141cc <_fwalk_reent>
 801406e:	bf00      	nop
 8014070:	08013fa9 	.word	0x08013fa9

08014074 <__sfmoreglue>:
 8014074:	b570      	push	{r4, r5, r6, lr}
 8014076:	2268      	movs	r2, #104	; 0x68
 8014078:	1e4d      	subs	r5, r1, #1
 801407a:	4355      	muls	r5, r2
 801407c:	460e      	mov	r6, r1
 801407e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8014082:	f7ff fa65 	bl	8013550 <_malloc_r>
 8014086:	4604      	mov	r4, r0
 8014088:	b140      	cbz	r0, 801409c <__sfmoreglue+0x28>
 801408a:	2100      	movs	r1, #0
 801408c:	e9c0 1600 	strd	r1, r6, [r0]
 8014090:	300c      	adds	r0, #12
 8014092:	60a0      	str	r0, [r4, #8]
 8014094:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8014098:	f7fd fb3c 	bl	8011714 <memset>
 801409c:	4620      	mov	r0, r4
 801409e:	bd70      	pop	{r4, r5, r6, pc}

080140a0 <__sfp_lock_acquire>:
 80140a0:	4801      	ldr	r0, [pc, #4]	; (80140a8 <__sfp_lock_acquire+0x8>)
 80140a2:	f000 b8b3 	b.w	801420c <__retarget_lock_acquire_recursive>
 80140a6:	bf00      	nop
 80140a8:	20002811 	.word	0x20002811

080140ac <__sfp_lock_release>:
 80140ac:	4801      	ldr	r0, [pc, #4]	; (80140b4 <__sfp_lock_release+0x8>)
 80140ae:	f000 b8ae 	b.w	801420e <__retarget_lock_release_recursive>
 80140b2:	bf00      	nop
 80140b4:	20002811 	.word	0x20002811

080140b8 <__sinit_lock_acquire>:
 80140b8:	4801      	ldr	r0, [pc, #4]	; (80140c0 <__sinit_lock_acquire+0x8>)
 80140ba:	f000 b8a7 	b.w	801420c <__retarget_lock_acquire_recursive>
 80140be:	bf00      	nop
 80140c0:	20002812 	.word	0x20002812

080140c4 <__sinit_lock_release>:
 80140c4:	4801      	ldr	r0, [pc, #4]	; (80140cc <__sinit_lock_release+0x8>)
 80140c6:	f000 b8a2 	b.w	801420e <__retarget_lock_release_recursive>
 80140ca:	bf00      	nop
 80140cc:	20002812 	.word	0x20002812

080140d0 <__sinit>:
 80140d0:	b510      	push	{r4, lr}
 80140d2:	4604      	mov	r4, r0
 80140d4:	f7ff fff0 	bl	80140b8 <__sinit_lock_acquire>
 80140d8:	69a3      	ldr	r3, [r4, #24]
 80140da:	b11b      	cbz	r3, 80140e4 <__sinit+0x14>
 80140dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80140e0:	f7ff bff0 	b.w	80140c4 <__sinit_lock_release>
 80140e4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80140e8:	6523      	str	r3, [r4, #80]	; 0x50
 80140ea:	4b13      	ldr	r3, [pc, #76]	; (8014138 <__sinit+0x68>)
 80140ec:	4a13      	ldr	r2, [pc, #76]	; (801413c <__sinit+0x6c>)
 80140ee:	681b      	ldr	r3, [r3, #0]
 80140f0:	62a2      	str	r2, [r4, #40]	; 0x28
 80140f2:	42a3      	cmp	r3, r4
 80140f4:	bf04      	itt	eq
 80140f6:	2301      	moveq	r3, #1
 80140f8:	61a3      	streq	r3, [r4, #24]
 80140fa:	4620      	mov	r0, r4
 80140fc:	f000 f820 	bl	8014140 <__sfp>
 8014100:	6060      	str	r0, [r4, #4]
 8014102:	4620      	mov	r0, r4
 8014104:	f000 f81c 	bl	8014140 <__sfp>
 8014108:	60a0      	str	r0, [r4, #8]
 801410a:	4620      	mov	r0, r4
 801410c:	f000 f818 	bl	8014140 <__sfp>
 8014110:	2200      	movs	r2, #0
 8014112:	60e0      	str	r0, [r4, #12]
 8014114:	2104      	movs	r1, #4
 8014116:	6860      	ldr	r0, [r4, #4]
 8014118:	f7ff ff82 	bl	8014020 <std>
 801411c:	68a0      	ldr	r0, [r4, #8]
 801411e:	2201      	movs	r2, #1
 8014120:	2109      	movs	r1, #9
 8014122:	f7ff ff7d 	bl	8014020 <std>
 8014126:	68e0      	ldr	r0, [r4, #12]
 8014128:	2202      	movs	r2, #2
 801412a:	2112      	movs	r1, #18
 801412c:	f7ff ff78 	bl	8014020 <std>
 8014130:	2301      	movs	r3, #1
 8014132:	61a3      	str	r3, [r4, #24]
 8014134:	e7d2      	b.n	80140dc <__sinit+0xc>
 8014136:	bf00      	nop
 8014138:	0801ac50 	.word	0x0801ac50
 801413c:	08014069 	.word	0x08014069

08014140 <__sfp>:
 8014140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014142:	4607      	mov	r7, r0
 8014144:	f7ff ffac 	bl	80140a0 <__sfp_lock_acquire>
 8014148:	4b1e      	ldr	r3, [pc, #120]	; (80141c4 <__sfp+0x84>)
 801414a:	681e      	ldr	r6, [r3, #0]
 801414c:	69b3      	ldr	r3, [r6, #24]
 801414e:	b913      	cbnz	r3, 8014156 <__sfp+0x16>
 8014150:	4630      	mov	r0, r6
 8014152:	f7ff ffbd 	bl	80140d0 <__sinit>
 8014156:	3648      	adds	r6, #72	; 0x48
 8014158:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801415c:	3b01      	subs	r3, #1
 801415e:	d503      	bpl.n	8014168 <__sfp+0x28>
 8014160:	6833      	ldr	r3, [r6, #0]
 8014162:	b30b      	cbz	r3, 80141a8 <__sfp+0x68>
 8014164:	6836      	ldr	r6, [r6, #0]
 8014166:	e7f7      	b.n	8014158 <__sfp+0x18>
 8014168:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801416c:	b9d5      	cbnz	r5, 80141a4 <__sfp+0x64>
 801416e:	4b16      	ldr	r3, [pc, #88]	; (80141c8 <__sfp+0x88>)
 8014170:	60e3      	str	r3, [r4, #12]
 8014172:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8014176:	6665      	str	r5, [r4, #100]	; 0x64
 8014178:	f000 f847 	bl	801420a <__retarget_lock_init_recursive>
 801417c:	f7ff ff96 	bl	80140ac <__sfp_lock_release>
 8014180:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8014184:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8014188:	6025      	str	r5, [r4, #0]
 801418a:	61a5      	str	r5, [r4, #24]
 801418c:	2208      	movs	r2, #8
 801418e:	4629      	mov	r1, r5
 8014190:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8014194:	f7fd fabe 	bl	8011714 <memset>
 8014198:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801419c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80141a0:	4620      	mov	r0, r4
 80141a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80141a4:	3468      	adds	r4, #104	; 0x68
 80141a6:	e7d9      	b.n	801415c <__sfp+0x1c>
 80141a8:	2104      	movs	r1, #4
 80141aa:	4638      	mov	r0, r7
 80141ac:	f7ff ff62 	bl	8014074 <__sfmoreglue>
 80141b0:	4604      	mov	r4, r0
 80141b2:	6030      	str	r0, [r6, #0]
 80141b4:	2800      	cmp	r0, #0
 80141b6:	d1d5      	bne.n	8014164 <__sfp+0x24>
 80141b8:	f7ff ff78 	bl	80140ac <__sfp_lock_release>
 80141bc:	230c      	movs	r3, #12
 80141be:	603b      	str	r3, [r7, #0]
 80141c0:	e7ee      	b.n	80141a0 <__sfp+0x60>
 80141c2:	bf00      	nop
 80141c4:	0801ac50 	.word	0x0801ac50
 80141c8:	ffff0001 	.word	0xffff0001

080141cc <_fwalk_reent>:
 80141cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80141d0:	4606      	mov	r6, r0
 80141d2:	4688      	mov	r8, r1
 80141d4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80141d8:	2700      	movs	r7, #0
 80141da:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80141de:	f1b9 0901 	subs.w	r9, r9, #1
 80141e2:	d505      	bpl.n	80141f0 <_fwalk_reent+0x24>
 80141e4:	6824      	ldr	r4, [r4, #0]
 80141e6:	2c00      	cmp	r4, #0
 80141e8:	d1f7      	bne.n	80141da <_fwalk_reent+0xe>
 80141ea:	4638      	mov	r0, r7
 80141ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80141f0:	89ab      	ldrh	r3, [r5, #12]
 80141f2:	2b01      	cmp	r3, #1
 80141f4:	d907      	bls.n	8014206 <_fwalk_reent+0x3a>
 80141f6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80141fa:	3301      	adds	r3, #1
 80141fc:	d003      	beq.n	8014206 <_fwalk_reent+0x3a>
 80141fe:	4629      	mov	r1, r5
 8014200:	4630      	mov	r0, r6
 8014202:	47c0      	blx	r8
 8014204:	4307      	orrs	r7, r0
 8014206:	3568      	adds	r5, #104	; 0x68
 8014208:	e7e9      	b.n	80141de <_fwalk_reent+0x12>

0801420a <__retarget_lock_init_recursive>:
 801420a:	4770      	bx	lr

0801420c <__retarget_lock_acquire_recursive>:
 801420c:	4770      	bx	lr

0801420e <__retarget_lock_release_recursive>:
 801420e:	4770      	bx	lr

08014210 <__swhatbuf_r>:
 8014210:	b570      	push	{r4, r5, r6, lr}
 8014212:	460e      	mov	r6, r1
 8014214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014218:	2900      	cmp	r1, #0
 801421a:	b096      	sub	sp, #88	; 0x58
 801421c:	4614      	mov	r4, r2
 801421e:	461d      	mov	r5, r3
 8014220:	da08      	bge.n	8014234 <__swhatbuf_r+0x24>
 8014222:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8014226:	2200      	movs	r2, #0
 8014228:	602a      	str	r2, [r5, #0]
 801422a:	061a      	lsls	r2, r3, #24
 801422c:	d410      	bmi.n	8014250 <__swhatbuf_r+0x40>
 801422e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014232:	e00e      	b.n	8014252 <__swhatbuf_r+0x42>
 8014234:	466a      	mov	r2, sp
 8014236:	f000 f903 	bl	8014440 <_fstat_r>
 801423a:	2800      	cmp	r0, #0
 801423c:	dbf1      	blt.n	8014222 <__swhatbuf_r+0x12>
 801423e:	9a01      	ldr	r2, [sp, #4]
 8014240:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8014244:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014248:	425a      	negs	r2, r3
 801424a:	415a      	adcs	r2, r3
 801424c:	602a      	str	r2, [r5, #0]
 801424e:	e7ee      	b.n	801422e <__swhatbuf_r+0x1e>
 8014250:	2340      	movs	r3, #64	; 0x40
 8014252:	2000      	movs	r0, #0
 8014254:	6023      	str	r3, [r4, #0]
 8014256:	b016      	add	sp, #88	; 0x58
 8014258:	bd70      	pop	{r4, r5, r6, pc}
	...

0801425c <__smakebuf_r>:
 801425c:	898b      	ldrh	r3, [r1, #12]
 801425e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014260:	079d      	lsls	r5, r3, #30
 8014262:	4606      	mov	r6, r0
 8014264:	460c      	mov	r4, r1
 8014266:	d507      	bpl.n	8014278 <__smakebuf_r+0x1c>
 8014268:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801426c:	6023      	str	r3, [r4, #0]
 801426e:	6123      	str	r3, [r4, #16]
 8014270:	2301      	movs	r3, #1
 8014272:	6163      	str	r3, [r4, #20]
 8014274:	b002      	add	sp, #8
 8014276:	bd70      	pop	{r4, r5, r6, pc}
 8014278:	ab01      	add	r3, sp, #4
 801427a:	466a      	mov	r2, sp
 801427c:	f7ff ffc8 	bl	8014210 <__swhatbuf_r>
 8014280:	9900      	ldr	r1, [sp, #0]
 8014282:	4605      	mov	r5, r0
 8014284:	4630      	mov	r0, r6
 8014286:	f7ff f963 	bl	8013550 <_malloc_r>
 801428a:	b948      	cbnz	r0, 80142a0 <__smakebuf_r+0x44>
 801428c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014290:	059a      	lsls	r2, r3, #22
 8014292:	d4ef      	bmi.n	8014274 <__smakebuf_r+0x18>
 8014294:	f023 0303 	bic.w	r3, r3, #3
 8014298:	f043 0302 	orr.w	r3, r3, #2
 801429c:	81a3      	strh	r3, [r4, #12]
 801429e:	e7e3      	b.n	8014268 <__smakebuf_r+0xc>
 80142a0:	4b0d      	ldr	r3, [pc, #52]	; (80142d8 <__smakebuf_r+0x7c>)
 80142a2:	62b3      	str	r3, [r6, #40]	; 0x28
 80142a4:	89a3      	ldrh	r3, [r4, #12]
 80142a6:	6020      	str	r0, [r4, #0]
 80142a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80142ac:	81a3      	strh	r3, [r4, #12]
 80142ae:	9b00      	ldr	r3, [sp, #0]
 80142b0:	6163      	str	r3, [r4, #20]
 80142b2:	9b01      	ldr	r3, [sp, #4]
 80142b4:	6120      	str	r0, [r4, #16]
 80142b6:	b15b      	cbz	r3, 80142d0 <__smakebuf_r+0x74>
 80142b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80142bc:	4630      	mov	r0, r6
 80142be:	f000 f8d1 	bl	8014464 <_isatty_r>
 80142c2:	b128      	cbz	r0, 80142d0 <__smakebuf_r+0x74>
 80142c4:	89a3      	ldrh	r3, [r4, #12]
 80142c6:	f023 0303 	bic.w	r3, r3, #3
 80142ca:	f043 0301 	orr.w	r3, r3, #1
 80142ce:	81a3      	strh	r3, [r4, #12]
 80142d0:	89a0      	ldrh	r0, [r4, #12]
 80142d2:	4305      	orrs	r5, r0
 80142d4:	81a5      	strh	r5, [r4, #12]
 80142d6:	e7cd      	b.n	8014274 <__smakebuf_r+0x18>
 80142d8:	08014069 	.word	0x08014069

080142dc <_malloc_usable_size_r>:
 80142dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80142e0:	1f18      	subs	r0, r3, #4
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	bfbc      	itt	lt
 80142e6:	580b      	ldrlt	r3, [r1, r0]
 80142e8:	18c0      	addlt	r0, r0, r3
 80142ea:	4770      	bx	lr

080142ec <_raise_r>:
 80142ec:	291f      	cmp	r1, #31
 80142ee:	b538      	push	{r3, r4, r5, lr}
 80142f0:	4604      	mov	r4, r0
 80142f2:	460d      	mov	r5, r1
 80142f4:	d904      	bls.n	8014300 <_raise_r+0x14>
 80142f6:	2316      	movs	r3, #22
 80142f8:	6003      	str	r3, [r0, #0]
 80142fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80142fe:	bd38      	pop	{r3, r4, r5, pc}
 8014300:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8014302:	b112      	cbz	r2, 801430a <_raise_r+0x1e>
 8014304:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014308:	b94b      	cbnz	r3, 801431e <_raise_r+0x32>
 801430a:	4620      	mov	r0, r4
 801430c:	f000 f830 	bl	8014370 <_getpid_r>
 8014310:	462a      	mov	r2, r5
 8014312:	4601      	mov	r1, r0
 8014314:	4620      	mov	r0, r4
 8014316:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801431a:	f000 b817 	b.w	801434c <_kill_r>
 801431e:	2b01      	cmp	r3, #1
 8014320:	d00a      	beq.n	8014338 <_raise_r+0x4c>
 8014322:	1c59      	adds	r1, r3, #1
 8014324:	d103      	bne.n	801432e <_raise_r+0x42>
 8014326:	2316      	movs	r3, #22
 8014328:	6003      	str	r3, [r0, #0]
 801432a:	2001      	movs	r0, #1
 801432c:	e7e7      	b.n	80142fe <_raise_r+0x12>
 801432e:	2400      	movs	r4, #0
 8014330:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014334:	4628      	mov	r0, r5
 8014336:	4798      	blx	r3
 8014338:	2000      	movs	r0, #0
 801433a:	e7e0      	b.n	80142fe <_raise_r+0x12>

0801433c <raise>:
 801433c:	4b02      	ldr	r3, [pc, #8]	; (8014348 <raise+0xc>)
 801433e:	4601      	mov	r1, r0
 8014340:	6818      	ldr	r0, [r3, #0]
 8014342:	f7ff bfd3 	b.w	80142ec <_raise_r>
 8014346:	bf00      	nop
 8014348:	200003b4 	.word	0x200003b4

0801434c <_kill_r>:
 801434c:	b538      	push	{r3, r4, r5, lr}
 801434e:	4d07      	ldr	r5, [pc, #28]	; (801436c <_kill_r+0x20>)
 8014350:	2300      	movs	r3, #0
 8014352:	4604      	mov	r4, r0
 8014354:	4608      	mov	r0, r1
 8014356:	4611      	mov	r1, r2
 8014358:	602b      	str	r3, [r5, #0]
 801435a:	f7f4 fe01 	bl	8008f60 <_kill>
 801435e:	1c43      	adds	r3, r0, #1
 8014360:	d102      	bne.n	8014368 <_kill_r+0x1c>
 8014362:	682b      	ldr	r3, [r5, #0]
 8014364:	b103      	cbz	r3, 8014368 <_kill_r+0x1c>
 8014366:	6023      	str	r3, [r4, #0]
 8014368:	bd38      	pop	{r3, r4, r5, pc}
 801436a:	bf00      	nop
 801436c:	2000280c 	.word	0x2000280c

08014370 <_getpid_r>:
 8014370:	f7f4 bdee 	b.w	8008f50 <_getpid>

08014374 <__sread>:
 8014374:	b510      	push	{r4, lr}
 8014376:	460c      	mov	r4, r1
 8014378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801437c:	f000 f894 	bl	80144a8 <_read_r>
 8014380:	2800      	cmp	r0, #0
 8014382:	bfab      	itete	ge
 8014384:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014386:	89a3      	ldrhlt	r3, [r4, #12]
 8014388:	181b      	addge	r3, r3, r0
 801438a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801438e:	bfac      	ite	ge
 8014390:	6563      	strge	r3, [r4, #84]	; 0x54
 8014392:	81a3      	strhlt	r3, [r4, #12]
 8014394:	bd10      	pop	{r4, pc}

08014396 <__swrite>:
 8014396:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801439a:	461f      	mov	r7, r3
 801439c:	898b      	ldrh	r3, [r1, #12]
 801439e:	05db      	lsls	r3, r3, #23
 80143a0:	4605      	mov	r5, r0
 80143a2:	460c      	mov	r4, r1
 80143a4:	4616      	mov	r6, r2
 80143a6:	d505      	bpl.n	80143b4 <__swrite+0x1e>
 80143a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80143ac:	2302      	movs	r3, #2
 80143ae:	2200      	movs	r2, #0
 80143b0:	f000 f868 	bl	8014484 <_lseek_r>
 80143b4:	89a3      	ldrh	r3, [r4, #12]
 80143b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80143ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80143be:	81a3      	strh	r3, [r4, #12]
 80143c0:	4632      	mov	r2, r6
 80143c2:	463b      	mov	r3, r7
 80143c4:	4628      	mov	r0, r5
 80143c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80143ca:	f000 b817 	b.w	80143fc <_write_r>

080143ce <__sseek>:
 80143ce:	b510      	push	{r4, lr}
 80143d0:	460c      	mov	r4, r1
 80143d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80143d6:	f000 f855 	bl	8014484 <_lseek_r>
 80143da:	1c43      	adds	r3, r0, #1
 80143dc:	89a3      	ldrh	r3, [r4, #12]
 80143de:	bf15      	itete	ne
 80143e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80143e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80143e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80143ea:	81a3      	strheq	r3, [r4, #12]
 80143ec:	bf18      	it	ne
 80143ee:	81a3      	strhne	r3, [r4, #12]
 80143f0:	bd10      	pop	{r4, pc}

080143f2 <__sclose>:
 80143f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80143f6:	f000 b813 	b.w	8014420 <_close_r>
	...

080143fc <_write_r>:
 80143fc:	b538      	push	{r3, r4, r5, lr}
 80143fe:	4d07      	ldr	r5, [pc, #28]	; (801441c <_write_r+0x20>)
 8014400:	4604      	mov	r4, r0
 8014402:	4608      	mov	r0, r1
 8014404:	4611      	mov	r1, r2
 8014406:	2200      	movs	r2, #0
 8014408:	602a      	str	r2, [r5, #0]
 801440a:	461a      	mov	r2, r3
 801440c:	f7f4 fddf 	bl	8008fce <_write>
 8014410:	1c43      	adds	r3, r0, #1
 8014412:	d102      	bne.n	801441a <_write_r+0x1e>
 8014414:	682b      	ldr	r3, [r5, #0]
 8014416:	b103      	cbz	r3, 801441a <_write_r+0x1e>
 8014418:	6023      	str	r3, [r4, #0]
 801441a:	bd38      	pop	{r3, r4, r5, pc}
 801441c:	2000280c 	.word	0x2000280c

08014420 <_close_r>:
 8014420:	b538      	push	{r3, r4, r5, lr}
 8014422:	4d06      	ldr	r5, [pc, #24]	; (801443c <_close_r+0x1c>)
 8014424:	2300      	movs	r3, #0
 8014426:	4604      	mov	r4, r0
 8014428:	4608      	mov	r0, r1
 801442a:	602b      	str	r3, [r5, #0]
 801442c:	f7f4 fdeb 	bl	8009006 <_close>
 8014430:	1c43      	adds	r3, r0, #1
 8014432:	d102      	bne.n	801443a <_close_r+0x1a>
 8014434:	682b      	ldr	r3, [r5, #0]
 8014436:	b103      	cbz	r3, 801443a <_close_r+0x1a>
 8014438:	6023      	str	r3, [r4, #0]
 801443a:	bd38      	pop	{r3, r4, r5, pc}
 801443c:	2000280c 	.word	0x2000280c

08014440 <_fstat_r>:
 8014440:	b538      	push	{r3, r4, r5, lr}
 8014442:	4d07      	ldr	r5, [pc, #28]	; (8014460 <_fstat_r+0x20>)
 8014444:	2300      	movs	r3, #0
 8014446:	4604      	mov	r4, r0
 8014448:	4608      	mov	r0, r1
 801444a:	4611      	mov	r1, r2
 801444c:	602b      	str	r3, [r5, #0]
 801444e:	f7f4 fde6 	bl	800901e <_fstat>
 8014452:	1c43      	adds	r3, r0, #1
 8014454:	d102      	bne.n	801445c <_fstat_r+0x1c>
 8014456:	682b      	ldr	r3, [r5, #0]
 8014458:	b103      	cbz	r3, 801445c <_fstat_r+0x1c>
 801445a:	6023      	str	r3, [r4, #0]
 801445c:	bd38      	pop	{r3, r4, r5, pc}
 801445e:	bf00      	nop
 8014460:	2000280c 	.word	0x2000280c

08014464 <_isatty_r>:
 8014464:	b538      	push	{r3, r4, r5, lr}
 8014466:	4d06      	ldr	r5, [pc, #24]	; (8014480 <_isatty_r+0x1c>)
 8014468:	2300      	movs	r3, #0
 801446a:	4604      	mov	r4, r0
 801446c:	4608      	mov	r0, r1
 801446e:	602b      	str	r3, [r5, #0]
 8014470:	f7f4 fde5 	bl	800903e <_isatty>
 8014474:	1c43      	adds	r3, r0, #1
 8014476:	d102      	bne.n	801447e <_isatty_r+0x1a>
 8014478:	682b      	ldr	r3, [r5, #0]
 801447a:	b103      	cbz	r3, 801447e <_isatty_r+0x1a>
 801447c:	6023      	str	r3, [r4, #0]
 801447e:	bd38      	pop	{r3, r4, r5, pc}
 8014480:	2000280c 	.word	0x2000280c

08014484 <_lseek_r>:
 8014484:	b538      	push	{r3, r4, r5, lr}
 8014486:	4d07      	ldr	r5, [pc, #28]	; (80144a4 <_lseek_r+0x20>)
 8014488:	4604      	mov	r4, r0
 801448a:	4608      	mov	r0, r1
 801448c:	4611      	mov	r1, r2
 801448e:	2200      	movs	r2, #0
 8014490:	602a      	str	r2, [r5, #0]
 8014492:	461a      	mov	r2, r3
 8014494:	f7f4 fdde 	bl	8009054 <_lseek>
 8014498:	1c43      	adds	r3, r0, #1
 801449a:	d102      	bne.n	80144a2 <_lseek_r+0x1e>
 801449c:	682b      	ldr	r3, [r5, #0]
 801449e:	b103      	cbz	r3, 80144a2 <_lseek_r+0x1e>
 80144a0:	6023      	str	r3, [r4, #0]
 80144a2:	bd38      	pop	{r3, r4, r5, pc}
 80144a4:	2000280c 	.word	0x2000280c

080144a8 <_read_r>:
 80144a8:	b538      	push	{r3, r4, r5, lr}
 80144aa:	4d07      	ldr	r5, [pc, #28]	; (80144c8 <_read_r+0x20>)
 80144ac:	4604      	mov	r4, r0
 80144ae:	4608      	mov	r0, r1
 80144b0:	4611      	mov	r1, r2
 80144b2:	2200      	movs	r2, #0
 80144b4:	602a      	str	r2, [r5, #0]
 80144b6:	461a      	mov	r2, r3
 80144b8:	f7f4 fd6c 	bl	8008f94 <_read>
 80144bc:	1c43      	adds	r3, r0, #1
 80144be:	d102      	bne.n	80144c6 <_read_r+0x1e>
 80144c0:	682b      	ldr	r3, [r5, #0]
 80144c2:	b103      	cbz	r3, 80144c6 <_read_r+0x1e>
 80144c4:	6023      	str	r3, [r4, #0]
 80144c6:	bd38      	pop	{r3, r4, r5, pc}
 80144c8:	2000280c 	.word	0x2000280c
 80144cc:	00000000 	.word	0x00000000

080144d0 <exp>:
 80144d0:	b538      	push	{r3, r4, r5, lr}
 80144d2:	ed2d 8b02 	vpush	{d8}
 80144d6:	ec55 4b10 	vmov	r4, r5, d0
 80144da:	f000 f86d 	bl	80145b8 <__ieee754_exp>
 80144de:	eeb0 8a40 	vmov.f32	s16, s0
 80144e2:	eef0 8a60 	vmov.f32	s17, s1
 80144e6:	ec45 4b10 	vmov	d0, r4, r5
 80144ea:	f000 fac9 	bl	8014a80 <finite>
 80144ee:	b168      	cbz	r0, 801450c <exp+0x3c>
 80144f0:	a317      	add	r3, pc, #92	; (adr r3, 8014550 <exp+0x80>)
 80144f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144f6:	4620      	mov	r0, r4
 80144f8:	4629      	mov	r1, r5
 80144fa:	f7ec fb35 	bl	8000b68 <__aeabi_dcmpgt>
 80144fe:	b160      	cbz	r0, 801451a <exp+0x4a>
 8014500:	f7fd f8d0 	bl	80116a4 <__errno>
 8014504:	ed9f 8b0e 	vldr	d8, [pc, #56]	; 8014540 <exp+0x70>
 8014508:	2322      	movs	r3, #34	; 0x22
 801450a:	6003      	str	r3, [r0, #0]
 801450c:	eeb0 0a48 	vmov.f32	s0, s16
 8014510:	eef0 0a68 	vmov.f32	s1, s17
 8014514:	ecbd 8b02 	vpop	{d8}
 8014518:	bd38      	pop	{r3, r4, r5, pc}
 801451a:	a30f      	add	r3, pc, #60	; (adr r3, 8014558 <exp+0x88>)
 801451c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014520:	4620      	mov	r0, r4
 8014522:	4629      	mov	r1, r5
 8014524:	f7ec fb02 	bl	8000b2c <__aeabi_dcmplt>
 8014528:	2800      	cmp	r0, #0
 801452a:	d0ef      	beq.n	801450c <exp+0x3c>
 801452c:	f7fd f8ba 	bl	80116a4 <__errno>
 8014530:	2322      	movs	r3, #34	; 0x22
 8014532:	ed9f 8b05 	vldr	d8, [pc, #20]	; 8014548 <exp+0x78>
 8014536:	6003      	str	r3, [r0, #0]
 8014538:	e7e8      	b.n	801450c <exp+0x3c>
 801453a:	bf00      	nop
 801453c:	f3af 8000 	nop.w
 8014540:	00000000 	.word	0x00000000
 8014544:	7ff00000 	.word	0x7ff00000
	...
 8014550:	fefa39ef 	.word	0xfefa39ef
 8014554:	40862e42 	.word	0x40862e42
 8014558:	d52d3051 	.word	0xd52d3051
 801455c:	c0874910 	.word	0xc0874910

08014560 <sqrt>:
 8014560:	b538      	push	{r3, r4, r5, lr}
 8014562:	ed2d 8b02 	vpush	{d8}
 8014566:	ec55 4b10 	vmov	r4, r5, d0
 801456a:	f000 f9a7 	bl	80148bc <__ieee754_sqrt>
 801456e:	4622      	mov	r2, r4
 8014570:	462b      	mov	r3, r5
 8014572:	4620      	mov	r0, r4
 8014574:	4629      	mov	r1, r5
 8014576:	eeb0 8a40 	vmov.f32	s16, s0
 801457a:	eef0 8a60 	vmov.f32	s17, s1
 801457e:	f7ec fafd 	bl	8000b7c <__aeabi_dcmpun>
 8014582:	b990      	cbnz	r0, 80145aa <sqrt+0x4a>
 8014584:	2200      	movs	r2, #0
 8014586:	2300      	movs	r3, #0
 8014588:	4620      	mov	r0, r4
 801458a:	4629      	mov	r1, r5
 801458c:	f7ec face 	bl	8000b2c <__aeabi_dcmplt>
 8014590:	b158      	cbz	r0, 80145aa <sqrt+0x4a>
 8014592:	f7fd f887 	bl	80116a4 <__errno>
 8014596:	2321      	movs	r3, #33	; 0x21
 8014598:	6003      	str	r3, [r0, #0]
 801459a:	2200      	movs	r2, #0
 801459c:	2300      	movs	r3, #0
 801459e:	4610      	mov	r0, r2
 80145a0:	4619      	mov	r1, r3
 80145a2:	f7ec f97b 	bl	800089c <__aeabi_ddiv>
 80145a6:	ec41 0b18 	vmov	d8, r0, r1
 80145aa:	eeb0 0a48 	vmov.f32	s0, s16
 80145ae:	eef0 0a68 	vmov.f32	s1, s17
 80145b2:	ecbd 8b02 	vpop	{d8}
 80145b6:	bd38      	pop	{r3, r4, r5, pc}

080145b8 <__ieee754_exp>:
 80145b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80145bc:	ec55 4b10 	vmov	r4, r5, d0
 80145c0:	49b5      	ldr	r1, [pc, #724]	; (8014898 <__ieee754_exp+0x2e0>)
 80145c2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80145c6:	428b      	cmp	r3, r1
 80145c8:	ed2d 8b04 	vpush	{d8-d9}
 80145cc:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 80145d0:	d93d      	bls.n	801464e <__ieee754_exp+0x96>
 80145d2:	49b2      	ldr	r1, [pc, #712]	; (801489c <__ieee754_exp+0x2e4>)
 80145d4:	428b      	cmp	r3, r1
 80145d6:	d918      	bls.n	801460a <__ieee754_exp+0x52>
 80145d8:	ee10 3a10 	vmov	r3, s0
 80145dc:	f3c5 0213 	ubfx	r2, r5, #0, #20
 80145e0:	4313      	orrs	r3, r2
 80145e2:	d009      	beq.n	80145f8 <__ieee754_exp+0x40>
 80145e4:	ee10 2a10 	vmov	r2, s0
 80145e8:	462b      	mov	r3, r5
 80145ea:	4620      	mov	r0, r4
 80145ec:	4629      	mov	r1, r5
 80145ee:	f7eb fe75 	bl	80002dc <__adddf3>
 80145f2:	4604      	mov	r4, r0
 80145f4:	460d      	mov	r5, r1
 80145f6:	e002      	b.n	80145fe <__ieee754_exp+0x46>
 80145f8:	b10e      	cbz	r6, 80145fe <__ieee754_exp+0x46>
 80145fa:	2400      	movs	r4, #0
 80145fc:	2500      	movs	r5, #0
 80145fe:	ecbd 8b04 	vpop	{d8-d9}
 8014602:	ec45 4b10 	vmov	d0, r4, r5
 8014606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801460a:	a38d      	add	r3, pc, #564	; (adr r3, 8014840 <__ieee754_exp+0x288>)
 801460c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014610:	ee10 0a10 	vmov	r0, s0
 8014614:	4629      	mov	r1, r5
 8014616:	f7ec faa7 	bl	8000b68 <__aeabi_dcmpgt>
 801461a:	4607      	mov	r7, r0
 801461c:	b130      	cbz	r0, 801462c <__ieee754_exp+0x74>
 801461e:	ecbd 8b04 	vpop	{d8-d9}
 8014622:	2000      	movs	r0, #0
 8014624:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014628:	f000 ba21 	b.w	8014a6e <__math_oflow>
 801462c:	a386      	add	r3, pc, #536	; (adr r3, 8014848 <__ieee754_exp+0x290>)
 801462e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014632:	4620      	mov	r0, r4
 8014634:	4629      	mov	r1, r5
 8014636:	f7ec fa79 	bl	8000b2c <__aeabi_dcmplt>
 801463a:	2800      	cmp	r0, #0
 801463c:	f000 808b 	beq.w	8014756 <__ieee754_exp+0x19e>
 8014640:	ecbd 8b04 	vpop	{d8-d9}
 8014644:	4638      	mov	r0, r7
 8014646:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801464a:	f000 ba07 	b.w	8014a5c <__math_uflow>
 801464e:	4a94      	ldr	r2, [pc, #592]	; (80148a0 <__ieee754_exp+0x2e8>)
 8014650:	4293      	cmp	r3, r2
 8014652:	f240 80ac 	bls.w	80147ae <__ieee754_exp+0x1f6>
 8014656:	4a93      	ldr	r2, [pc, #588]	; (80148a4 <__ieee754_exp+0x2ec>)
 8014658:	4293      	cmp	r3, r2
 801465a:	d87c      	bhi.n	8014756 <__ieee754_exp+0x19e>
 801465c:	4b92      	ldr	r3, [pc, #584]	; (80148a8 <__ieee754_exp+0x2f0>)
 801465e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8014662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014666:	ee10 0a10 	vmov	r0, s0
 801466a:	4629      	mov	r1, r5
 801466c:	f7eb fe34 	bl	80002d8 <__aeabi_dsub>
 8014670:	4b8e      	ldr	r3, [pc, #568]	; (80148ac <__ieee754_exp+0x2f4>)
 8014672:	00f7      	lsls	r7, r6, #3
 8014674:	443b      	add	r3, r7
 8014676:	ed93 7b00 	vldr	d7, [r3]
 801467a:	f1c6 0a01 	rsb	sl, r6, #1
 801467e:	4680      	mov	r8, r0
 8014680:	4689      	mov	r9, r1
 8014682:	ebaa 0a06 	sub.w	sl, sl, r6
 8014686:	eeb0 8a47 	vmov.f32	s16, s14
 801468a:	eef0 8a67 	vmov.f32	s17, s15
 801468e:	ec53 2b18 	vmov	r2, r3, d8
 8014692:	4640      	mov	r0, r8
 8014694:	4649      	mov	r1, r9
 8014696:	f7eb fe1f 	bl	80002d8 <__aeabi_dsub>
 801469a:	4604      	mov	r4, r0
 801469c:	460d      	mov	r5, r1
 801469e:	4622      	mov	r2, r4
 80146a0:	462b      	mov	r3, r5
 80146a2:	4620      	mov	r0, r4
 80146a4:	4629      	mov	r1, r5
 80146a6:	f7eb ffcf 	bl	8000648 <__aeabi_dmul>
 80146aa:	a369      	add	r3, pc, #420	; (adr r3, 8014850 <__ieee754_exp+0x298>)
 80146ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146b0:	4606      	mov	r6, r0
 80146b2:	460f      	mov	r7, r1
 80146b4:	f7eb ffc8 	bl	8000648 <__aeabi_dmul>
 80146b8:	a367      	add	r3, pc, #412	; (adr r3, 8014858 <__ieee754_exp+0x2a0>)
 80146ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146be:	f7eb fe0b 	bl	80002d8 <__aeabi_dsub>
 80146c2:	4632      	mov	r2, r6
 80146c4:	463b      	mov	r3, r7
 80146c6:	f7eb ffbf 	bl	8000648 <__aeabi_dmul>
 80146ca:	a365      	add	r3, pc, #404	; (adr r3, 8014860 <__ieee754_exp+0x2a8>)
 80146cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146d0:	f7eb fe04 	bl	80002dc <__adddf3>
 80146d4:	4632      	mov	r2, r6
 80146d6:	463b      	mov	r3, r7
 80146d8:	f7eb ffb6 	bl	8000648 <__aeabi_dmul>
 80146dc:	a362      	add	r3, pc, #392	; (adr r3, 8014868 <__ieee754_exp+0x2b0>)
 80146de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146e2:	f7eb fdf9 	bl	80002d8 <__aeabi_dsub>
 80146e6:	4632      	mov	r2, r6
 80146e8:	463b      	mov	r3, r7
 80146ea:	f7eb ffad 	bl	8000648 <__aeabi_dmul>
 80146ee:	a360      	add	r3, pc, #384	; (adr r3, 8014870 <__ieee754_exp+0x2b8>)
 80146f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146f4:	f7eb fdf2 	bl	80002dc <__adddf3>
 80146f8:	4632      	mov	r2, r6
 80146fa:	463b      	mov	r3, r7
 80146fc:	f7eb ffa4 	bl	8000648 <__aeabi_dmul>
 8014700:	4602      	mov	r2, r0
 8014702:	460b      	mov	r3, r1
 8014704:	4620      	mov	r0, r4
 8014706:	4629      	mov	r1, r5
 8014708:	f7eb fde6 	bl	80002d8 <__aeabi_dsub>
 801470c:	4602      	mov	r2, r0
 801470e:	460b      	mov	r3, r1
 8014710:	4606      	mov	r6, r0
 8014712:	460f      	mov	r7, r1
 8014714:	4620      	mov	r0, r4
 8014716:	4629      	mov	r1, r5
 8014718:	f7eb ff96 	bl	8000648 <__aeabi_dmul>
 801471c:	ec41 0b19 	vmov	d9, r0, r1
 8014720:	f1ba 0f00 	cmp.w	sl, #0
 8014724:	d15d      	bne.n	80147e2 <__ieee754_exp+0x22a>
 8014726:	2200      	movs	r2, #0
 8014728:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801472c:	4630      	mov	r0, r6
 801472e:	4639      	mov	r1, r7
 8014730:	f7eb fdd2 	bl	80002d8 <__aeabi_dsub>
 8014734:	4602      	mov	r2, r0
 8014736:	460b      	mov	r3, r1
 8014738:	ec51 0b19 	vmov	r0, r1, d9
 801473c:	f7ec f8ae 	bl	800089c <__aeabi_ddiv>
 8014740:	4622      	mov	r2, r4
 8014742:	462b      	mov	r3, r5
 8014744:	f7eb fdc8 	bl	80002d8 <__aeabi_dsub>
 8014748:	4602      	mov	r2, r0
 801474a:	460b      	mov	r3, r1
 801474c:	2000      	movs	r0, #0
 801474e:	4958      	ldr	r1, [pc, #352]	; (80148b0 <__ieee754_exp+0x2f8>)
 8014750:	f7eb fdc2 	bl	80002d8 <__aeabi_dsub>
 8014754:	e74d      	b.n	80145f2 <__ieee754_exp+0x3a>
 8014756:	4857      	ldr	r0, [pc, #348]	; (80148b4 <__ieee754_exp+0x2fc>)
 8014758:	a347      	add	r3, pc, #284	; (adr r3, 8014878 <__ieee754_exp+0x2c0>)
 801475a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801475e:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 8014762:	4629      	mov	r1, r5
 8014764:	4620      	mov	r0, r4
 8014766:	f7eb ff6f 	bl	8000648 <__aeabi_dmul>
 801476a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801476e:	f7eb fdb5 	bl	80002dc <__adddf3>
 8014772:	f7ec fa19 	bl	8000ba8 <__aeabi_d2iz>
 8014776:	4682      	mov	sl, r0
 8014778:	f7eb fefc 	bl	8000574 <__aeabi_i2d>
 801477c:	a340      	add	r3, pc, #256	; (adr r3, 8014880 <__ieee754_exp+0x2c8>)
 801477e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014782:	4606      	mov	r6, r0
 8014784:	460f      	mov	r7, r1
 8014786:	f7eb ff5f 	bl	8000648 <__aeabi_dmul>
 801478a:	4602      	mov	r2, r0
 801478c:	460b      	mov	r3, r1
 801478e:	4620      	mov	r0, r4
 8014790:	4629      	mov	r1, r5
 8014792:	f7eb fda1 	bl	80002d8 <__aeabi_dsub>
 8014796:	a33c      	add	r3, pc, #240	; (adr r3, 8014888 <__ieee754_exp+0x2d0>)
 8014798:	e9d3 2300 	ldrd	r2, r3, [r3]
 801479c:	4680      	mov	r8, r0
 801479e:	4689      	mov	r9, r1
 80147a0:	4630      	mov	r0, r6
 80147a2:	4639      	mov	r1, r7
 80147a4:	f7eb ff50 	bl	8000648 <__aeabi_dmul>
 80147a8:	ec41 0b18 	vmov	d8, r0, r1
 80147ac:	e76f      	b.n	801468e <__ieee754_exp+0xd6>
 80147ae:	4a42      	ldr	r2, [pc, #264]	; (80148b8 <__ieee754_exp+0x300>)
 80147b0:	4293      	cmp	r3, r2
 80147b2:	d811      	bhi.n	80147d8 <__ieee754_exp+0x220>
 80147b4:	a336      	add	r3, pc, #216	; (adr r3, 8014890 <__ieee754_exp+0x2d8>)
 80147b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147ba:	ee10 0a10 	vmov	r0, s0
 80147be:	4629      	mov	r1, r5
 80147c0:	f7eb fd8c 	bl	80002dc <__adddf3>
 80147c4:	4b3a      	ldr	r3, [pc, #232]	; (80148b0 <__ieee754_exp+0x2f8>)
 80147c6:	2200      	movs	r2, #0
 80147c8:	f7ec f9ce 	bl	8000b68 <__aeabi_dcmpgt>
 80147cc:	b138      	cbz	r0, 80147de <__ieee754_exp+0x226>
 80147ce:	4b38      	ldr	r3, [pc, #224]	; (80148b0 <__ieee754_exp+0x2f8>)
 80147d0:	2200      	movs	r2, #0
 80147d2:	4620      	mov	r0, r4
 80147d4:	4629      	mov	r1, r5
 80147d6:	e70a      	b.n	80145ee <__ieee754_exp+0x36>
 80147d8:	f04f 0a00 	mov.w	sl, #0
 80147dc:	e75f      	b.n	801469e <__ieee754_exp+0xe6>
 80147de:	4682      	mov	sl, r0
 80147e0:	e75d      	b.n	801469e <__ieee754_exp+0xe6>
 80147e2:	4632      	mov	r2, r6
 80147e4:	463b      	mov	r3, r7
 80147e6:	2000      	movs	r0, #0
 80147e8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80147ec:	f7eb fd74 	bl	80002d8 <__aeabi_dsub>
 80147f0:	4602      	mov	r2, r0
 80147f2:	460b      	mov	r3, r1
 80147f4:	ec51 0b19 	vmov	r0, r1, d9
 80147f8:	f7ec f850 	bl	800089c <__aeabi_ddiv>
 80147fc:	4602      	mov	r2, r0
 80147fe:	460b      	mov	r3, r1
 8014800:	ec51 0b18 	vmov	r0, r1, d8
 8014804:	f7eb fd68 	bl	80002d8 <__aeabi_dsub>
 8014808:	4642      	mov	r2, r8
 801480a:	464b      	mov	r3, r9
 801480c:	f7eb fd64 	bl	80002d8 <__aeabi_dsub>
 8014810:	4602      	mov	r2, r0
 8014812:	460b      	mov	r3, r1
 8014814:	2000      	movs	r0, #0
 8014816:	4926      	ldr	r1, [pc, #152]	; (80148b0 <__ieee754_exp+0x2f8>)
 8014818:	f7eb fd5e 	bl	80002d8 <__aeabi_dsub>
 801481c:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8014820:	4592      	cmp	sl, r2
 8014822:	db02      	blt.n	801482a <__ieee754_exp+0x272>
 8014824:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8014828:	e6e3      	b.n	80145f2 <__ieee754_exp+0x3a>
 801482a:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 801482e:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8014832:	2200      	movs	r2, #0
 8014834:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 8014838:	f7eb ff06 	bl	8000648 <__aeabi_dmul>
 801483c:	e6d9      	b.n	80145f2 <__ieee754_exp+0x3a>
 801483e:	bf00      	nop
 8014840:	fefa39ef 	.word	0xfefa39ef
 8014844:	40862e42 	.word	0x40862e42
 8014848:	d52d3051 	.word	0xd52d3051
 801484c:	c0874910 	.word	0xc0874910
 8014850:	72bea4d0 	.word	0x72bea4d0
 8014854:	3e663769 	.word	0x3e663769
 8014858:	c5d26bf1 	.word	0xc5d26bf1
 801485c:	3ebbbd41 	.word	0x3ebbbd41
 8014860:	af25de2c 	.word	0xaf25de2c
 8014864:	3f11566a 	.word	0x3f11566a
 8014868:	16bebd93 	.word	0x16bebd93
 801486c:	3f66c16c 	.word	0x3f66c16c
 8014870:	5555553e 	.word	0x5555553e
 8014874:	3fc55555 	.word	0x3fc55555
 8014878:	652b82fe 	.word	0x652b82fe
 801487c:	3ff71547 	.word	0x3ff71547
 8014880:	fee00000 	.word	0xfee00000
 8014884:	3fe62e42 	.word	0x3fe62e42
 8014888:	35793c76 	.word	0x35793c76
 801488c:	3dea39ef 	.word	0x3dea39ef
 8014890:	8800759c 	.word	0x8800759c
 8014894:	7e37e43c 	.word	0x7e37e43c
 8014898:	40862e41 	.word	0x40862e41
 801489c:	7fefffff 	.word	0x7fefffff
 80148a0:	3fd62e42 	.word	0x3fd62e42
 80148a4:	3ff0a2b1 	.word	0x3ff0a2b1
 80148a8:	0801b040 	.word	0x0801b040
 80148ac:	0801b050 	.word	0x0801b050
 80148b0:	3ff00000 	.word	0x3ff00000
 80148b4:	0801b030 	.word	0x0801b030
 80148b8:	3defffff 	.word	0x3defffff

080148bc <__ieee754_sqrt>:
 80148bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80148c0:	ec55 4b10 	vmov	r4, r5, d0
 80148c4:	4e55      	ldr	r6, [pc, #340]	; (8014a1c <__ieee754_sqrt+0x160>)
 80148c6:	43ae      	bics	r6, r5
 80148c8:	ee10 0a10 	vmov	r0, s0
 80148cc:	ee10 3a10 	vmov	r3, s0
 80148d0:	462a      	mov	r2, r5
 80148d2:	4629      	mov	r1, r5
 80148d4:	d110      	bne.n	80148f8 <__ieee754_sqrt+0x3c>
 80148d6:	ee10 2a10 	vmov	r2, s0
 80148da:	462b      	mov	r3, r5
 80148dc:	f7eb feb4 	bl	8000648 <__aeabi_dmul>
 80148e0:	4602      	mov	r2, r0
 80148e2:	460b      	mov	r3, r1
 80148e4:	4620      	mov	r0, r4
 80148e6:	4629      	mov	r1, r5
 80148e8:	f7eb fcf8 	bl	80002dc <__adddf3>
 80148ec:	4604      	mov	r4, r0
 80148ee:	460d      	mov	r5, r1
 80148f0:	ec45 4b10 	vmov	d0, r4, r5
 80148f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80148f8:	2d00      	cmp	r5, #0
 80148fa:	dc10      	bgt.n	801491e <__ieee754_sqrt+0x62>
 80148fc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8014900:	4330      	orrs	r0, r6
 8014902:	d0f5      	beq.n	80148f0 <__ieee754_sqrt+0x34>
 8014904:	b15d      	cbz	r5, 801491e <__ieee754_sqrt+0x62>
 8014906:	ee10 2a10 	vmov	r2, s0
 801490a:	462b      	mov	r3, r5
 801490c:	ee10 0a10 	vmov	r0, s0
 8014910:	f7eb fce2 	bl	80002d8 <__aeabi_dsub>
 8014914:	4602      	mov	r2, r0
 8014916:	460b      	mov	r3, r1
 8014918:	f7eb ffc0 	bl	800089c <__aeabi_ddiv>
 801491c:	e7e6      	b.n	80148ec <__ieee754_sqrt+0x30>
 801491e:	1512      	asrs	r2, r2, #20
 8014920:	d074      	beq.n	8014a0c <__ieee754_sqrt+0x150>
 8014922:	07d4      	lsls	r4, r2, #31
 8014924:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8014928:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 801492c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8014930:	bf5e      	ittt	pl
 8014932:	0fda      	lsrpl	r2, r3, #31
 8014934:	005b      	lslpl	r3, r3, #1
 8014936:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 801493a:	2400      	movs	r4, #0
 801493c:	0fda      	lsrs	r2, r3, #31
 801493e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8014942:	107f      	asrs	r7, r7, #1
 8014944:	005b      	lsls	r3, r3, #1
 8014946:	2516      	movs	r5, #22
 8014948:	4620      	mov	r0, r4
 801494a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801494e:	1886      	adds	r6, r0, r2
 8014950:	428e      	cmp	r6, r1
 8014952:	bfde      	ittt	le
 8014954:	1b89      	suble	r1, r1, r6
 8014956:	18b0      	addle	r0, r6, r2
 8014958:	18a4      	addle	r4, r4, r2
 801495a:	0049      	lsls	r1, r1, #1
 801495c:	3d01      	subs	r5, #1
 801495e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8014962:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8014966:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801496a:	d1f0      	bne.n	801494e <__ieee754_sqrt+0x92>
 801496c:	462a      	mov	r2, r5
 801496e:	f04f 0e20 	mov.w	lr, #32
 8014972:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8014976:	4281      	cmp	r1, r0
 8014978:	eb06 0c05 	add.w	ip, r6, r5
 801497c:	dc02      	bgt.n	8014984 <__ieee754_sqrt+0xc8>
 801497e:	d113      	bne.n	80149a8 <__ieee754_sqrt+0xec>
 8014980:	459c      	cmp	ip, r3
 8014982:	d811      	bhi.n	80149a8 <__ieee754_sqrt+0xec>
 8014984:	f1bc 0f00 	cmp.w	ip, #0
 8014988:	eb0c 0506 	add.w	r5, ip, r6
 801498c:	da43      	bge.n	8014a16 <__ieee754_sqrt+0x15a>
 801498e:	2d00      	cmp	r5, #0
 8014990:	db41      	blt.n	8014a16 <__ieee754_sqrt+0x15a>
 8014992:	f100 0801 	add.w	r8, r0, #1
 8014996:	1a09      	subs	r1, r1, r0
 8014998:	459c      	cmp	ip, r3
 801499a:	bf88      	it	hi
 801499c:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 80149a0:	eba3 030c 	sub.w	r3, r3, ip
 80149a4:	4432      	add	r2, r6
 80149a6:	4640      	mov	r0, r8
 80149a8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80149ac:	f1be 0e01 	subs.w	lr, lr, #1
 80149b0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80149b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80149b8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80149bc:	d1db      	bne.n	8014976 <__ieee754_sqrt+0xba>
 80149be:	430b      	orrs	r3, r1
 80149c0:	d006      	beq.n	80149d0 <__ieee754_sqrt+0x114>
 80149c2:	1c50      	adds	r0, r2, #1
 80149c4:	bf13      	iteet	ne
 80149c6:	3201      	addne	r2, #1
 80149c8:	3401      	addeq	r4, #1
 80149ca:	4672      	moveq	r2, lr
 80149cc:	f022 0201 	bicne.w	r2, r2, #1
 80149d0:	1063      	asrs	r3, r4, #1
 80149d2:	0852      	lsrs	r2, r2, #1
 80149d4:	07e1      	lsls	r1, r4, #31
 80149d6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80149da:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80149de:	bf48      	it	mi
 80149e0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 80149e4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 80149e8:	4614      	mov	r4, r2
 80149ea:	e781      	b.n	80148f0 <__ieee754_sqrt+0x34>
 80149ec:	0ad9      	lsrs	r1, r3, #11
 80149ee:	3815      	subs	r0, #21
 80149f0:	055b      	lsls	r3, r3, #21
 80149f2:	2900      	cmp	r1, #0
 80149f4:	d0fa      	beq.n	80149ec <__ieee754_sqrt+0x130>
 80149f6:	02cd      	lsls	r5, r1, #11
 80149f8:	d50a      	bpl.n	8014a10 <__ieee754_sqrt+0x154>
 80149fa:	f1c2 0420 	rsb	r4, r2, #32
 80149fe:	fa23 f404 	lsr.w	r4, r3, r4
 8014a02:	1e55      	subs	r5, r2, #1
 8014a04:	4093      	lsls	r3, r2
 8014a06:	4321      	orrs	r1, r4
 8014a08:	1b42      	subs	r2, r0, r5
 8014a0a:	e78a      	b.n	8014922 <__ieee754_sqrt+0x66>
 8014a0c:	4610      	mov	r0, r2
 8014a0e:	e7f0      	b.n	80149f2 <__ieee754_sqrt+0x136>
 8014a10:	0049      	lsls	r1, r1, #1
 8014a12:	3201      	adds	r2, #1
 8014a14:	e7ef      	b.n	80149f6 <__ieee754_sqrt+0x13a>
 8014a16:	4680      	mov	r8, r0
 8014a18:	e7bd      	b.n	8014996 <__ieee754_sqrt+0xda>
 8014a1a:	bf00      	nop
 8014a1c:	7ff00000 	.word	0x7ff00000

08014a20 <with_errno>:
 8014a20:	b570      	push	{r4, r5, r6, lr}
 8014a22:	4604      	mov	r4, r0
 8014a24:	460d      	mov	r5, r1
 8014a26:	4616      	mov	r6, r2
 8014a28:	f7fc fe3c 	bl	80116a4 <__errno>
 8014a2c:	4629      	mov	r1, r5
 8014a2e:	6006      	str	r6, [r0, #0]
 8014a30:	4620      	mov	r0, r4
 8014a32:	bd70      	pop	{r4, r5, r6, pc}

08014a34 <xflow>:
 8014a34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014a36:	4614      	mov	r4, r2
 8014a38:	461d      	mov	r5, r3
 8014a3a:	b108      	cbz	r0, 8014a40 <xflow+0xc>
 8014a3c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014a40:	e9cd 2300 	strd	r2, r3, [sp]
 8014a44:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014a48:	4620      	mov	r0, r4
 8014a4a:	4629      	mov	r1, r5
 8014a4c:	f7eb fdfc 	bl	8000648 <__aeabi_dmul>
 8014a50:	2222      	movs	r2, #34	; 0x22
 8014a52:	b003      	add	sp, #12
 8014a54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014a58:	f7ff bfe2 	b.w	8014a20 <with_errno>

08014a5c <__math_uflow>:
 8014a5c:	b508      	push	{r3, lr}
 8014a5e:	2200      	movs	r2, #0
 8014a60:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8014a64:	f7ff ffe6 	bl	8014a34 <xflow>
 8014a68:	ec41 0b10 	vmov	d0, r0, r1
 8014a6c:	bd08      	pop	{r3, pc}

08014a6e <__math_oflow>:
 8014a6e:	b508      	push	{r3, lr}
 8014a70:	2200      	movs	r2, #0
 8014a72:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8014a76:	f7ff ffdd 	bl	8014a34 <xflow>
 8014a7a:	ec41 0b10 	vmov	d0, r0, r1
 8014a7e:	bd08      	pop	{r3, pc}

08014a80 <finite>:
 8014a80:	b082      	sub	sp, #8
 8014a82:	ed8d 0b00 	vstr	d0, [sp]
 8014a86:	9801      	ldr	r0, [sp, #4]
 8014a88:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8014a8c:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8014a90:	0fc0      	lsrs	r0, r0, #31
 8014a92:	b002      	add	sp, #8
 8014a94:	4770      	bx	lr
	...

08014a98 <_init>:
 8014a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a9a:	bf00      	nop
 8014a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a9e:	bc08      	pop	{r3}
 8014aa0:	469e      	mov	lr, r3
 8014aa2:	4770      	bx	lr

08014aa4 <_fini>:
 8014aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014aa6:	bf00      	nop
 8014aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014aaa:	bc08      	pop	{r3}
 8014aac:	469e      	mov	lr, r3
 8014aae:	4770      	bx	lr
