{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620315837899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620315837909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 06 17:43:47 2021 " "Processing started: Thu May 06 17:43:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620315837909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620315837909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bloc -c bloc " "Command: quartus_map --read_settings_files=on --write_settings_files=off bloc -c bloc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620315837909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620315839419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620315839419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledmatrixcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ledmatrixcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ledmatrixcontroller-beh " "Found design unit 1: ledmatrixcontroller-beh" {  } { { "ledmatrixcontroller.vhd" "" { Text "C:/Users/Semi/Desktop/Projet_MA1_Arthur_Julien/DE0-my_first_hps-fpga_base/ledmatrixcontroller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620315859628 ""} { "Info" "ISGN_ENTITY_NAME" "1 ledmatrixcontroller " "Found entity 1: ledmatrixcontroller" {  } { { "ledmatrixcontroller.vhd" "" { Text "C:/Users/Semi/Desktop/Projet_MA1_Arthur_Julien/DE0-my_first_hps-fpga_base/ledmatrixcontroller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620315859628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620315859628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-beh " "Found design unit 1: fsm-beh" {  } { { "fsm.vhd" "" { Text "C:/Users/Semi/Desktop/Projet_MA1_Arthur_Julien/DE0-my_first_hps-fpga_base/fsm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620315859638 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/Users/Semi/Desktop/Projet_MA1_Arthur_Julien/DE0-my_first_hps-fpga_base/fsm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620315859638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620315859638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb-behavioral " "Found design unit 1: tb-behavioral" {  } { { "bloc.vhd" "" { Text "C:/Users/Semi/Desktop/Projet_MA1_Arthur_Julien/DE0-my_first_hps-fpga_base/bloc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620315859648 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "bloc.vhd" "" { Text "C:/Users/Semi/Desktop/Projet_MA1_Arthur_Julien/DE0-my_first_hps-fpga_base/bloc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620315859648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620315859648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mybloc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mybloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myblock-behavioral " "Found design unit 1: myblock-behavioral" {  } { { "mybloc.vhd" "" { Text "C:/Users/Semi/Desktop/Projet_MA1_Arthur_Julien/DE0-my_first_hps-fpga_base/mybloc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620315859658 ""} { "Info" "ISGN_ENTITY_NAME" "1 myblock " "Found entity 1: myblock" {  } { { "mybloc.vhd" "" { Text "C:/Users/Semi/Desktop/Projet_MA1_Arthur_Julien/DE0-my_first_hps-fpga_base/mybloc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620315859658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620315859658 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledmatrixcontroller " "Elaborating entity \"ledmatrixcontroller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620315859778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm1 " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm1\"" {  } { { "ledmatrixcontroller.vhd" "fsm1" { Text "C:/Users/Semi/Desktop/Projet_MA1_Arthur_Julien/DE0-my_first_hps-fpga_base/ledmatrixcontroller.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620315859858 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter fsm.vhd(51) " "VHDL Process Statement warning at fsm.vhd(51): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/Semi/Desktop/Projet_MA1_Arthur_Julien/DE0-my_first_hps-fpga_base/fsm.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620315859868 "|ledmatrixcontroller|fsm:fsm1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "shft1 shiftreg16 " "Node instance \"shft1\" instantiates undefined entity \"shiftreg16\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "ledmatrixcontroller.vhd" "shft1" { Text "C:/Users/Semi/Desktop/Projet_MA1_Arthur_Julien/DE0-my_first_hps-fpga_base/ledmatrixcontroller.vhd" 135 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1620315859878 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620315860088 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 06 17:44:20 2021 " "Processing ended: Thu May 06 17:44:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620315860088 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620315860088 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620315860088 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620315860088 ""}
