m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/simulation/modelsim
vdivider
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1635454138
!i10b 1
!s100 4V>OAP5Ze6z3XGeX;fOz;3
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I=mYL3432ZkC<?dd=L:<GI1
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1635087115
Z6 8D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/divider.sv
Z7 FD:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/divider.sv
!i122 8
L0 1 25
Z8 OV;L;2020.1;71
r1
!s85 0
31
Z9 !s108 1635454138.000000
Z10 !s107 D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/divider.sv|
Z11 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface|D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/divider.sv|
!i113 1
Z12 o-sv -work work
Z13 !s92 -sv -work work +incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface
Z14 tCvgOpt 0
vJTAG_Memory
R1
Z15 !s110 1635454137
!i10b 1
!s100 WCHQAcUkbBRFdUAaIz5DD3
R3
IAIfj8hEUK2Cc:Fn`T;=?X2
R4
S1
R0
Z16 w1635405225
8D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/jtag_memory.v
FD:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/jtag_memory.v
!i122 3
L0 2 149
R8
r1
!s85 0
31
Z17 !s108 1635454137.000000
!s107 D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/jtag_memory.v|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface|D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/jtag_memory.v|
!i113 1
R12
R13
R14
n@j@t@a@g_@memory
vMKRVIDOR4000_top
R1
R15
!i10b 1
!s100 33S2GShNT_34N6c7<aBRC1
R3
I22]:ZaFPj1lA9@AdgBi:i2
R4
S1
R0
w1635453970
8D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/MKRVIDOR4000_top.v
FD:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/MKRVIDOR4000_top.v
!i122 1
L0 21 232
R8
r1
!s85 0
31
R17
!s107 D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/MKRVIDOR4000_top.v|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface|D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/MKRVIDOR4000_top.v|
!i113 1
R12
R13
R14
n@m@k@r@v@i@d@o@r4000_top
vnetwork
R1
R2
!i10b 1
!s100 ASS[nU6zCV:VmkX=lOzm:1
R3
I^fW]=MXm39NM<oOb`SYaE3
R4
S1
R0
Z18 w1635111080
Z19 8D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/network.sv
Z20 FD:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/network.sv
!i122 6
L0 1 62
R8
r1
!s85 0
31
R9
Z21 !s107 D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/network.sv|
Z22 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface|D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/network.sv|
!i113 1
R12
R13
R14
voutput2
R1
R2
!i10b 1
!s100 McgNh@MX?;9hQb][SiJ1H3
R3
IlE07ba6JaLQLzNSL8927h0
R4
S1
R0
Z23 w1635414406
Z24 8D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/output2.sv
Z25 FD:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/output2.sv
!i122 9
L0 1 28
R8
r1
!s85 0
31
R9
!s107 D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/output2.sv|
Z26 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface|D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/output2.sv|
!i113 1
R12
R13
R14
vrun_network
R1
R2
!i10b 1
!s100 Tf[=U=8?86ZfBc2P<9R583
R3
Ib1Gz1A]H<Ga<lBgOo2VjX0
R4
S1
R0
Z27 w1635453195
Z28 8D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/run_network.sv
Z29 FD:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/run_network.sv
!i122 5
L0 1 36
R8
r1
!s85 0
31
R17
Z30 !s107 D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/run_network.sv|
Z31 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface|D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/run_network.sv|
!i113 1
R12
R13
R14
vstim
R1
R2
!i10b 1
!s100 XMPI5:G1=dY4WbNN<4cb53
R3
I=KW0CL18m`[[5KF;_4^B60
R4
S1
R0
Z32 w1635083985
Z33 8D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/stim.sv
Z34 FD:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/stim.sv
!i122 7
L0 1 13
R8
r1
!s85 0
31
R9
Z35 !s107 D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/stim.sv|
Z36 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface|D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/stim.sv|
!i113 1
R12
R13
R14
vSynchronizer
R1
R15
!i10b 1
!s100 =MYZgjf4nBoghdBc8FLnE2
R3
IYPT5ZNf]FLe^048LiEli]2
R4
S1
R0
R16
8D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/synchronizer.v
FD:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/synchronizer.v
!i122 4
L0 2 18
R8
r1
!s85 0
31
R17
!s107 D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/synchronizer.v|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface|D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/synchronizer.v|
!i113 1
R12
R13
R14
n@synchronizer
vSYSTEM_PLL
R1
R15
!i10b 1
!s100 @fd@DQoNW_O_n:`XU8J=72
R3
IEaelAR=3kjkn=hiNDXWHW0
R4
S1
R0
R16
8D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/ip/SYSTEM_PLL/SYSTEM_PLL.v
FD:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/ip/SYSTEM_PLL/SYSTEM_PLL.v
!i122 0
L0 39 156
R8
r1
!s85 0
31
!s108 1635454136.000000
!s107 D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/ip/SYSTEM_PLL/SYSTEM_PLL.v|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/ip/SYSTEM_PLL|D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/ip/SYSTEM_PLL/SYSTEM_PLL.v|
!i113 1
R12
!s92 -sv -work work +incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/ip/SYSTEM_PLL
R14
n@s@y@s@t@e@m_@p@l@l
vSYSTEM_PLL_altpll
R1
R15
!i10b 1
!s100 Q0l^GHgLeiTbT<@FcEc=e2
R3
I:>nB[zWLoWG11<jFg4io?3
R4
S1
R0
w1635406407
8D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/db/system_pll_altpll.v
FD:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/db/system_pll_altpll.v
!i122 2
L0 31 95
R8
r1
!s85 0
31
R17
!s107 D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/db/system_pll_altpll.v|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/db|D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/db/system_pll_altpll.v|
!i113 1
R12
!s92 -sv -work work +incdir+D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/db
R14
n@s@y@s@t@e@m_@p@l@l_altpll
vtestbench_divider
R1
R2
!i10b 1
!s100 WD^Ki3XD>4I3[in8F6?Zn3
R3
IcH2gQk:o`<mOd03J5FWUc3
R4
S1
R0
R5
R6
R7
!i122 8
L0 28 20
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
R14
vtestbench_network
R1
R2
!i10b 1
!s100 ?hQ_Y`1gDEhB2lgLBDWl30
R3
IBz^?B>V7zCZV1lji^eTnA3
R4
S1
R0
R18
R19
R20
!i122 6
L0 65 20
R8
r1
!s85 0
31
R9
R21
R22
!i113 1
R12
R13
R14
vtestbench_output
R1
R2
!i10b 1
!s100 18o9bdX^Z@f?BMzZkk28T3
R3
IO]6LHnY=NUk9A4A<3k15L2
R4
S1
R0
R23
R24
R25
!i122 9
L0 31 25
R8
r1
!s85 0
31
R9
Z37 !s107 D:/Users/Niels-laptop/Documents/Git_Repositories/NeuroEng/Arduino/MKRVIDOR4000/projects/JTAG_Interface/output2.sv|
R26
!i113 1
R12
R13
R14
vtestbench_run_network
R1
R2
!i10b 1
!s100 jHRcA`W_ON2mIj1`5L0D10
R3
IoXzd=XZ?mNLd6DGQmYI1X3
R4
S1
R0
R27
R28
R29
!i122 5
L0 39 34
R8
r1
!s85 0
31
R17
R30
R31
!i113 1
R12
R13
R14
vtestbench_stim
R1
R2
!i10b 1
!s100 b[zZWP[b9Wn@YmR[]bW?D3
R3
IY=]?CfafE@W?7KXAYVR=41
R4
S1
R0
R32
R33
R34
!i122 7
L0 16 19
R8
r1
!s85 0
31
R9
R35
R36
!i113 1
R12
R13
R14
