Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/gandhardeshpande/Desktop/CSE240C/HW1/ChampSim/ipc1_public/server_009.champsimtrace.xz
L1I Barca has been initializedCPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3199954 heartbeat IPC: 3.12505 cumulative IPC: 3.12505 (Simulation time: 0 hr 0 min 18 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6392794 heartbeat IPC: 3.13201 cumulative IPC: 3.12852 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9599634 heartbeat IPC: 3.11833 cumulative IPC: 3.12512 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 12802920 heartbeat IPC: 3.12179 cumulative IPC: 3.12429 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16062892 heartbeat IPC: 3.06751 cumulative IPC: 3.11276 (Simulation time: 0 hr 1 min 31 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 16062893 (Simulation time: 0 hr 1 min 31 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 31664844 heartbeat IPC: 0.640946 cumulative IPC: 0.640945 (Simulation time: 0 hr 1 min 53 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 52667031 heartbeat IPC: 0.476141 cumulative IPC: 0.546386 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 59784526 heartbeat IPC: 1.40499 cumulative IPC: 0.686159 (Simulation time: 0 hr 2 min 37 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 67065202 heartbeat IPC: 1.3735 cumulative IPC: 0.784278 (Simulation time: 0 hr 2 min 54 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 74204905 heartbeat IPC: 1.40062 cumulative IPC: 0.859963 (Simulation time: 0 hr 3 min 12 sec) 
Finished CPU 0 instructions: 50000003 cycles: 58142013 cumulative IPC: 0.859963 (Simulation time: 0 hr 3 min 12 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.859963 instructions: 50000003 cycles: 58142013
L1D TOTAL     ACCESS:   21639696  HIT:   17060096  MISS:    4579600
L1D LOAD      ACCESS:    8635157  HIT:    6354939  MISS:    2280218
L1D RFO       ACCESS:    4581975  HIT:    4477542  MISS:     104433
L1D PREFETCH  ACCESS:    8422564  HIT:    6227615  MISS:    2194949
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    8667780  ISSUED:    8570723  USEFUL:     106388  USELESS:    2088560
L1D AVERAGE MISS LATENCY: 20.2199 cycles
L1I TOTAL     ACCESS:   12369001  HIT:   10888665  MISS:    1480336
L1I LOAD      ACCESS:   10741792  HIT:   10585947  MISS:     155845
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    1627209  HIT:     302718  MISS:    1324491
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    1875614  ISSUED:    1875614  USEFUL:     952638  USELESS:     371906
L1I AVERAGE MISS LATENCY: 28.4963 cycles
L2C TOTAL     ACCESS:    7767509  HIT:    6788184  MISS:     979325
L2C LOAD      ACCESS:    2321319  HIT:    2098655  MISS:     222664
L2C RFO       ACCESS:     103499  HIT:      63475  MISS:      40024
L2C PREFETCH  ACCESS:    5085822  HIT:    4370148  MISS:     715674
L2C WRITEBACK ACCESS:     256869  HIT:     255906  MISS:        963
L2C PREFETCH  REQUESTED:    6293478  ISSUED:    6290192  USEFUL:      21409  USELESS:     693297
L2C AVERAGE MISS LATENCY: 46.9262 cycles
LLC TOTAL     ACCESS:    2190925  HIT:    2056602  MISS:     134323
LLC LOAD      ACCESS:     222467  HIT:     203267  MISS:      19200
LLC RFO       ACCESS:      40021  HIT:      31226  MISS:       8795
LLC PREFETCH  ACCESS:    1792773  HIT:    1686712  MISS:     106061
LLC WRITEBACK ACCESS:     135664  HIT:     135397  MISS:        267
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       9304  USELESS:      93767
LLC AVERAGE MISS LATENCY: 173.336 cycles
Major fault: 0 Minor fault: 6351
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      25694  ROW_BUFFER_MISS:     108345
 DBUS_CONGESTED:      58375
 WQ ROW_BUFFER_HIT:       9177  ROW_BUFFER_MISS:      37610  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.4713% MPKI: 1.11484 Average ROB Occupancy at Mispredict: 115.487

Branch types
NOT_BRANCH: 39456615 78.9132%
BRANCH_DIRECT_JUMP: 445350 0.8907%
BRANCH_INDIRECT: 131149 0.262298%
BRANCH_CONDITIONAL: 8130196 16.2604%
BRANCH_DIRECT_CALL: 732485 1.46497%
BRANCH_INDIRECT_CALL: 172369 0.344738%
BRANCH_RETURN: 931558 1.86312%
BRANCH_OTHER: 0 0%

