

module PipeEXMEM
(
	input clk,
	input reset,
	input [31:0] AluResultIn,
	input [31:0] ReadData2In,
	input ZEROIn,
	input NotZeroIn,
	input branchSelectorIn,
	input BranchNEIn,
	input BranchEQIn,
	input MemRead_toRAMIn,
	input MemtoReg_MUXIn,
	input MemWrite_toRAMIn,
	input RegWrite_wireIn,

	output reg [31:0] AluResultIn,
	output reg [31:0] ReadData2In,
	output reg ZEROIn,
	output reg NotZeroIn,
	output reg branchSelectorIn,
	output reg BranchNEOut,
	output reg BranchEQOut,
	output reg MemRead_toRAMOut,
	output reg MemtoReg_MUXOut,
	output reg MemWrite_toRAMOut,
	output reg RegWrite_wireOut
);


always@(negedge reset or negedge clk) 
begin
	if(reset==0)
		begin
			instructionOut <= 0;
			PCOut <= 0;
			PcAddOut <= 0;
		end
	else	
		begin
			instructionOut <= instructionIn;
			PCOut <= PCIn;
			PcAddOut <= PcAddIn;
		end			
end
