INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-3676] redeclaration of ansi port 'jumpE' is not allowed [C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/controller.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3676] redeclaration of ansi port 'balE' is not allowed [C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/datapath.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol branchflushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/hazard.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/lsmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lsmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no6_yes/no6bug/no6bug/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
