Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov  9 18:34:40 2020
| Host         : DESKTOP-6CH2PUK running 64-bit major release  (build 9200)
| Command      : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
| Design       : main
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 77
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 51         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 17         |
| TIMING-18 | Warning          | Missing input or output delay | 1          |
| TIMING-20 | Warning          | Non-clocked latch             | 8          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin dt/cnt/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin dt/cnt/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin dt/cnt/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin dt/dff/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin dt/opg/state_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin dt/pls/Q_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin dt/pls/Q_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin dt/pls/Q_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin dt/pls/Q_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin dt/pls/Q_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin dt/pls/Q_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin dt/pls/Q_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin dt/pls/Q_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin dt/pls/Q_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin dt/pls/Q_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin dt/pls/Q_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin dt/pls/Q_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin dt/pls/Q_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin dt/pls/Q_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin dt/pls/Q_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[10]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[11]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[12]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[13]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[14]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[15]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[1]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[2]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[3]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[4]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[5]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[6]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[7]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[8]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin pls/Q_reg[9]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell db/Q[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/cnt/Q_reg[0]/CLR, dt/cnt/Q_reg[1]/CLR, dt/cnt/Q_reg[2]/CLR, pls/Q_reg[0]/CLR, pls/Q_reg[10]/CLR, pls/Q_reg[10]_lopt_replica/CLR, pls/Q_reg[11]/CLR, pls/Q_reg[11]_lopt_replica/CLR, pls/Q_reg[12]/CLR, pls/Q_reg[12]_lopt_replica/CLR, pls/Q_reg[13]/CLR, pls/Q_reg[13]_lopt_replica/CLR, pls/Q_reg[14]/CLR, pls/Q_reg[14]_lopt_replica/CLR, pls/Q_reg[15]/CLR (the first 15 of 34 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[0]_C/CLR, dt/pls/Q_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[1]_C/CLR, dt/pls/Q_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[2]_C/CLR, dt/pls/Q_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[3]_C/CLR, dt/pls/Q_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[4]_C/CLR, dt/pls/Q_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[5]_C/CLR, dt/pls/Q_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[6]_C/CLR, dt/pls/Q_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell db/Q_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dt/pls/Q_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTNL relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch dt/pls/Q_reg[0]_LDC cannot be properly analyzed as its control pin dt/pls/Q_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch dt/pls/Q_reg[1]_LDC cannot be properly analyzed as its control pin dt/pls/Q_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch dt/pls/Q_reg[2]_LDC cannot be properly analyzed as its control pin dt/pls/Q_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch dt/pls/Q_reg[3]_LDC cannot be properly analyzed as its control pin dt/pls/Q_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch dt/pls/Q_reg[4]_LDC cannot be properly analyzed as its control pin dt/pls/Q_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch dt/pls/Q_reg[5]_LDC cannot be properly analyzed as its control pin dt/pls/Q_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch dt/pls/Q_reg[6]_LDC cannot be properly analyzed as its control pin dt/pls/Q_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch dt/pls/Q_reg[7]_LDC cannot be properly analyzed as its control pin dt/pls/Q_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>


