# Single-cycle-RISCV-processor

Verilog code for a 32-bit  Single Cycle RISC-V processor (RV32I) processor.

The project is implemented using Vivado software

**RTL Schematic of processor**
![image](https://github.com/NiharGowdaS/Single-cycle-RISCV-processor/assets/77974814/967edea7-8e14-439c-89d4-13739d286bd3)


**RISCV processor with Controlpath and Datapath Modules**
![image](https://github.com/NiharGowdaS/Single-cycle-RISCV-processor/assets/77974814/660d0e4a-e602-457c-ad81-8689833e2044)

 **Testbench results**
![image](https://github.com/NiharGowdaS/Single-cycle-RISCV-processor/assets/77974814/3fee8f51-6cdb-4b5a-937d-984ad1010e20)


Reference material:

Computer Organization and Design: The Hardware/Software Interface  RISC-V edition
Authors - DAVID A PATTERSON , JOHN L HENNESSY
