
Robot3W-DCMotorController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ea0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000388  0800a030  0800a030  0001a030  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a3b8  0800a3b8  0001a3b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a3c0  0800a3c0  0001a3c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a3c4  0800a3c4  0001a3c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000680  20000000  0800a3c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020680  2**0
                  CONTENTS
  8 .bss          00004db8  20000680  20000680  00020680  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20005438  20005438  00020680  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020680  2**0
                  CONTENTS, READONLY
 11 .debug_info   000239b1  00000000  00000000  000206b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004a23  00000000  00000000  00044061  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0001014e  00000000  00000000  00048a84  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001680  00000000  00000000  00058bd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000016e0  00000000  00000000  0005a258  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000c266  00000000  00000000  0005b938  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000074e1  00000000  00000000  00067b9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0006f07f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004dbc  00000000  00000000  0006f0fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000680 	.word	0x20000680
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a018 	.word	0x0800a018

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000684 	.word	0x20000684
 80001cc:	0800a018 	.word	0x0800a018

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_uldivmod>:
 8000c40:	b953      	cbnz	r3, 8000c58 <__aeabi_uldivmod+0x18>
 8000c42:	b94a      	cbnz	r2, 8000c58 <__aeabi_uldivmod+0x18>
 8000c44:	2900      	cmp	r1, #0
 8000c46:	bf08      	it	eq
 8000c48:	2800      	cmpeq	r0, #0
 8000c4a:	bf1c      	itt	ne
 8000c4c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c50:	f04f 30ff 	movne.w	r0, #4294967295
 8000c54:	f000 b97a 	b.w	8000f4c <__aeabi_idiv0>
 8000c58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c60:	f000 f806 	bl	8000c70 <__udivmoddi4>
 8000c64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c6c:	b004      	add	sp, #16
 8000c6e:	4770      	bx	lr

08000c70 <__udivmoddi4>:
 8000c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c74:	468c      	mov	ip, r1
 8000c76:	460d      	mov	r5, r1
 8000c78:	4604      	mov	r4, r0
 8000c7a:	9e08      	ldr	r6, [sp, #32]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d151      	bne.n	8000d24 <__udivmoddi4+0xb4>
 8000c80:	428a      	cmp	r2, r1
 8000c82:	4617      	mov	r7, r2
 8000c84:	d96d      	bls.n	8000d62 <__udivmoddi4+0xf2>
 8000c86:	fab2 fe82 	clz	lr, r2
 8000c8a:	f1be 0f00 	cmp.w	lr, #0
 8000c8e:	d00b      	beq.n	8000ca8 <__udivmoddi4+0x38>
 8000c90:	f1ce 0c20 	rsb	ip, lr, #32
 8000c94:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c98:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c9c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ca0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ca4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ca8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cac:	0c25      	lsrs	r5, r4, #16
 8000cae:	fbbc f8fa 	udiv	r8, ip, sl
 8000cb2:	fa1f f987 	uxth.w	r9, r7
 8000cb6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cbe:	fb08 f309 	mul.w	r3, r8, r9
 8000cc2:	42ab      	cmp	r3, r5
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x6c>
 8000cc6:	19ed      	adds	r5, r5, r7
 8000cc8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ccc:	f080 8123 	bcs.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd0:	42ab      	cmp	r3, r5
 8000cd2:	f240 8120 	bls.w	8000f16 <__udivmoddi4+0x2a6>
 8000cd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cda:	443d      	add	r5, r7
 8000cdc:	1aed      	subs	r5, r5, r3
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000ce4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000ce8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cec:	fb00 f909 	mul.w	r9, r0, r9
 8000cf0:	45a1      	cmp	r9, r4
 8000cf2:	d909      	bls.n	8000d08 <__udivmoddi4+0x98>
 8000cf4:	19e4      	adds	r4, r4, r7
 8000cf6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfa:	f080 810a 	bcs.w	8000f12 <__udivmoddi4+0x2a2>
 8000cfe:	45a1      	cmp	r9, r4
 8000d00:	f240 8107 	bls.w	8000f12 <__udivmoddi4+0x2a2>
 8000d04:	3802      	subs	r0, #2
 8000d06:	443c      	add	r4, r7
 8000d08:	eba4 0409 	sub.w	r4, r4, r9
 8000d0c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d10:	2100      	movs	r1, #0
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	d061      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d16:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	6034      	str	r4, [r6, #0]
 8000d1e:	6073      	str	r3, [r6, #4]
 8000d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d24:	428b      	cmp	r3, r1
 8000d26:	d907      	bls.n	8000d38 <__udivmoddi4+0xc8>
 8000d28:	2e00      	cmp	r6, #0
 8000d2a:	d054      	beq.n	8000dd6 <__udivmoddi4+0x166>
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d32:	4608      	mov	r0, r1
 8000d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d38:	fab3 f183 	clz	r1, r3
 8000d3c:	2900      	cmp	r1, #0
 8000d3e:	f040 808e 	bne.w	8000e5e <__udivmoddi4+0x1ee>
 8000d42:	42ab      	cmp	r3, r5
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xdc>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80fa 	bhi.w	8000f40 <__udivmoddi4+0x2d0>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	46ac      	mov	ip, r5
 8000d56:	2e00      	cmp	r6, #0
 8000d58:	d03f      	beq.n	8000dda <__udivmoddi4+0x16a>
 8000d5a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	b912      	cbnz	r2, 8000d6a <__udivmoddi4+0xfa>
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d6a:	fab7 fe87 	clz	lr, r7
 8000d6e:	f1be 0f00 	cmp.w	lr, #0
 8000d72:	d134      	bne.n	8000dde <__udivmoddi4+0x16e>
 8000d74:	1beb      	subs	r3, r5, r7
 8000d76:	0c3a      	lsrs	r2, r7, #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d82:	0c25      	lsrs	r5, r4, #16
 8000d84:	fb02 3318 	mls	r3, r2, r8, r3
 8000d88:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d8c:	fb0c f308 	mul.w	r3, ip, r8
 8000d90:	42ab      	cmp	r3, r5
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x134>
 8000d94:	19ed      	adds	r5, r5, r7
 8000d96:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x132>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	f200 80d1 	bhi.w	8000f44 <__udivmoddi4+0x2d4>
 8000da2:	4680      	mov	r8, r0
 8000da4:	1aed      	subs	r5, r5, r3
 8000da6:	b2a3      	uxth	r3, r4
 8000da8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dac:	fb02 5510 	mls	r5, r2, r0, r5
 8000db0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000db4:	fb0c fc00 	mul.w	ip, ip, r0
 8000db8:	45a4      	cmp	ip, r4
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x15c>
 8000dbc:	19e4      	adds	r4, r4, r7
 8000dbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x15a>
 8000dc4:	45a4      	cmp	ip, r4
 8000dc6:	f200 80b8 	bhi.w	8000f3a <__udivmoddi4+0x2ca>
 8000dca:	4618      	mov	r0, r3
 8000dcc:	eba4 040c 	sub.w	r4, r4, ip
 8000dd0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd4:	e79d      	b.n	8000d12 <__udivmoddi4+0xa2>
 8000dd6:	4631      	mov	r1, r6
 8000dd8:	4630      	mov	r0, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	f1ce 0420 	rsb	r4, lr, #32
 8000de2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000de6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dea:	fa20 f804 	lsr.w	r8, r0, r4
 8000dee:	0c3a      	lsrs	r2, r7, #16
 8000df0:	fa25 f404 	lsr.w	r4, r5, r4
 8000df4:	ea48 0803 	orr.w	r8, r8, r3
 8000df8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dfc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e00:	fb02 4411 	mls	r4, r2, r1, r4
 8000e04:	fa1f fc87 	uxth.w	ip, r7
 8000e08:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e0c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e10:	42ab      	cmp	r3, r5
 8000e12:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e16:	d909      	bls.n	8000e2c <__udivmoddi4+0x1bc>
 8000e18:	19ed      	adds	r5, r5, r7
 8000e1a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e1e:	f080 808a 	bcs.w	8000f36 <__udivmoddi4+0x2c6>
 8000e22:	42ab      	cmp	r3, r5
 8000e24:	f240 8087 	bls.w	8000f36 <__udivmoddi4+0x2c6>
 8000e28:	3902      	subs	r1, #2
 8000e2a:	443d      	add	r5, r7
 8000e2c:	1aeb      	subs	r3, r5, r3
 8000e2e:	fa1f f588 	uxth.w	r5, r8
 8000e32:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e36:	fb02 3310 	mls	r3, r2, r0, r3
 8000e3a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e3e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e42:	42ab      	cmp	r3, r5
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x1e6>
 8000e46:	19ed      	adds	r5, r5, r7
 8000e48:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e4c:	d26f      	bcs.n	8000f2e <__udivmoddi4+0x2be>
 8000e4e:	42ab      	cmp	r3, r5
 8000e50:	d96d      	bls.n	8000f2e <__udivmoddi4+0x2be>
 8000e52:	3802      	subs	r0, #2
 8000e54:	443d      	add	r5, r7
 8000e56:	1aeb      	subs	r3, r5, r3
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	e78f      	b.n	8000d7e <__udivmoddi4+0x10e>
 8000e5e:	f1c1 0720 	rsb	r7, r1, #32
 8000e62:	fa22 f807 	lsr.w	r8, r2, r7
 8000e66:	408b      	lsls	r3, r1
 8000e68:	fa05 f401 	lsl.w	r4, r5, r1
 8000e6c:	ea48 0303 	orr.w	r3, r8, r3
 8000e70:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e74:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e7e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e82:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e86:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e8a:	fa1f f883 	uxth.w	r8, r3
 8000e8e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e92:	fb09 f408 	mul.w	r4, r9, r8
 8000e96:	42ac      	cmp	r4, r5
 8000e98:	fa02 f201 	lsl.w	r2, r2, r1
 8000e9c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000ea0:	d908      	bls.n	8000eb4 <__udivmoddi4+0x244>
 8000ea2:	18ed      	adds	r5, r5, r3
 8000ea4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ea8:	d243      	bcs.n	8000f32 <__udivmoddi4+0x2c2>
 8000eaa:	42ac      	cmp	r4, r5
 8000eac:	d941      	bls.n	8000f32 <__udivmoddi4+0x2c2>
 8000eae:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb2:	441d      	add	r5, r3
 8000eb4:	1b2d      	subs	r5, r5, r4
 8000eb6:	fa1f fe8e 	uxth.w	lr, lr
 8000eba:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ebe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ec2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000ec6:	fb00 f808 	mul.w	r8, r0, r8
 8000eca:	45a0      	cmp	r8, r4
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x26e>
 8000ece:	18e4      	adds	r4, r4, r3
 8000ed0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ed4:	d229      	bcs.n	8000f2a <__udivmoddi4+0x2ba>
 8000ed6:	45a0      	cmp	r8, r4
 8000ed8:	d927      	bls.n	8000f2a <__udivmoddi4+0x2ba>
 8000eda:	3802      	subs	r0, #2
 8000edc:	441c      	add	r4, r3
 8000ede:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee2:	eba4 0408 	sub.w	r4, r4, r8
 8000ee6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eea:	454c      	cmp	r4, r9
 8000eec:	46c6      	mov	lr, r8
 8000eee:	464d      	mov	r5, r9
 8000ef0:	d315      	bcc.n	8000f1e <__udivmoddi4+0x2ae>
 8000ef2:	d012      	beq.n	8000f1a <__udivmoddi4+0x2aa>
 8000ef4:	b156      	cbz	r6, 8000f0c <__udivmoddi4+0x29c>
 8000ef6:	ebba 030e 	subs.w	r3, sl, lr
 8000efa:	eb64 0405 	sbc.w	r4, r4, r5
 8000efe:	fa04 f707 	lsl.w	r7, r4, r7
 8000f02:	40cb      	lsrs	r3, r1
 8000f04:	431f      	orrs	r7, r3
 8000f06:	40cc      	lsrs	r4, r1
 8000f08:	6037      	str	r7, [r6, #0]
 8000f0a:	6074      	str	r4, [r6, #4]
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	4618      	mov	r0, r3
 8000f14:	e6f8      	b.n	8000d08 <__udivmoddi4+0x98>
 8000f16:	4690      	mov	r8, r2
 8000f18:	e6e0      	b.n	8000cdc <__udivmoddi4+0x6c>
 8000f1a:	45c2      	cmp	sl, r8
 8000f1c:	d2ea      	bcs.n	8000ef4 <__udivmoddi4+0x284>
 8000f1e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f22:	eb69 0503 	sbc.w	r5, r9, r3
 8000f26:	3801      	subs	r0, #1
 8000f28:	e7e4      	b.n	8000ef4 <__udivmoddi4+0x284>
 8000f2a:	4628      	mov	r0, r5
 8000f2c:	e7d7      	b.n	8000ede <__udivmoddi4+0x26e>
 8000f2e:	4640      	mov	r0, r8
 8000f30:	e791      	b.n	8000e56 <__udivmoddi4+0x1e6>
 8000f32:	4681      	mov	r9, r0
 8000f34:	e7be      	b.n	8000eb4 <__udivmoddi4+0x244>
 8000f36:	4601      	mov	r1, r0
 8000f38:	e778      	b.n	8000e2c <__udivmoddi4+0x1bc>
 8000f3a:	3802      	subs	r0, #2
 8000f3c:	443c      	add	r4, r7
 8000f3e:	e745      	b.n	8000dcc <__udivmoddi4+0x15c>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e708      	b.n	8000d56 <__udivmoddi4+0xe6>
 8000f44:	f1a8 0802 	sub.w	r8, r8, #2
 8000f48:	443d      	add	r5, r7
 8000f4a:	e72b      	b.n	8000da4 <__udivmoddi4+0x134>

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <ControlerTask>:
  * @param[in]  None
  * @retval None
  */
volatile unsigned int tim1cnt,tim4cnt;
volatile float rpm_a;
void ControlerTask(void* ptr){
 8000f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f54:	b082      	sub	sp, #8
	unsigned int encoder=0,enc_a,last_enc_a=0,enc_b,last_enc_b=0;
 8000f56:	2600      	movs	r6, #0
 8000f58:	9601      	str	r6, [sp, #4]
 8000f5a:	4635      	mov	r5, r6
 8000f5c:	46a8      	mov	r8, r5
 8000f5e:	4634      	mov	r4, r6
	signed int dEnc;
	float rpm;
	while(1){
		if(xQueueReceive(controler.motorqueue,&encoder,100)==pdTRUE){
 8000f60:	2264      	movs	r2, #100	; 0x64
 8000f62:	a901      	add	r1, sp, #4
 8000f64:	4b22      	ldr	r3, [pc, #136]	; (8000ff0 <ControlerTask+0xa0>)
 8000f66:	6898      	ldr	r0, [r3, #8]
 8000f68:	f003 fc7e 	bl	8004868 <xQueueReceive>
 8000f6c:	2801      	cmp	r0, #1
 8000f6e:	d1f7      	bne.n	8000f60 <ControlerTask+0x10>
			//nowy pomiar
			tim1cnt=encoder&0xFFFF;
 8000f70:	9f01      	ldr	r7, [sp, #4]
 8000f72:	b2be      	uxth	r6, r7
 8000f74:	4b1f      	ldr	r3, [pc, #124]	; (8000ff4 <ControlerTask+0xa4>)
 8000f76:	601e      	str	r6, [r3, #0]
			tim4cnt = (encoder>>16)&0xFFFF;
 8000f78:	0c3d      	lsrs	r5, r7, #16
 8000f7a:	4b1f      	ldr	r3, [pc, #124]	; (8000ff8 <ControlerTask+0xa8>)
 8000f7c:	601d      	str	r5, [r3, #0]
			enc_a=encoder&0xFFFF;
			enc_b=(encoder>>16)&0xFFFF;
			//obliczenia dla koa A
			dEnc = (signed int)enc_a-(signed int)last_enc_a;
 8000f7e:	1b30      	subs	r0, r6, r4
			last_enc_a=enc_a;
			rpm = (float)dEnc*/*(100*60/24/75)*/3.33333333;
 8000f80:	ee07 0a90 	vmov	s15, r0
 8000f84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f88:	ee17 0a90 	vmov	r0, s15
 8000f8c:	f7ff fadc 	bl	8000548 <__aeabi_f2d>
 8000f90:	a315      	add	r3, pc, #84	; (adr r3, 8000fe8 <ControlerTask+0x98>)
 8000f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f96:	f7ff fb2b 	bl	80005f0 <__aeabi_dmul>
 8000f9a:	f7ff fe01 	bl	8000ba0 <__aeabi_d2f>
			rpm_a = rpm;
 8000f9e:	4b17      	ldr	r3, [pc, #92]	; (8000ffc <ControlerTask+0xac>)
 8000fa0:	6018      	str	r0, [r3, #0]
			controler.rpm_a=rpm;
 8000fa2:	4c13      	ldr	r4, [pc, #76]	; (8000ff0 <ControlerTask+0xa0>)
 8000fa4:	6160      	str	r0, [r4, #20]
			//obliczenia dla koa B
			dEnc = (signed int)enc_b-(signed int)last_enc_b;
 8000fa6:	eba5 0008 	sub.w	r0, r5, r8
			last_enc_b=enc_b;
			rpm = (float)dEnc*/*(100*60/24/75)*/3.33333333;
 8000faa:	ee07 0a90 	vmov	s15, r0
 8000fae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fb2:	ee17 0a90 	vmov	r0, s15
 8000fb6:	f7ff fac7 	bl	8000548 <__aeabi_f2d>
 8000fba:	a30b      	add	r3, pc, #44	; (adr r3, 8000fe8 <ControlerTask+0x98>)
 8000fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fc0:	f7ff fb16 	bl	80005f0 <__aeabi_dmul>
 8000fc4:	f7ff fdec 	bl	8000ba0 <__aeabi_d2f>

			controler.rpm_b=rpm;
 8000fc8:	61a0      	str	r0, [r4, #24]
			controler.encoder_a=enc_a;
 8000fca:	8427      	strh	r7, [r4, #32]
			controler.encoder_b=enc_b;
 8000fcc:	8465      	strh	r5, [r4, #34]	; 0x22
			if(controler.flags.rpm_pid_ctrl_enable){
 8000fce:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000fd2:	f013 0f01 	tst.w	r3, #1
 8000fd6:	d1c1      	bne.n	8000f5c <ControlerTask+0xc>
				//sterowanie prdkosci obrotow silnikw
			}else{
				//bezporednie sterowanie PWM
				L6206_setDuty(controler.sp_pwm_a,controler.sp_pwm_b);
 8000fd8:	f9b4 101e 	ldrsh.w	r1, [r4, #30]
 8000fdc:	f9b4 001c 	ldrsh.w	r0, [r4, #28]
 8000fe0:	f000 f964 	bl	80012ac <L6206_setDuty>
 8000fe4:	e7ba      	b.n	8000f5c <ControlerTask+0xc>
 8000fe6:	bf00      	nop
 8000fe8:	aa38225b 	.word	0xaa38225b
 8000fec:	400aaaaa 	.word	0x400aaaaa
 8000ff0:	20004fb0 	.word	0x20004fb0
 8000ff4:	20004fdc 	.word	0x20004fdc
 8000ff8:	20004fd8 	.word	0x20004fd8
 8000ffc:	20004fe0 	.word	0x20004fe0

08001000 <Controler_Init>:
void Controler_Init(void){
 8001000:	b510      	push	{r4, lr}
 8001002:	b082      	sub	sp, #8
	HAL_TIM_Base_Start(&htim1);
 8001004:	4c1b      	ldr	r4, [pc, #108]	; (8001074 <Controler_Init+0x74>)
 8001006:	4620      	mov	r0, r4
 8001008:	f001 fee6 	bl	8002dd8 <HAL_TIM_Base_Start>
	HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 800100c:	213c      	movs	r1, #60	; 0x3c
 800100e:	4620      	mov	r0, r4
 8001010:	f002 fa6a 	bl	80034e8 <HAL_TIM_Encoder_Start>
	HAL_TIM_Base_Start(&htim4);
 8001014:	4c18      	ldr	r4, [pc, #96]	; (8001078 <Controler_Init+0x78>)
 8001016:	4620      	mov	r0, r4
 8001018:	f001 fede 	bl	8002dd8 <HAL_TIM_Base_Start>
	HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800101c:	213c      	movs	r1, #60	; 0x3c
 800101e:	4620      	mov	r0, r4
 8001020:	f002 fa62 	bl	80034e8 <HAL_TIM_Encoder_Start>
	controler.motorqueue = xQueueCreate(10,4);
 8001024:	2200      	movs	r2, #0
 8001026:	2104      	movs	r1, #4
 8001028:	200a      	movs	r0, #10
 800102a:	f003 fac1 	bl	80045b0 <xQueueGenericCreate>
 800102e:	4c13      	ldr	r4, [pc, #76]	; (800107c <Controler_Init+0x7c>)
 8001030:	60a0      	str	r0, [r4, #8]
	controler.nweUartFrame = xQueueCreate(10,1);
 8001032:	2200      	movs	r2, #0
 8001034:	2101      	movs	r1, #1
 8001036:	200a      	movs	r0, #10
 8001038:	f003 faba 	bl	80045b0 <xQueueGenericCreate>
 800103c:	6060      	str	r0, [r4, #4]
	xTaskCreate(ControlerTask,"controler",500,0,5,0);
 800103e:	2400      	movs	r4, #0
 8001040:	9401      	str	r4, [sp, #4]
 8001042:	2305      	movs	r3, #5
 8001044:	9300      	str	r3, [sp, #0]
 8001046:	4623      	mov	r3, r4
 8001048:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800104c:	490c      	ldr	r1, [pc, #48]	; (8001080 <Controler_Init+0x80>)
 800104e:	480d      	ldr	r0, [pc, #52]	; (8001084 <Controler_Init+0x84>)
 8001050:	f003 feb5 	bl	8004dbe <xTaskCreate>
	xTaskCreate(ControlerSpervisorTask,"ctrl_sup",250,0,2,0);
 8001054:	9401      	str	r4, [sp, #4]
 8001056:	2302      	movs	r3, #2
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	4623      	mov	r3, r4
 800105c:	22fa      	movs	r2, #250	; 0xfa
 800105e:	490a      	ldr	r1, [pc, #40]	; (8001088 <Controler_Init+0x88>)
 8001060:	480a      	ldr	r0, [pc, #40]	; (800108c <Controler_Init+0x8c>)
 8001062:	f003 feac 	bl	8004dbe <xTaskCreate>
	HAL_TIM_Base_Start_IT(&htim7);
 8001066:	480a      	ldr	r0, [pc, #40]	; (8001090 <Controler_Init+0x90>)
 8001068:	f001 fece 	bl	8002e08 <HAL_TIM_Base_Start_IT>
	UartCommunication_Init();
 800106c:	f000 f97c 	bl	8001368 <UartCommunication_Init>
}
 8001070:	b002      	add	sp, #8
 8001072:	bd10      	pop	{r4, pc}
 8001074:	200051e4 	.word	0x200051e4
 8001078:	20005164 	.word	0x20005164
 800107c:	20004fb0 	.word	0x20004fb0
 8001080:	0800a04c 	.word	0x0800a04c
 8001084:	08000f51 	.word	0x08000f51
 8001088:	0800a058 	.word	0x0800a058
 800108c:	0800115d 	.word	0x0800115d
 8001090:	200052a4 	.word	0x200052a4

08001094 <UartCommunication_NewFrame>:
/**
  * @brief Funkcja zwrotna przenoszca dane z ramek uart
  * @param[in]  None
  * @retval None
  */
void UartCommunication_NewFrame(unsigned char frameId, char* data,int size){
 8001094:	b500      	push	{lr}
 8001096:	b083      	sub	sp, #12
 8001098:	f88d 0007 	strb.w	r0, [sp, #7]
	switch(frameId){
 800109c:	2801      	cmp	r0, #1
 800109e:	d004      	beq.n	80010aa <UartCommunication_NewFrame+0x16>
 80010a0:	2803      	cmp	r0, #3
 80010a2:	d011      	beq.n	80010c8 <UartCommunication_NewFrame+0x34>
			//zgaszam do wtku nadzorczego odebranie danych
			xQueueSend(controler.nweUartFrame,&frameId,0);
		}
		break;
	}
}
 80010a4:	b003      	add	sp, #12
 80010a6:	f85d fb04 	ldr.w	pc, [sp], #4
		if(size>=8){
 80010aa:	2a07      	cmp	r2, #7
 80010ac:	ddfa      	ble.n	80010a4 <UartCommunication_NewFrame+0x10>
			rpm_a=*(float*)data;
 80010ae:	680a      	ldr	r2, [r1, #0]
			rpm_b=*(float*)&data[4];
 80010b0:	684b      	ldr	r3, [r1, #4]
			controler.sp_rpm_a=rpm_a;
 80010b2:	481c      	ldr	r0, [pc, #112]	; (8001124 <UartCommunication_NewFrame+0x90>)
 80010b4:	60c2      	str	r2, [r0, #12]
			controler.sp_rpm_b=rpm_b;
 80010b6:	6103      	str	r3, [r0, #16]
			xQueueSend(controler.nweUartFrame,&frameId,0);
 80010b8:	2300      	movs	r3, #0
 80010ba:	461a      	mov	r2, r3
 80010bc:	f10d 0107 	add.w	r1, sp, #7
 80010c0:	6840      	ldr	r0, [r0, #4]
 80010c2:	f003 fa9d 	bl	8004600 <xQueueGenericSend>
 80010c6:	e7ed      	b.n	80010a4 <UartCommunication_NewFrame+0x10>
		if(size>=2){
 80010c8:	2a01      	cmp	r2, #1
 80010ca:	ddeb      	ble.n	80010a4 <UartCommunication_NewFrame+0x10>
			a = (*(signed char*)&data[0]);
 80010cc:	f991 2000 	ldrsb.w	r2, [r1]
			b = *(signed char*)&data[1];
 80010d0:	f991 3001 	ldrsb.w	r3, [r1, #1]
			if(a>100){
 80010d4:	2a64      	cmp	r2, #100	; 0x64
 80010d6:	dc05      	bgt.n	80010e4 <UartCommunication_NewFrame+0x50>
			}else if(a<-100){
 80010d8:	f112 0f64 	cmn.w	r2, #100	; 0x64
 80010dc:	da03      	bge.n	80010e6 <UartCommunication_NewFrame+0x52>
				a = -100;
 80010de:	f06f 0263 	mvn.w	r2, #99	; 0x63
 80010e2:	e000      	b.n	80010e6 <UartCommunication_NewFrame+0x52>
				a = 100;
 80010e4:	2264      	movs	r2, #100	; 0x64
			if(b>100){
 80010e6:	2b64      	cmp	r3, #100	; 0x64
 80010e8:	dc05      	bgt.n	80010f6 <UartCommunication_NewFrame+0x62>
			}else if(b<-100){
 80010ea:	f113 0f64 	cmn.w	r3, #100	; 0x64
 80010ee:	da03      	bge.n	80010f8 <UartCommunication_NewFrame+0x64>
				b = -100;
 80010f0:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80010f4:	e000      	b.n	80010f8 <UartCommunication_NewFrame+0x64>
				b = 100;
 80010f6:	2364      	movs	r3, #100	; 0x64
			controler.flags.rpm_pid_ctrl_enable=0;
 80010f8:	480a      	ldr	r0, [pc, #40]	; (8001124 <UartCommunication_NewFrame+0x90>)
 80010fa:	f890 1024 	ldrb.w	r1, [r0, #36]	; 0x24
 80010fe:	f36f 0100 	bfc	r1, #0, #1
 8001102:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
			controler.sp_pwm_a = 5*(signed int)a;
 8001106:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800110a:	8382      	strh	r2, [r0, #28]
			controler.sp_pwm_b = 5*(signed int)b;
 800110c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001110:	83c3      	strh	r3, [r0, #30]
			xQueueSend(controler.nweUartFrame,&frameId,0);
 8001112:	2300      	movs	r3, #0
 8001114:	461a      	mov	r2, r3
 8001116:	f10d 0107 	add.w	r1, sp, #7
 800111a:	6840      	ldr	r0, [r0, #4]
 800111c:	f003 fa70 	bl	8004600 <xQueueGenericSend>
}
 8001120:	e7c0      	b.n	80010a4 <UartCommunication_NewFrame+0x10>
 8001122:	bf00      	nop
 8001124:	20004fb0 	.word	0x20004fb0

08001128 <Controler_SendFrame>:
/**
  * @brief Funkcja wysya dane na port szeregowy
  * @param[in]  None
  * @retval None
  */
void Controler_SendFrame(void){
 8001128:	b500      	push	{lr}
 800112a:	b085      	sub	sp, #20
	char data[4+4+2+2];
	*(int*)&data[0]=*(int*)&controler.rpm_a;
 800112c:	4b0a      	ldr	r3, [pc, #40]	; (8001158 <Controler_SendFrame+0x30>)
 800112e:	695a      	ldr	r2, [r3, #20]
 8001130:	9201      	str	r2, [sp, #4]
	*(int*)&data[4]=*(int*)&controler.rpm_b;
 8001132:	699a      	ldr	r2, [r3, #24]
 8001134:	9202      	str	r2, [sp, #8]
	*(short*)&data[8]=*(short*)&controler.encoder_a;
 8001136:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 800113a:	f8ad 200c 	strh.w	r2, [sp, #12]
	*(short*)&data[10]=*(short*)&controler.encoder_b;
 800113e:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001142:	f8ad 300e 	strh.w	r3, [sp, #14]
	UartCommunication_Send(2,data,12);
 8001146:	220c      	movs	r2, #12
 8001148:	a901      	add	r1, sp, #4
 800114a:	2002      	movs	r0, #2
 800114c:	f000 f92e 	bl	80013ac <UartCommunication_Send>
}
 8001150:	b005      	add	sp, #20
 8001152:	f85d fb04 	ldr.w	pc, [sp], #4
 8001156:	bf00      	nop
 8001158:	20004fb0 	.word	0x20004fb0

0800115c <ControlerSpervisorTask>:
void ControlerSpervisorTask(void* ptr){
 800115c:	b500      	push	{lr}
 800115e:	b083      	sub	sp, #12
 8001160:	e009      	b.n	8001176 <ControlerSpervisorTask+0x1a>
			controler.sp_rpm_a=0;
 8001162:	4b0d      	ldr	r3, [pc, #52]	; (8001198 <ControlerSpervisorTask+0x3c>)
 8001164:	2200      	movs	r2, #0
 8001166:	60da      	str	r2, [r3, #12]
			controler.sp_rpm_b=0;
 8001168:	611a      	str	r2, [r3, #16]
			L6206_enable(0,0);
 800116a:	2100      	movs	r1, #0
 800116c:	4608      	mov	r0, r1
 800116e:	f000 f87f 	bl	8001270 <L6206_enable>
		Controler_SendFrame();
 8001172:	f7ff ffd9 	bl	8001128 <Controler_SendFrame>
		if(xQueueReceive(controler.nweUartFrame,&id,500)){
 8001176:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800117a:	f10d 0107 	add.w	r1, sp, #7
 800117e:	4b06      	ldr	r3, [pc, #24]	; (8001198 <ControlerSpervisorTask+0x3c>)
 8001180:	6858      	ldr	r0, [r3, #4]
 8001182:	f003 fb71 	bl	8004868 <xQueueReceive>
 8001186:	2800      	cmp	r0, #0
 8001188:	d0eb      	beq.n	8001162 <ControlerSpervisorTask+0x6>
			Controler_SendFrame();
 800118a:	f7ff ffcd 	bl	8001128 <Controler_SendFrame>
			L6206_enable(1,1);
 800118e:	2101      	movs	r1, #1
 8001190:	4608      	mov	r0, r1
 8001192:	f000 f86d 	bl	8001270 <L6206_enable>
 8001196:	e7ec      	b.n	8001172 <ControlerSpervisorTask+0x16>
 8001198:	20004fb0 	.word	0x20004fb0

0800119c <TIM7_IRQHandler>:
  * @brief Przerwanie od licznika synchronizujcego
  * @param[in]  None
  * @retval None
  */
void TIM7_IRQHandler(void)
{
 800119c:	b500      	push	{lr}
 800119e:	b083      	sub	sp, #12
	BaseType_t xHigherPriorityTaskWokenByPost=pdFALSE;
 80011a0:	2300      	movs	r3, #0
 80011a2:	9301      	str	r3, [sp, #4]
	__HAL_TIM_CLEAR_IT(&htim7, TIM_IT_UPDATE);
 80011a4:	4a0f      	ldr	r2, [pc, #60]	; (80011e4 <TIM7_IRQHandler+0x48>)
 80011a6:	6812      	ldr	r2, [r2, #0]
 80011a8:	f06f 0101 	mvn.w	r1, #1
 80011ac:	6111      	str	r1, [r2, #16]
	unsigned int encoder = TIM1->CNT | ((unsigned int)TIM4->CNT<<16)&0xFFFF0000;
 80011ae:	4a0e      	ldr	r2, [pc, #56]	; (80011e8 <TIM7_IRQHandler+0x4c>)
 80011b0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80011b2:	490e      	ldr	r1, [pc, #56]	; (80011ec <TIM7_IRQHandler+0x50>)
 80011b4:	6a49      	ldr	r1, [r1, #36]	; 0x24
 80011b6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80011ba:	9200      	str	r2, [sp, #0]
	xQueueSendFromISR(controler.motorqueue,&encoder,&xHigherPriorityTaskWokenByPost);
 80011bc:	aa01      	add	r2, sp, #4
 80011be:	4669      	mov	r1, sp
 80011c0:	480b      	ldr	r0, [pc, #44]	; (80011f0 <TIM7_IRQHandler+0x54>)
 80011c2:	6880      	ldr	r0, [r0, #8]
 80011c4:	f003 fae0 	bl	8004788 <xQueueGenericSendFromISR>
	if( xHigherPriorityTaskWokenByPost ){
 80011c8:	9b01      	ldr	r3, [sp, #4]
 80011ca:	b13b      	cbz	r3, 80011dc <TIM7_IRQHandler+0x40>
		taskYIELD();
 80011cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80011d0:	4b08      	ldr	r3, [pc, #32]	; (80011f4 <TIM7_IRQHandler+0x58>)
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	f3bf 8f4f 	dsb	sy
 80011d8:	f3bf 8f6f 	isb	sy
	}

}
 80011dc:	b003      	add	sp, #12
 80011de:	f85d fb04 	ldr.w	pc, [sp], #4
 80011e2:	bf00      	nop
 80011e4:	200052a4 	.word	0x200052a4
 80011e8:	40012c00 	.word	0x40012c00
 80011ec:	40000800 	.word	0x40000800
 80011f0:	20004fb0 	.word	0x20004fb0
 80011f4:	e000ed04 	.word	0xe000ed04

080011f8 <L6206_init>:
/**
  * @brief  Funkcja aktywuje niezbdne peryferia
  * @param[in]  None
  * @retval None
  */
void L6206_init(void){
 80011f8:	b570      	push	{r4, r5, r6, lr}
	//deaktywuje modu
	RESET_EN_A();
 80011fa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80011fe:	6953      	ldr	r3, [r2, #20]
 8001200:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001204:	6153      	str	r3, [r2, #20]
	RESET_EN_B();
 8001206:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800120a:	6953      	ldr	r3, [r2, #20]
 800120c:	f023 0302 	bic.w	r3, r3, #2
 8001210:	6153      	str	r3, [r2, #20]
	//aktywuje liniczki i kanay
	HAL_TIM_Base_Start(&htim2);
 8001212:	4c13      	ldr	r4, [pc, #76]	; (8001260 <L6206_init+0x68>)
 8001214:	4620      	mov	r0, r4
 8001216:	f001 fddf 	bl	8002dd8 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim16);
 800121a:	4e12      	ldr	r6, [pc, #72]	; (8001264 <L6206_init+0x6c>)
 800121c:	4630      	mov	r0, r6
 800121e:	f001 fddb 	bl	8002dd8 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim17);
 8001222:	4d11      	ldr	r5, [pc, #68]	; (8001268 <L6206_init+0x70>)
 8001224:	4628      	mov	r0, r5
 8001226:	f001 fdd7 	bl	8002dd8 <HAL_TIM_Base_Start>

	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 800122a:	2100      	movs	r1, #0
 800122c:	4620      	mov	r0, r4
 800122e:	f002 f91d 	bl	800346c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);
 8001232:	2104      	movs	r1, #4
 8001234:	4620      	mov	r0, r4
 8001236:	f002 f919 	bl	800346c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim16,TIM_CHANNEL_1);
 800123a:	2100      	movs	r1, #0
 800123c:	4630      	mov	r0, r6
 800123e:	f002 f915 	bl	800346c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim17,TIM_CHANNEL_1);
 8001242:	2100      	movs	r1, #0
 8001244:	4628      	mov	r0, r5
 8001246:	f002 f911 	bl	800346c <HAL_TIM_PWM_Start>

	TIMA_CHP_PWM=0;
 800124a:	2300      	movs	r3, #0
 800124c:	4a07      	ldr	r2, [pc, #28]	; (800126c <L6206_init+0x74>)
 800124e:	6353      	str	r3, [r2, #52]	; 0x34
	TIMA_CHN_PWM=0;
 8001250:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001254:	6353      	str	r3, [r2, #52]	; 0x34
	TIMB_CHP_PWM=0;
 8001256:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800125a:	6353      	str	r3, [r2, #52]	; 0x34
	TIMB_CHN_PWM=0;
 800125c:	6393      	str	r3, [r2, #56]	; 0x38
 800125e:	bd70      	pop	{r4, r5, r6, pc}
 8001260:	20005224 	.word	0x20005224
 8001264:	20005264 	.word	0x20005264
 8001268:	200051a4 	.word	0x200051a4
 800126c:	40014400 	.word	0x40014400

08001270 <L6206_enable>:
  * @brief  Funkcja aktywuje lub deaktywuje mostek nie modyfikujc wysterowania PWM
  * @param[in]  None
  * @retval None
  */
void L6206_enable(int ch_A, int ch_B){
	if(ch_B){
 8001270:	b161      	cbz	r1, 800128c <L6206_enable+0x1c>
		SET_EN_B();
 8001272:	4a0d      	ldr	r2, [pc, #52]	; (80012a8 <L6206_enable+0x38>)
 8001274:	6953      	ldr	r3, [r2, #20]
 8001276:	f043 0302 	orr.w	r3, r3, #2
 800127a:	6153      	str	r3, [r2, #20]
	}else{
		RESET_EN_B();
	}
	if(ch_A){
 800127c:	b960      	cbnz	r0, 8001298 <L6206_enable+0x28>
		SET_EN_A();
	}else{
		RESET_EN_A();
 800127e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001282:	6953      	ldr	r3, [r2, #20]
 8001284:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001288:	6153      	str	r3, [r2, #20]
 800128a:	4770      	bx	lr
		RESET_EN_B();
 800128c:	4a06      	ldr	r2, [pc, #24]	; (80012a8 <L6206_enable+0x38>)
 800128e:	6953      	ldr	r3, [r2, #20]
 8001290:	f023 0302 	bic.w	r3, r3, #2
 8001294:	6153      	str	r3, [r2, #20]
 8001296:	e7f1      	b.n	800127c <L6206_enable+0xc>
		SET_EN_A();
 8001298:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800129c:	6953      	ldr	r3, [r2, #20]
 800129e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012a2:	6153      	str	r3, [r2, #20]
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	48000800 	.word	0x48000800

080012ac <L6206_setDuty>:
  * @brief  Funkcja ustawia wypeenie na kanaach PWM w zakresie -1000 do 1000
  * @param[in]  None
  * @retval None
  */
void L6206_setDuty(signed int duty_A,signed int duty_B){
	if(duty_A>=0){
 80012ac:	2800      	cmp	r0, #0
 80012ae:	db0d      	blt.n	80012cc <L6206_setDuty+0x20>
		TIMA_CHP_PWM=duty_A;
 80012b0:	4b0e      	ldr	r3, [pc, #56]	; (80012ec <L6206_setDuty+0x40>)
 80012b2:	6358      	str	r0, [r3, #52]	; 0x34
		TIMA_CHN_PWM=0;
 80012b4:	2200      	movs	r2, #0
 80012b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80012ba:	635a      	str	r2, [r3, #52]	; 0x34
	}else{
		TIMA_CHN_PWM=-duty_A;
		TIMA_CHP_PWM=0;
	}
	if(duty_B>=0){
 80012bc:	2900      	cmp	r1, #0
 80012be:	db0d      	blt.n	80012dc <L6206_setDuty+0x30>
		TIMB_CHP_PWM=duty_B;
 80012c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012c4:	6359      	str	r1, [r3, #52]	; 0x34
		TIMB_CHN_PWM=0;
 80012c6:	2200      	movs	r2, #0
 80012c8:	639a      	str	r2, [r3, #56]	; 0x38
 80012ca:	4770      	bx	lr
		TIMA_CHN_PWM=-duty_A;
 80012cc:	4240      	negs	r0, r0
 80012ce:	4b08      	ldr	r3, [pc, #32]	; (80012f0 <L6206_setDuty+0x44>)
 80012d0:	6358      	str	r0, [r3, #52]	; 0x34
		TIMA_CHP_PWM=0;
 80012d2:	2200      	movs	r2, #0
 80012d4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80012d8:	635a      	str	r2, [r3, #52]	; 0x34
 80012da:	e7ef      	b.n	80012bc <L6206_setDuty+0x10>
	}else{
		TIMB_CHN_PWM=-duty_B;
 80012dc:	4249      	negs	r1, r1
 80012de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80012e2:	6399      	str	r1, [r3, #56]	; 0x38
		TIMB_CHP_PWM=0;
 80012e4:	2200      	movs	r2, #0
 80012e6:	635a      	str	r2, [r3, #52]	; 0x34
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	40014400 	.word	0x40014400
 80012f0:	40014800 	.word	0x40014800

080012f4 <HAL_UART_RxCpltCallback>:
/**
  * @brief odebrano dane z uart
  * @param[in]  None
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80012f4:	b500      	push	{lr}
 80012f6:	b083      	sub	sp, #12
	BaseType_t xHigherPriorityTaskWokenByPost=pdFALSE;
 80012f8:	2300      	movs	r3, #0
 80012fa:	9301      	str	r3, [sp, #4]
	unsigned char rx=huart->Instance->RDR;
 80012fc:	6802      	ldr	r2, [r0, #0]
 80012fe:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8001300:	f88d 2003 	strb.w	r2, [sp, #3]
	xQueueSendFromISR(uart.queue,&rx,&xHigherPriorityTaskWokenByPost);
 8001304:	aa01      	add	r2, sp, #4
 8001306:	f10d 0103 	add.w	r1, sp, #3
 800130a:	4815      	ldr	r0, [pc, #84]	; (8001360 <HAL_UART_RxCpltCallback+0x6c>)
 800130c:	6800      	ldr	r0, [r0, #0]
 800130e:	f003 fa3b 	bl	8004788 <xQueueGenericSendFromISR>
	ITM_SendChar(rx);
 8001312:	f89d 2003 	ldrb.w	r2, [sp, #3]
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001316:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800131a:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800131e:	f013 0f01 	tst.w	r3, #1
 8001322:	d006      	beq.n	8001332 <HAL_UART_RxCpltCallback+0x3e>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001324:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001328:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800132c:	f013 0f01 	tst.w	r3, #1
 8001330:	d10d      	bne.n	800134e <HAL_UART_RxCpltCallback+0x5a>
	if( xHigherPriorityTaskWokenByPost ){
 8001332:	9b01      	ldr	r3, [sp, #4]
 8001334:	b13b      	cbz	r3, 8001346 <HAL_UART_RxCpltCallback+0x52>
		taskYIELD();
 8001336:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800133a:	4b0a      	ldr	r3, [pc, #40]	; (8001364 <HAL_UART_RxCpltCallback+0x70>)
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	f3bf 8f4f 	dsb	sy
 8001342:	f3bf 8f6f 	isb	sy
	}
}
 8001346:	b003      	add	sp, #12
 8001348:	f85d fb04 	ldr.w	pc, [sp], #4
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 800134c:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800134e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d0f9      	beq.n	800134c <HAL_UART_RxCpltCallback+0x58>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001358:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800135c:	701a      	strb	r2, [r3, #0]
 800135e:	e7e8      	b.n	8001332 <HAL_UART_RxCpltCallback+0x3e>
 8001360:	20004fe4 	.word	0x20004fe4
 8001364:	e000ed04 	.word	0xe000ed04

08001368 <UartCommunication_Init>:
void UartCommunication_Init(void){
 8001368:	b500      	push	{lr}
 800136a:	b083      	sub	sp, #12
	uart.queue=xQueueCreate(10,1);
 800136c:	2200      	movs	r2, #0
 800136e:	2101      	movs	r1, #1
 8001370:	200a      	movs	r0, #10
 8001372:	f003 f91d 	bl	80045b0 <xQueueGenericCreate>
 8001376:	4b08      	ldr	r3, [pc, #32]	; (8001398 <UartCommunication_Init+0x30>)
 8001378:	6018      	str	r0, [r3, #0]
	HUART.RxISR=HAL_UART_RxCpltCallback;
 800137a:	4a08      	ldr	r2, [pc, #32]	; (800139c <UartCommunication_Init+0x34>)
 800137c:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <UartCommunication_Init+0x38>)
 800137e:	661a      	str	r2, [r3, #96]	; 0x60
	xTaskCreate(UartCommunication_Thread,"uart",250,0,2,0);
 8001380:	2300      	movs	r3, #0
 8001382:	9301      	str	r3, [sp, #4]
 8001384:	2202      	movs	r2, #2
 8001386:	9200      	str	r2, [sp, #0]
 8001388:	22fa      	movs	r2, #250	; 0xfa
 800138a:	4906      	ldr	r1, [pc, #24]	; (80013a4 <UartCommunication_Init+0x3c>)
 800138c:	4806      	ldr	r0, [pc, #24]	; (80013a8 <UartCommunication_Init+0x40>)
 800138e:	f003 fd16 	bl	8004dbe <xTaskCreate>
}
 8001392:	b003      	add	sp, #12
 8001394:	f85d fb04 	ldr.w	pc, [sp], #4
 8001398:	20004fe4 	.word	0x20004fe4
 800139c:	080012f5 	.word	0x080012f5
 80013a0:	20005328 	.word	0x20005328
 80013a4:	0800a064 	.word	0x0800a064
 80013a8:	080013f9 	.word	0x080013f9

080013ac <UartCommunication_Send>:
	if(size<(UART_TX_BUFF_SIZE-(2+1+1+1))){
 80013ac:	2a1a      	cmp	r2, #26
 80013ae:	dd00      	ble.n	80013b2 <UartCommunication_Send+0x6>
 80013b0:	4770      	bx	lr
void UartCommunication_Send(unsigned char id,void*data, int size){
 80013b2:	b538      	push	{r3, r4, r5, lr}
 80013b4:	4615      	mov	r5, r2
		uart.txBuf[0]=0x12;
 80013b6:	4c0e      	ldr	r4, [pc, #56]	; (80013f0 <UartCommunication_Send+0x44>)
 80013b8:	2312      	movs	r3, #18
 80013ba:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		uart.txBuf[1]=0x34;
 80013be:	2334      	movs	r3, #52	; 0x34
 80013c0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		uart.txBuf[2]=size+1;
 80013c4:	1c53      	adds	r3, r2, #1
 80013c6:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
		uart.txBuf[3]=id;
 80013ca:	f884 0047 	strb.w	r0, [r4, #71]	; 0x47
		memcpy(&uart.txBuf[4],data,size);
 80013ce:	f104 0048 	add.w	r0, r4, #72	; 0x48
 80013d2:	f005 f8d9 	bl	8006588 <memcpy>
		uart.txBuf[4+size]=0xAA;
 80013d6:	1d2b      	adds	r3, r5, #4
 80013d8:	4423      	add	r3, r4
 80013da:	22aa      	movs	r2, #170	; 0xaa
 80013dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		HAL_UART_Transmit_IT(&HUART,uart.txBuf,size+5);
 80013e0:	1d6a      	adds	r2, r5, #5
 80013e2:	b292      	uxth	r2, r2
 80013e4:	f104 0144 	add.w	r1, r4, #68	; 0x44
 80013e8:	4802      	ldr	r0, [pc, #8]	; (80013f4 <UartCommunication_Send+0x48>)
 80013ea:	f002 f987 	bl	80036fc <HAL_UART_Transmit_IT>
 80013ee:	bd38      	pop	{r3, r4, r5, pc}
 80013f0:	20004fe4 	.word	0x20004fe4
 80013f4:	20005328 	.word	0x20005328

080013f8 <UartCommunication_Thread>:
void UartCommunication_Thread(void* ptrt){
 80013f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013fa:	b083      	sub	sp, #12
	SET_BIT(USART->CR1, USART_CR1_RXNEIE);
 80013fc:	4a23      	ldr	r2, [pc, #140]	; (800148c <UartCommunication_Thread+0x94>)
 80013fe:	6813      	ldr	r3, [r2, #0]
 8001400:	f043 0320 	orr.w	r3, r3, #32
 8001404:	6013      	str	r3, [r2, #0]
	unsigned int state=0;
 8001406:	2400      	movs	r4, #0
 8001408:	e000      	b.n	800140c <UartCommunication_Thread+0x14>
			state=0;
 800140a:	2400      	movs	r4, #0
		if(xQueueReceive(uart.queue,&rx,50)==pdTRUE){
 800140c:	2232      	movs	r2, #50	; 0x32
 800140e:	f10d 0107 	add.w	r1, sp, #7
 8001412:	4b1f      	ldr	r3, [pc, #124]	; (8001490 <UartCommunication_Thread+0x98>)
 8001414:	6818      	ldr	r0, [r3, #0]
 8001416:	f003 fa27 	bl	8004868 <xQueueReceive>
 800141a:	2801      	cmp	r0, #1
 800141c:	d1f5      	bne.n	800140a <UartCommunication_Thread+0x12>
			switch(state){
 800141e:	2c03      	cmp	r4, #3
 8001420:	d8f4      	bhi.n	800140c <UartCommunication_Thread+0x14>
 8001422:	e8df f004 	tbb	[pc, r4]
 8001426:	0802      	.short	0x0802
 8001428:	1510      	.short	0x1510
				if(rx==0x12){
 800142a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800142e:	2b12      	cmp	r3, #18
 8001430:	d1ec      	bne.n	800140c <UartCommunication_Thread+0x14>
					state=1;
 8001432:	2401      	movs	r4, #1
 8001434:	e7ea      	b.n	800140c <UartCommunication_Thread+0x14>
				if(rx==0x34){
 8001436:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800143a:	2b34      	cmp	r3, #52	; 0x34
 800143c:	d001      	beq.n	8001442 <UartCommunication_Thread+0x4a>
					state=0;
 800143e:	2400      	movs	r4, #0
 8001440:	e7e4      	b.n	800140c <UartCommunication_Thread+0x14>
					state=2;
 8001442:	2402      	movs	r4, #2
 8001444:	e7e2      	b.n	800140c <UartCommunication_Thread+0x14>
				size=rx;
 8001446:	f89d 6007 	ldrb.w	r6, [sp, #7]
				ptr=0;
 800144a:	2500      	movs	r5, #0
				state=3;
 800144c:	2403      	movs	r4, #3
				break;
 800144e:	e7dd      	b.n	800140c <UartCommunication_Thread+0x14>
				if(ptr<size){
 8001450:	42ae      	cmp	r6, r5
 8001452:	d907      	bls.n	8001464 <UartCommunication_Thread+0x6c>
					uart.rxBuf[ptr++]=rx;
 8001454:	1c6a      	adds	r2, r5, #1
 8001456:	4b0e      	ldr	r3, [pc, #56]	; (8001490 <UartCommunication_Thread+0x98>)
 8001458:	441d      	add	r5, r3
 800145a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800145e:	712b      	strb	r3, [r5, #4]
 8001460:	b2d5      	uxtb	r5, r2
 8001462:	e7d3      	b.n	800140c <UartCommunication_Thread+0x14>
					if(rx==0xAA){
 8001464:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001468:	2baa      	cmp	r3, #170	; 0xaa
 800146a:	d001      	beq.n	8001470 <UartCommunication_Thread+0x78>
					state=0;
 800146c:	2400      	movs	r4, #0
 800146e:	e7cd      	b.n	800140c <UartCommunication_Thread+0x14>
						printf("UC: New frame; id:%d, size:%d\n\r",uart.rxBuf[0],size-1);
 8001470:	4c07      	ldr	r4, [pc, #28]	; (8001490 <UartCommunication_Thread+0x98>)
 8001472:	1e77      	subs	r7, r6, #1
 8001474:	463a      	mov	r2, r7
 8001476:	7921      	ldrb	r1, [r4, #4]
 8001478:	4806      	ldr	r0, [pc, #24]	; (8001494 <UartCommunication_Thread+0x9c>)
 800147a:	f005 f899 	bl	80065b0 <printf>
						UartCommunication_NewFrame(uart.rxBuf[0],(char*)&uart.rxBuf[1],size-1);
 800147e:	463a      	mov	r2, r7
 8001480:	1d61      	adds	r1, r4, #5
 8001482:	7920      	ldrb	r0, [r4, #4]
 8001484:	f7ff fe06 	bl	8001094 <UartCommunication_NewFrame>
					state=0;
 8001488:	2400      	movs	r4, #0
 800148a:	e7bf      	b.n	800140c <UartCommunication_Thread+0x14>
 800148c:	40013800 	.word	0x40013800
 8001490:	20004fe4 	.word	0x20004fe4
 8001494:	0800a06c 	.word	0x0800a06c

08001498 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001498:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800149a:	4a07      	ldr	r2, [pc, #28]	; (80014b8 <HAL_Init+0x20>)
 800149c:	6813      	ldr	r3, [r2, #0]
 800149e:	f043 0310 	orr.w	r3, r3, #16
 80014a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014a4:	2003      	movs	r0, #3
 80014a6:	f000 fb91 	bl	8001bcc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014aa:	2000      	movs	r0, #0
 80014ac:	f004 fbd4 	bl	8005c58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014b0:	f004 fbb2 	bl	8005c18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80014b4:	2000      	movs	r0, #0
 80014b6:	bd08      	pop	{r3, pc}
 80014b8:	40022000 	.word	0x40022000

080014bc <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80014bc:	4a03      	ldr	r2, [pc, #12]	; (80014cc <HAL_IncTick+0x10>)
 80014be:	6811      	ldr	r1, [r2, #0]
 80014c0:	4b03      	ldr	r3, [pc, #12]	; (80014d0 <HAL_IncTick+0x14>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	440b      	add	r3, r1
 80014c6:	6013      	str	r3, [r2, #0]
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	20005048 	.word	0x20005048
 80014d0:	20000000 	.word	0x20000000

080014d4 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80014d4:	4b01      	ldr	r3, [pc, #4]	; (80014dc <HAL_GetTick+0x8>)
 80014d6:	6818      	ldr	r0, [r3, #0]
}
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	20005048 	.word	0x20005048

080014e0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80014e0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80014e2:	6802      	ldr	r2, [r0, #0]
 80014e4:	6893      	ldr	r3, [r2, #8]
 80014e6:	f003 0303 	and.w	r3, r3, #3
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d011      	beq.n	8001512 <ADC_Disable+0x32>
 80014ee:	2300      	movs	r3, #0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d037      	beq.n	8001564 <ADC_Disable+0x84>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80014f4:	6893      	ldr	r3, [r2, #8]
 80014f6:	f003 030d 	and.w	r3, r3, #13
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d011      	beq.n	8001522 <ADC_Disable+0x42>
      __HAL_ADC_DISABLE(hadc);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014fe:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001500:	f043 0310 	orr.w	r3, r3, #16
 8001504:	6403      	str	r3, [r0, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001506:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	6443      	str	r3, [r0, #68]	; 0x44
      
      return HAL_ERROR;
 800150e:	2001      	movs	r0, #1
 8001510:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001512:	6813      	ldr	r3, [r2, #0]
 8001514:	f013 0f01 	tst.w	r3, #1
 8001518:	d101      	bne.n	800151e <ADC_Disable+0x3e>
 800151a:	2300      	movs	r3, #0
 800151c:	e7e8      	b.n	80014f0 <ADC_Disable+0x10>
 800151e:	2301      	movs	r3, #1
 8001520:	e7e6      	b.n	80014f0 <ADC_Disable+0x10>
 8001522:	4604      	mov	r4, r0
      __HAL_ADC_DISABLE(hadc);
 8001524:	6893      	ldr	r3, [r2, #8]
 8001526:	f043 0302 	orr.w	r3, r3, #2
 800152a:	6093      	str	r3, [r2, #8]
 800152c:	6803      	ldr	r3, [r0, #0]
 800152e:	2203      	movs	r2, #3
 8001530:	601a      	str	r2, [r3, #0]
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001532:	f7ff ffcf 	bl	80014d4 <HAL_GetTick>
 8001536:	4605      	mov	r5, r0
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001538:	6823      	ldr	r3, [r4, #0]
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	f013 0f01 	tst.w	r3, #1
 8001540:	d00e      	beq.n	8001560 <ADC_Disable+0x80>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001542:	f7ff ffc7 	bl	80014d4 <HAL_GetTick>
 8001546:	1b40      	subs	r0, r0, r5
 8001548:	2802      	cmp	r0, #2
 800154a:	d9f5      	bls.n	8001538 <ADC_Disable+0x58>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800154c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800154e:	f043 0310 	orr.w	r3, r3, #16
 8001552:	6423      	str	r3, [r4, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001554:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001556:	f043 0301 	orr.w	r3, r3, #1
 800155a:	6463      	str	r3, [r4, #68]	; 0x44
        
        return HAL_ERROR;
 800155c:	2001      	movs	r0, #1
 800155e:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001560:	2000      	movs	r0, #0
 8001562:	bd38      	pop	{r3, r4, r5, pc}
 8001564:	2000      	movs	r0, #0
}
 8001566:	bd38      	pop	{r3, r4, r5, pc}

08001568 <HAL_ADC_Init>:
{
 8001568:	b570      	push	{r4, r5, r6, lr}
 800156a:	b096      	sub	sp, #88	; 0x58
  __IO uint32_t wait_loop_index = 0U;
 800156c:	2300      	movs	r3, #0
 800156e:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8001570:	2800      	cmp	r0, #0
 8001572:	f000 8135 	beq.w	80017e0 <HAL_ADC_Init+0x278>
 8001576:	4604      	mov	r4, r0
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001578:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800157a:	f013 0f10 	tst.w	r3, #16
 800157e:	d151      	bne.n	8001624 <HAL_ADC_Init+0xbc>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001580:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001582:	b1ab      	cbz	r3, 80015b0 <HAL_ADC_Init+0x48>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001584:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001586:	6823      	ldr	r3, [r4, #0]
 8001588:	689a      	ldr	r2, [r3, #8]
 800158a:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 800158e:	d003      	beq.n	8001598 <HAL_ADC_Init+0x30>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001590:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001592:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8001596:	d046      	beq.n	8001626 <HAL_ADC_Init+0xbe>
      ADC_STATE_CLR_SET(hadc->State,
 8001598:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800159a:	f023 0312 	bic.w	r3, r3, #18
 800159e:	f043 0310 	orr.w	r3, r3, #16
 80015a2:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015a4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80015a6:	f043 0301 	orr.w	r3, r3, #1
 80015aa:	6463      	str	r3, [r4, #68]	; 0x44
      tmp_hal_status = HAL_ERROR;
 80015ac:	2001      	movs	r0, #1
 80015ae:	e03a      	b.n	8001626 <HAL_ADC_Init+0xbe>
      ADC_CLEAR_ERRORCODE(hadc);
 80015b0:	6443      	str	r3, [r0, #68]	; 0x44
      hadc->InjectionConfig.ChannelCount = 0U;
 80015b2:	64c3      	str	r3, [r0, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80015b4:	6483      	str	r3, [r0, #72]	; 0x48
      hadc->Lock = HAL_UNLOCKED;
 80015b6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 80015ba:	f004 f999 	bl	80058f0 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80015be:	6823      	ldr	r3, [r4, #0]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80015c6:	d001      	beq.n	80015cc <HAL_ADC_Init+0x64>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015c8:	2000      	movs	r0, #0
 80015ca:	e7dc      	b.n	8001586 <HAL_ADC_Init+0x1e>
        tmp_hal_status = ADC_Disable(hadc);
 80015cc:	4620      	mov	r0, r4
 80015ce:	f7ff ff87 	bl	80014e0 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80015d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015d4:	f013 0f10 	tst.w	r3, #16
 80015d8:	d1d5      	bne.n	8001586 <HAL_ADC_Init+0x1e>
 80015da:	2800      	cmp	r0, #0
 80015dc:	d1d3      	bne.n	8001586 <HAL_ADC_Init+0x1e>
          ADC_STATE_CLR_SET(hadc->State,
 80015de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015e0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80015e4:	f023 0302 	bic.w	r3, r3, #2
 80015e8:	f043 0302 	orr.w	r3, r3, #2
 80015ec:	6423      	str	r3, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80015ee:	6822      	ldr	r2, [r4, #0]
 80015f0:	6893      	ldr	r3, [r2, #8]
 80015f2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80015f6:	6093      	str	r3, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80015f8:	6822      	ldr	r2, [r4, #0]
 80015fa:	6893      	ldr	r3, [r2, #8]
 80015fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001600:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001602:	4b78      	ldr	r3, [pc, #480]	; (80017e4 <HAL_ADC_Init+0x27c>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a78      	ldr	r2, [pc, #480]	; (80017e8 <HAL_ADC_Init+0x280>)
 8001608:	fba2 2303 	umull	r2, r3, r2, r3
 800160c:	0c9b      	lsrs	r3, r3, #18
 800160e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001612:	005a      	lsls	r2, r3, #1
 8001614:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001616:	9b01      	ldr	r3, [sp, #4]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d0b4      	beq.n	8001586 <HAL_ADC_Init+0x1e>
            wait_loop_index--;
 800161c:	9b01      	ldr	r3, [sp, #4]
 800161e:	3b01      	subs	r3, #1
 8001620:	9301      	str	r3, [sp, #4]
 8001622:	e7f8      	b.n	8001616 <HAL_ADC_Init+0xae>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001624:	2000      	movs	r0, #0
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001626:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001628:	f013 0f10 	tst.w	r3, #16
 800162c:	f040 80cf 	bne.w	80017ce <HAL_ADC_Init+0x266>
 8001630:	2800      	cmp	r0, #0
 8001632:	f040 80cc 	bne.w	80017ce <HAL_ADC_Init+0x266>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001636:	6823      	ldr	r3, [r4, #0]
 8001638:	6899      	ldr	r1, [r3, #8]
      (tmp_hal_status == HAL_OK)                                &&
 800163a:	f011 0104 	ands.w	r1, r1, #4
 800163e:	f040 80c6 	bne.w	80017ce <HAL_ADC_Init+0x266>
    ADC_STATE_CLR_SET(hadc->State,
 8001642:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001644:	f422 7281 	bic.w	r2, r2, #258	; 0x102
 8001648:	f042 0202 	orr.w	r2, r2, #2
 800164c:	6422      	str	r2, [r4, #64]	; 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800164e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001652:	d070      	beq.n	8001736 <HAL_ADC_Init+0x1ce>
 8001654:	4a65      	ldr	r2, [pc, #404]	; (80017ec <HAL_ADC_Init+0x284>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d06b      	beq.n	8001732 <HAL_ADC_Init+0x1ca>
 800165a:	4d65      	ldr	r5, [pc, #404]	; (80017f0 <HAL_ADC_Init+0x288>)
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800165c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001660:	d06b      	beq.n	800173a <HAL_ADC_Init+0x1d2>
 8001662:	4a62      	ldr	r2, [pc, #392]	; (80017ec <HAL_ADC_Init+0x284>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d06c      	beq.n	8001742 <HAL_ADC_Init+0x1da>
 8001668:	4a62      	ldr	r2, [pc, #392]	; (80017f4 <HAL_ADC_Init+0x28c>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d06d      	beq.n	800174a <HAL_ADC_Init+0x1e2>
 800166e:	4a62      	ldr	r2, [pc, #392]	; (80017f8 <HAL_ADC_Init+0x290>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d06d      	beq.n	8001750 <HAL_ADC_Init+0x1e8>
 8001674:	2300      	movs	r3, #0
 8001676:	9302      	str	r3, [sp, #8]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001678:	6822      	ldr	r2, [r4, #0]
 800167a:	6893      	ldr	r3, [r2, #8]
 800167c:	f003 0303 	and.w	r3, r3, #3
 8001680:	2b01      	cmp	r3, #1
 8001682:	d068      	beq.n	8001756 <HAL_ADC_Init+0x1ee>
 8001684:	2300      	movs	r3, #0
 8001686:	b96b      	cbnz	r3, 80016a4 <HAL_ADC_Init+0x13c>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001688:	9e02      	ldr	r6, [sp, #8]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800168a:	b12e      	cbz	r6, 8001698 <HAL_ADC_Init+0x130>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800168c:	68b2      	ldr	r2, [r6, #8]
 800168e:	f002 0203 	and.w	r2, r2, #3
 8001692:	2a01      	cmp	r2, #1
 8001694:	d067      	beq.n	8001766 <HAL_ADC_Init+0x1fe>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001696:	b92b      	cbnz	r3, 80016a4 <HAL_ADC_Init+0x13c>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001698:	68ab      	ldr	r3, [r5, #8]
 800169a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800169e:	6862      	ldr	r2, [r4, #4]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	60ab      	str	r3, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80016a4:	7e62      	ldrb	r2, [r4, #25]
 80016a6:	0353      	lsls	r3, r2, #13
 80016a8:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80016aa:	2d01      	cmp	r5, #1
 80016ac:	d001      	beq.n	80016b2 <HAL_ADC_Init+0x14a>
 80016ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016b2:	430b      	orrs	r3, r1
 80016b4:	68e1      	ldr	r1, [r4, #12]
 80016b6:	430b      	orrs	r3, r1
 80016b8:	68a1      	ldr	r1, [r4, #8]
 80016ba:	430b      	orrs	r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016bc:	f894 1020 	ldrb.w	r1, [r4, #32]
 80016c0:	2901      	cmp	r1, #1
 80016c2:	d056      	beq.n	8001772 <HAL_ADC_Init+0x20a>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016c4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80016c6:	2a01      	cmp	r2, #1
 80016c8:	d00a      	beq.n	80016e0 <HAL_ADC_Init+0x178>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80016ca:	6821      	ldr	r1, [r4, #0]
 80016cc:	4d49      	ldr	r5, [pc, #292]	; (80017f4 <HAL_ADC_Init+0x28c>)
 80016ce:	42a9      	cmp	r1, r5
 80016d0:	d062      	beq.n	8001798 <HAL_ADC_Init+0x230>
 80016d2:	f505 7580 	add.w	r5, r5, #256	; 0x100
 80016d6:	42a9      	cmp	r1, r5
 80016d8:	d05e      	beq.n	8001798 <HAL_ADC_Init+0x230>
 80016da:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80016dc:	430a      	orrs	r2, r1
 80016de:	4313      	orrs	r3, r2
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80016e0:	6822      	ldr	r2, [r4, #0]
 80016e2:	6891      	ldr	r1, [r2, #8]
 80016e4:	f011 0f0c 	tst.w	r1, #12
 80016e8:	d10c      	bne.n	8001704 <HAL_ADC_Init+0x19c>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80016ea:	68d1      	ldr	r1, [r2, #12]
 80016ec:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 80016f0:	f021 0102 	bic.w	r1, r1, #2
 80016f4:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80016f6:	7e21      	ldrb	r1, [r4, #24]
 80016f8:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 80016fc:	0052      	lsls	r2, r2, #1
 80016fe:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 8001702:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR,
 8001704:	6821      	ldr	r1, [r4, #0]
 8001706:	68cd      	ldr	r5, [r1, #12]
 8001708:	4a3c      	ldr	r2, [pc, #240]	; (80017fc <HAL_ADC_Init+0x294>)
 800170a:	402a      	ands	r2, r5
 800170c:	4313      	orrs	r3, r2
 800170e:	60cb      	str	r3, [r1, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001710:	6923      	ldr	r3, [r4, #16]
 8001712:	2b01      	cmp	r3, #1
 8001714:	d052      	beq.n	80017bc <HAL_ADC_Init+0x254>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001716:	6822      	ldr	r2, [r4, #0]
 8001718:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800171a:	f023 030f 	bic.w	r3, r3, #15
 800171e:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8001720:	2300      	movs	r3, #0
 8001722:	6463      	str	r3, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001724:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001726:	f023 0303 	bic.w	r3, r3, #3
 800172a:	f043 0301 	orr.w	r3, r3, #1
 800172e:	6423      	str	r3, [r4, #64]	; 0x40
 8001730:	e054      	b.n	80017dc <HAL_ADC_Init+0x274>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001732:	4d33      	ldr	r5, [pc, #204]	; (8001800 <HAL_ADC_Init+0x298>)
 8001734:	e792      	b.n	800165c <HAL_ADC_Init+0xf4>
 8001736:	4d32      	ldr	r5, [pc, #200]	; (8001800 <HAL_ADC_Init+0x298>)
 8001738:	e790      	b.n	800165c <HAL_ADC_Init+0xf4>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800173a:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800173e:	9302      	str	r3, [sp, #8]
 8001740:	e79a      	b.n	8001678 <HAL_ADC_Init+0x110>
 8001742:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001746:	9302      	str	r3, [sp, #8]
 8001748:	e796      	b.n	8001678 <HAL_ADC_Init+0x110>
 800174a:	4b2b      	ldr	r3, [pc, #172]	; (80017f8 <HAL_ADC_Init+0x290>)
 800174c:	9302      	str	r3, [sp, #8]
 800174e:	e793      	b.n	8001678 <HAL_ADC_Init+0x110>
 8001750:	4b28      	ldr	r3, [pc, #160]	; (80017f4 <HAL_ADC_Init+0x28c>)
 8001752:	9302      	str	r3, [sp, #8]
 8001754:	e790      	b.n	8001678 <HAL_ADC_Init+0x110>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001756:	6813      	ldr	r3, [r2, #0]
 8001758:	f013 0f01 	tst.w	r3, #1
 800175c:	d101      	bne.n	8001762 <HAL_ADC_Init+0x1fa>
 800175e:	2300      	movs	r3, #0
 8001760:	e791      	b.n	8001686 <HAL_ADC_Init+0x11e>
 8001762:	2301      	movs	r3, #1
 8001764:	e78f      	b.n	8001686 <HAL_ADC_Init+0x11e>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001766:	6832      	ldr	r2, [r6, #0]
 8001768:	f012 0f01 	tst.w	r2, #1
 800176c:	d093      	beq.n	8001696 <HAL_ADC_Init+0x12e>
 800176e:	2301      	movs	r3, #1
 8001770:	e791      	b.n	8001696 <HAL_ADC_Init+0x12e>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001772:	b932      	cbnz	r2, 8001782 <HAL_ADC_Init+0x21a>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001774:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001776:	3a01      	subs	r2, #1
 8001778:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800177c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001780:	e7a0      	b.n	80016c4 <HAL_ADC_Init+0x15c>
        ADC_STATE_CLR_SET(hadc->State,
 8001782:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001784:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8001788:	f042 0220 	orr.w	r2, r2, #32
 800178c:	6422      	str	r2, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800178e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001790:	f042 0201 	orr.w	r2, r2, #1
 8001794:	6462      	str	r2, [r4, #68]	; 0x44
 8001796:	e795      	b.n	80016c4 <HAL_ADC_Init+0x15c>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001798:	f5b2 7f30 	cmp.w	r2, #704	; 0x2c0
 800179c:	d008      	beq.n	80017b0 <HAL_ADC_Init+0x248>
 800179e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80017a2:	d008      	beq.n	80017b6 <HAL_ADC_Init+0x24e>
 80017a4:	f5b2 7fe0 	cmp.w	r2, #448	; 0x1c0
 80017a8:	d197      	bne.n	80016da <HAL_ADC_Init+0x172>
 80017aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017ae:	e794      	b.n	80016da <HAL_ADC_Init+0x172>
 80017b0:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 80017b4:	e791      	b.n	80016da <HAL_ADC_Init+0x172>
 80017b6:	f44f 7230 	mov.w	r2, #704	; 0x2c0
 80017ba:	e78e      	b.n	80016da <HAL_ADC_Init+0x172>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80017bc:	6821      	ldr	r1, [r4, #0]
 80017be:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80017c0:	f023 030f 	bic.w	r3, r3, #15
 80017c4:	69e2      	ldr	r2, [r4, #28]
 80017c6:	3a01      	subs	r2, #1
 80017c8:	4313      	orrs	r3, r2
 80017ca:	630b      	str	r3, [r1, #48]	; 0x30
 80017cc:	e7a8      	b.n	8001720 <HAL_ADC_Init+0x1b8>
    ADC_STATE_CLR_SET(hadc->State,
 80017ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80017d0:	f023 0312 	bic.w	r3, r3, #18
 80017d4:	f043 0310 	orr.w	r3, r3, #16
 80017d8:	6423      	str	r3, [r4, #64]	; 0x40
    tmp_hal_status = HAL_ERROR; 
 80017da:	2001      	movs	r0, #1
}
 80017dc:	b016      	add	sp, #88	; 0x58
 80017de:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80017e0:	2001      	movs	r0, #1
 80017e2:	e7fb      	b.n	80017dc <HAL_ADC_Init+0x274>
 80017e4:	2000000c 	.word	0x2000000c
 80017e8:	431bde83 	.word	0x431bde83
 80017ec:	50000100 	.word	0x50000100
 80017f0:	50000700 	.word	0x50000700
 80017f4:	50000400 	.word	0x50000400
 80017f8:	50000500 	.word	0x50000500
 80017fc:	fff0c007 	.word	0xfff0c007
 8001800:	50000300 	.word	0x50000300

08001804 <HAL_ADC_ConfigChannel>:
{
 8001804:	b470      	push	{r4, r5, r6}
 8001806:	b097      	sub	sp, #92	; 0x5c
  __IO uint32_t wait_loop_index = 0U;
 8001808:	2200      	movs	r2, #0
 800180a:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 800180c:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8001810:	2a01      	cmp	r2, #1
 8001812:	f000 81c9 	beq.w	8001ba8 <HAL_ADC_ConfigChannel+0x3a4>
 8001816:	4603      	mov	r3, r0
 8001818:	2201      	movs	r2, #1
 800181a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800181e:	6800      	ldr	r0, [r0, #0]
 8001820:	6882      	ldr	r2, [r0, #8]
 8001822:	f012 0f04 	tst.w	r2, #4
 8001826:	f040 81b2 	bne.w	8001b8e <HAL_ADC_ConfigChannel+0x38a>
    if (sConfig->Rank < 5U)
 800182a:	684a      	ldr	r2, [r1, #4]
 800182c:	2a04      	cmp	r2, #4
 800182e:	d831      	bhi.n	8001894 <HAL_ADC_ConfigChannel+0x90>
      MODIFY_REG(hadc->Instance->SQR1,
 8001830:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001832:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001836:	0055      	lsls	r5, r2, #1
 8001838:	221f      	movs	r2, #31
 800183a:	40aa      	lsls	r2, r5
 800183c:	ea24 0202 	bic.w	r2, r4, r2
 8001840:	680c      	ldr	r4, [r1, #0]
 8001842:	40ac      	lsls	r4, r5
 8001844:	4322      	orrs	r2, r4
 8001846:	6302      	str	r2, [r0, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001848:	6818      	ldr	r0, [r3, #0]
 800184a:	6882      	ldr	r2, [r0, #8]
 800184c:	f012 0f0c 	tst.w	r2, #12
 8001850:	d168      	bne.n	8001924 <HAL_ADC_ConfigChannel+0x120>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001852:	680a      	ldr	r2, [r1, #0]
 8001854:	2a09      	cmp	r2, #9
 8001856:	d94e      	bls.n	80018f6 <HAL_ADC_ConfigChannel+0xf2>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001858:	6984      	ldr	r4, [r0, #24]
 800185a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800185e:	3a1e      	subs	r2, #30
 8001860:	2507      	movs	r5, #7
 8001862:	4095      	lsls	r5, r2
 8001864:	ea24 0405 	bic.w	r4, r4, r5
 8001868:	688d      	ldr	r5, [r1, #8]
 800186a:	fa05 f202 	lsl.w	r2, r5, r2
 800186e:	4322      	orrs	r2, r4
 8001870:	6182      	str	r2, [r0, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001872:	6948      	ldr	r0, [r1, #20]
 8001874:	681c      	ldr	r4, [r3, #0]
 8001876:	68e2      	ldr	r2, [r4, #12]
 8001878:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800187c:	0052      	lsls	r2, r2, #1
 800187e:	fa00 f202 	lsl.w	r2, r0, r2
    switch (sConfig->OffsetNumber)
 8001882:	6908      	ldr	r0, [r1, #16]
 8001884:	3801      	subs	r0, #1
 8001886:	2803      	cmp	r0, #3
 8001888:	f200 8099 	bhi.w	80019be <HAL_ADC_ConfigChannel+0x1ba>
 800188c:	e8df f000 	tbb	[pc, r0]
 8001890:	8c817640 	.word	0x8c817640
    else if (sConfig->Rank < 10U)
 8001894:	2a09      	cmp	r2, #9
 8001896:	d80e      	bhi.n	80018b6 <HAL_ADC_ConfigChannel+0xb2>
      MODIFY_REG(hadc->Instance->SQR2,
 8001898:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800189a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800189e:	0055      	lsls	r5, r2, #1
 80018a0:	3d1e      	subs	r5, #30
 80018a2:	221f      	movs	r2, #31
 80018a4:	40aa      	lsls	r2, r5
 80018a6:	ea24 0202 	bic.w	r2, r4, r2
 80018aa:	680c      	ldr	r4, [r1, #0]
 80018ac:	fa04 f505 	lsl.w	r5, r4, r5
 80018b0:	432a      	orrs	r2, r5
 80018b2:	6342      	str	r2, [r0, #52]	; 0x34
 80018b4:	e7c8      	b.n	8001848 <HAL_ADC_ConfigChannel+0x44>
    else if (sConfig->Rank < 15U)
 80018b6:	2a0e      	cmp	r2, #14
 80018b8:	d80e      	bhi.n	80018d8 <HAL_ADC_ConfigChannel+0xd4>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80018ba:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80018bc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80018c0:	0055      	lsls	r5, r2, #1
 80018c2:	3d3c      	subs	r5, #60	; 0x3c
 80018c4:	221f      	movs	r2, #31
 80018c6:	40aa      	lsls	r2, r5
 80018c8:	ea24 0202 	bic.w	r2, r4, r2
 80018cc:	680c      	ldr	r4, [r1, #0]
 80018ce:	fa04 f505 	lsl.w	r5, r4, r5
 80018d2:	432a      	orrs	r2, r5
 80018d4:	6382      	str	r2, [r0, #56]	; 0x38
 80018d6:	e7b7      	b.n	8001848 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80018d8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80018da:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80018de:	0055      	lsls	r5, r2, #1
 80018e0:	3d5a      	subs	r5, #90	; 0x5a
 80018e2:	221f      	movs	r2, #31
 80018e4:	40aa      	lsls	r2, r5
 80018e6:	ea24 0202 	bic.w	r2, r4, r2
 80018ea:	680c      	ldr	r4, [r1, #0]
 80018ec:	fa04 f505 	lsl.w	r5, r4, r5
 80018f0:	432a      	orrs	r2, r5
 80018f2:	63c2      	str	r2, [r0, #60]	; 0x3c
 80018f4:	e7a8      	b.n	8001848 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80018f6:	6944      	ldr	r4, [r0, #20]
 80018f8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80018fc:	2507      	movs	r5, #7
 80018fe:	4095      	lsls	r5, r2
 8001900:	ea24 0405 	bic.w	r4, r4, r5
 8001904:	688d      	ldr	r5, [r1, #8]
 8001906:	fa05 f202 	lsl.w	r2, r5, r2
 800190a:	4322      	orrs	r2, r4
 800190c:	6142      	str	r2, [r0, #20]
 800190e:	e7b0      	b.n	8001872 <HAL_ADC_ConfigChannel+0x6e>
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001910:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001912:	4da6      	ldr	r5, [pc, #664]	; (8001bac <HAL_ADC_ConfigChannel+0x3a8>)
 8001914:	4005      	ands	r5, r0
 8001916:	6808      	ldr	r0, [r1, #0]
 8001918:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 800191c:	4315      	orrs	r5, r2
 800191e:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8001922:	6625      	str	r5, [r4, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001924:	6818      	ldr	r0, [r3, #0]
 8001926:	6882      	ldr	r2, [r0, #8]
 8001928:	f002 0203 	and.w	r2, r2, #3
 800192c:	2a01      	cmp	r2, #1
 800192e:	d079      	beq.n	8001a24 <HAL_ADC_ConfigChannel+0x220>
 8001930:	2200      	movs	r2, #0
 8001932:	2a00      	cmp	r2, #0
 8001934:	f040 8136 	bne.w	8001ba4 <HAL_ADC_ConfigChannel+0x3a0>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001938:	68cc      	ldr	r4, [r1, #12]
 800193a:	2c01      	cmp	r4, #1
 800193c:	d07a      	beq.n	8001a34 <HAL_ADC_ConfigChannel+0x230>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800193e:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 8001942:	680e      	ldr	r6, [r1, #0]
 8001944:	2501      	movs	r5, #1
 8001946:	40b5      	lsls	r5, r6
 8001948:	ea24 0405 	bic.w	r4, r4, r5
 800194c:	f8c0 40b0 	str.w	r4, [r0, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001950:	6818      	ldr	r0, [r3, #0]
 8001952:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8001956:	f000 8098 	beq.w	8001a8a <HAL_ADC_ConfigChannel+0x286>
 800195a:	4c95      	ldr	r4, [pc, #596]	; (8001bb0 <HAL_ADC_ConfigChannel+0x3ac>)
 800195c:	42a0      	cmp	r0, r4
 800195e:	f000 8092 	beq.w	8001a86 <HAL_ADC_ConfigChannel+0x282>
 8001962:	4d94      	ldr	r5, [pc, #592]	; (8001bb4 <HAL_ADC_ConfigChannel+0x3b0>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001964:	680c      	ldr	r4, [r1, #0]
 8001966:	2c10      	cmp	r4, #16
 8001968:	f000 8091 	beq.w	8001a8e <HAL_ADC_ConfigChannel+0x28a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800196c:	2c11      	cmp	r4, #17
 800196e:	f000 80bb 	beq.w	8001ae8 <HAL_ADC_ConfigChannel+0x2e4>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001972:	2c12      	cmp	r4, #18
 8001974:	f000 80bd 	beq.w	8001af2 <HAL_ADC_ConfigChannel+0x2ee>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001978:	2000      	movs	r0, #0
 800197a:	e10d      	b.n	8001b98 <HAL_ADC_ConfigChannel+0x394>
      MODIFY_REG(hadc->Instance->OFR2               ,
 800197c:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800197e:	4d8b      	ldr	r5, [pc, #556]	; (8001bac <HAL_ADC_ConfigChannel+0x3a8>)
 8001980:	4005      	ands	r5, r0
 8001982:	6808      	ldr	r0, [r1, #0]
 8001984:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 8001988:	4315      	orrs	r5, r2
 800198a:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 800198e:	6665      	str	r5, [r4, #100]	; 0x64
      break;
 8001990:	e7c8      	b.n	8001924 <HAL_ADC_ConfigChannel+0x120>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001992:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8001994:	4d85      	ldr	r5, [pc, #532]	; (8001bac <HAL_ADC_ConfigChannel+0x3a8>)
 8001996:	4005      	ands	r5, r0
 8001998:	6808      	ldr	r0, [r1, #0]
 800199a:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 800199e:	4315      	orrs	r5, r2
 80019a0:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 80019a4:	66a5      	str	r5, [r4, #104]	; 0x68
      break;
 80019a6:	e7bd      	b.n	8001924 <HAL_ADC_ConfigChannel+0x120>
      MODIFY_REG(hadc->Instance->OFR4               ,
 80019a8:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 80019aa:	4880      	ldr	r0, [pc, #512]	; (8001bac <HAL_ADC_ConfigChannel+0x3a8>)
 80019ac:	4028      	ands	r0, r5
 80019ae:	680d      	ldr	r5, [r1, #0]
 80019b0:	ea42 6285 	orr.w	r2, r2, r5, lsl #26
 80019b4:	4302      	orrs	r2, r0
 80019b6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80019ba:	66e2      	str	r2, [r4, #108]	; 0x6c
      break;
 80019bc:	e7b2      	b.n	8001924 <HAL_ADC_ConfigChannel+0x120>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80019be:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80019c0:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80019c4:	6808      	ldr	r0, [r1, #0]
 80019c6:	ebb2 6f80 	cmp.w	r2, r0, lsl #26
 80019ca:	d01c      	beq.n	8001a06 <HAL_ADC_ConfigChannel+0x202>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80019cc:	6818      	ldr	r0, [r3, #0]
 80019ce:	6e42      	ldr	r2, [r0, #100]	; 0x64
 80019d0:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80019d4:	680c      	ldr	r4, [r1, #0]
 80019d6:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 80019da:	d019      	beq.n	8001a10 <HAL_ADC_ConfigChannel+0x20c>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80019dc:	6818      	ldr	r0, [r3, #0]
 80019de:	6e82      	ldr	r2, [r0, #104]	; 0x68
 80019e0:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80019e4:	680c      	ldr	r4, [r1, #0]
 80019e6:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 80019ea:	d016      	beq.n	8001a1a <HAL_ADC_ConfigChannel+0x216>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80019ec:	6818      	ldr	r0, [r3, #0]
 80019ee:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 80019f0:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80019f4:	680c      	ldr	r4, [r1, #0]
 80019f6:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 80019fa:	d193      	bne.n	8001924 <HAL_ADC_ConfigChannel+0x120>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80019fc:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 80019fe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001a02:	66c2      	str	r2, [r0, #108]	; 0x6c
 8001a04:	e78e      	b.n	8001924 <HAL_ADC_ConfigChannel+0x120>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001a06:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8001a08:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001a0c:	6622      	str	r2, [r4, #96]	; 0x60
 8001a0e:	e7dd      	b.n	80019cc <HAL_ADC_ConfigChannel+0x1c8>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001a10:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8001a12:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001a16:	6642      	str	r2, [r0, #100]	; 0x64
 8001a18:	e7e0      	b.n	80019dc <HAL_ADC_ConfigChannel+0x1d8>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001a1a:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8001a1c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001a20:	6682      	str	r2, [r0, #104]	; 0x68
 8001a22:	e7e3      	b.n	80019ec <HAL_ADC_ConfigChannel+0x1e8>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001a24:	6802      	ldr	r2, [r0, #0]
 8001a26:	f012 0f01 	tst.w	r2, #1
 8001a2a:	d101      	bne.n	8001a30 <HAL_ADC_ConfigChannel+0x22c>
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	e780      	b.n	8001932 <HAL_ADC_ConfigChannel+0x12e>
 8001a30:	2201      	movs	r2, #1
 8001a32:	e77e      	b.n	8001932 <HAL_ADC_ConfigChannel+0x12e>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001a34:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 8001a38:	680e      	ldr	r6, [r1, #0]
 8001a3a:	2501      	movs	r5, #1
 8001a3c:	40b5      	lsls	r5, r6
 8001a3e:	432c      	orrs	r4, r5
 8001a40:	f8c0 40b0 	str.w	r4, [r0, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001a44:	6808      	ldr	r0, [r1, #0]
 8001a46:	2809      	cmp	r0, #9
 8001a48:	d90e      	bls.n	8001a68 <HAL_ADC_ConfigChannel+0x264>
        MODIFY_REG(hadc->Instance->SMPR2,
 8001a4a:	681e      	ldr	r6, [r3, #0]
 8001a4c:	69b4      	ldr	r4, [r6, #24]
 8001a4e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001a52:	381b      	subs	r0, #27
 8001a54:	2507      	movs	r5, #7
 8001a56:	4085      	lsls	r5, r0
 8001a58:	ea24 0405 	bic.w	r4, r4, r5
 8001a5c:	688d      	ldr	r5, [r1, #8]
 8001a5e:	fa05 f000 	lsl.w	r0, r5, r0
 8001a62:	4320      	orrs	r0, r4
 8001a64:	61b0      	str	r0, [r6, #24]
 8001a66:	e773      	b.n	8001950 <HAL_ADC_ConfigChannel+0x14c>
        MODIFY_REG(hadc->Instance->SMPR1,
 8001a68:	681e      	ldr	r6, [r3, #0]
 8001a6a:	6974      	ldr	r4, [r6, #20]
 8001a6c:	3001      	adds	r0, #1
 8001a6e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001a72:	2507      	movs	r5, #7
 8001a74:	4085      	lsls	r5, r0
 8001a76:	ea24 0405 	bic.w	r4, r4, r5
 8001a7a:	688d      	ldr	r5, [r1, #8]
 8001a7c:	fa05 f000 	lsl.w	r0, r5, r0
 8001a80:	4320      	orrs	r0, r4
 8001a82:	6170      	str	r0, [r6, #20]
 8001a84:	e764      	b.n	8001950 <HAL_ADC_ConfigChannel+0x14c>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a86:	4d4c      	ldr	r5, [pc, #304]	; (8001bb8 <HAL_ADC_ConfigChannel+0x3b4>)
 8001a88:	e76c      	b.n	8001964 <HAL_ADC_ConfigChannel+0x160>
 8001a8a:	4d4b      	ldr	r5, [pc, #300]	; (8001bb8 <HAL_ADC_ConfigChannel+0x3b4>)
 8001a8c:	e76a      	b.n	8001964 <HAL_ADC_ConfigChannel+0x160>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001a8e:	68ae      	ldr	r6, [r5, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a90:	f416 0f00 	tst.w	r6, #8388608	; 0x800000
 8001a94:	f47f af6a 	bne.w	800196c <HAL_ADC_ConfigChannel+0x168>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001a98:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8001a9c:	d02f      	beq.n	8001afe <HAL_ADC_ConfigChannel+0x2fa>
 8001a9e:	4c44      	ldr	r4, [pc, #272]	; (8001bb0 <HAL_ADC_ConfigChannel+0x3ac>)
 8001aa0:	42a0      	cmp	r0, r4
 8001aa2:	d030      	beq.n	8001b06 <HAL_ADC_ConfigChannel+0x302>
 8001aa4:	4c45      	ldr	r4, [pc, #276]	; (8001bbc <HAL_ADC_ConfigChannel+0x3b8>)
 8001aa6:	42a0      	cmp	r0, r4
 8001aa8:	d031      	beq.n	8001b0e <HAL_ADC_ConfigChannel+0x30a>
 8001aaa:	4c45      	ldr	r4, [pc, #276]	; (8001bc0 <HAL_ADC_ConfigChannel+0x3bc>)
 8001aac:	42a0      	cmp	r0, r4
 8001aae:	d031      	beq.n	8001b14 <HAL_ADC_ConfigChannel+0x310>
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	9002      	str	r0, [sp, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001ab4:	681c      	ldr	r4, [r3, #0]
 8001ab6:	68a0      	ldr	r0, [r4, #8]
 8001ab8:	f000 0003 	and.w	r0, r0, #3
 8001abc:	2801      	cmp	r0, #1
 8001abe:	d02c      	beq.n	8001b1a <HAL_ADC_ConfigChannel+0x316>
 8001ac0:	2a00      	cmp	r2, #0
 8001ac2:	d15e      	bne.n	8001b82 <HAL_ADC_ConfigChannel+0x37e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001ac4:	9e02      	ldr	r6, [sp, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001ac6:	b136      	cbz	r6, 8001ad6 <HAL_ADC_ConfigChannel+0x2d2>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001ac8:	68b0      	ldr	r0, [r6, #8]
 8001aca:	f000 0003 	and.w	r0, r0, #3
 8001ace:	2801      	cmp	r0, #1
 8001ad0:	d029      	beq.n	8001b26 <HAL_ADC_ConfigChannel+0x322>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001ad2:	2a00      	cmp	r2, #0
 8001ad4:	d155      	bne.n	8001b82 <HAL_ADC_ConfigChannel+0x37e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001ad6:	680a      	ldr	r2, [r1, #0]
 8001ad8:	2a10      	cmp	r2, #16
 8001ada:	d02a      	beq.n	8001b32 <HAL_ADC_ConfigChannel+0x32e>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001adc:	2a11      	cmp	r2, #17
 8001ade:	d041      	beq.n	8001b64 <HAL_ADC_ConfigChannel+0x360>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001ae0:	2a12      	cmp	r2, #18
 8001ae2:	d048      	beq.n	8001b76 <HAL_ADC_ConfigChannel+0x372>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	e057      	b.n	8001b98 <HAL_ADC_ConfigChannel+0x394>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001ae8:	68ae      	ldr	r6, [r5, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001aea:	f016 7f80 	tst.w	r6, #16777216	; 0x1000000
 8001aee:	d0d3      	beq.n	8001a98 <HAL_ADC_ConfigChannel+0x294>
 8001af0:	e73f      	b.n	8001972 <HAL_ADC_ConfigChannel+0x16e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001af2:	68ac      	ldr	r4, [r5, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001af4:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
 8001af8:	d0ce      	beq.n	8001a98 <HAL_ADC_ConfigChannel+0x294>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001afa:	2000      	movs	r0, #0
 8001afc:	e04c      	b.n	8001b98 <HAL_ADC_ConfigChannel+0x394>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001afe:	f500 7080 	add.w	r0, r0, #256	; 0x100
 8001b02:	9002      	str	r0, [sp, #8]
 8001b04:	e7d6      	b.n	8001ab4 <HAL_ADC_ConfigChannel+0x2b0>
 8001b06:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001b0a:	9002      	str	r0, [sp, #8]
 8001b0c:	e7d2      	b.n	8001ab4 <HAL_ADC_ConfigChannel+0x2b0>
 8001b0e:	482c      	ldr	r0, [pc, #176]	; (8001bc0 <HAL_ADC_ConfigChannel+0x3bc>)
 8001b10:	9002      	str	r0, [sp, #8]
 8001b12:	e7cf      	b.n	8001ab4 <HAL_ADC_ConfigChannel+0x2b0>
 8001b14:	4829      	ldr	r0, [pc, #164]	; (8001bbc <HAL_ADC_ConfigChannel+0x3b8>)
 8001b16:	9002      	str	r0, [sp, #8]
 8001b18:	e7cc      	b.n	8001ab4 <HAL_ADC_ConfigChannel+0x2b0>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001b1a:	6820      	ldr	r0, [r4, #0]
 8001b1c:	f010 0f01 	tst.w	r0, #1
 8001b20:	d0ce      	beq.n	8001ac0 <HAL_ADC_ConfigChannel+0x2bc>
 8001b22:	2201      	movs	r2, #1
 8001b24:	e7cc      	b.n	8001ac0 <HAL_ADC_ConfigChannel+0x2bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001b26:	6830      	ldr	r0, [r6, #0]
 8001b28:	f010 0f01 	tst.w	r0, #1
 8001b2c:	d0d1      	beq.n	8001ad2 <HAL_ADC_ConfigChannel+0x2ce>
 8001b2e:	2201      	movs	r2, #1
 8001b30:	e7cf      	b.n	8001ad2 <HAL_ADC_ConfigChannel+0x2ce>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001b32:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 8001b36:	d1d1      	bne.n	8001adc <HAL_ADC_ConfigChannel+0x2d8>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001b38:	68aa      	ldr	r2, [r5, #8]
 8001b3a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001b3e:	60aa      	str	r2, [r5, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b40:	4a20      	ldr	r2, [pc, #128]	; (8001bc4 <HAL_ADC_ConfigChannel+0x3c0>)
 8001b42:	6812      	ldr	r2, [r2, #0]
 8001b44:	4920      	ldr	r1, [pc, #128]	; (8001bc8 <HAL_ADC_ConfigChannel+0x3c4>)
 8001b46:	fbb2 f1f1 	udiv	r1, r2, r1
 8001b4a:	220a      	movs	r2, #10
 8001b4c:	fb02 f201 	mul.w	r2, r2, r1
 8001b50:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001b52:	e002      	b.n	8001b5a <HAL_ADC_ConfigChannel+0x356>
            wait_loop_index--;
 8001b54:	9a01      	ldr	r2, [sp, #4]
 8001b56:	3a01      	subs	r2, #1
 8001b58:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001b5a:	9a01      	ldr	r2, [sp, #4]
 8001b5c:	2a00      	cmp	r2, #0
 8001b5e:	d1f9      	bne.n	8001b54 <HAL_ADC_ConfigChannel+0x350>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b60:	2000      	movs	r0, #0
 8001b62:	e019      	b.n	8001b98 <HAL_ADC_ConfigChannel+0x394>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001b64:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 8001b68:	d1ba      	bne.n	8001ae0 <HAL_ADC_ConfigChannel+0x2dc>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001b6a:	68aa      	ldr	r2, [r5, #8]
 8001b6c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001b70:	60aa      	str	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b72:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001b74:	e010      	b.n	8001b98 <HAL_ADC_ConfigChannel+0x394>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001b76:	68aa      	ldr	r2, [r5, #8]
 8001b78:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001b7c:	60aa      	str	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b7e:	2000      	movs	r0, #0
 8001b80:	e00a      	b.n	8001b98 <HAL_ADC_ConfigChannel+0x394>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b84:	f042 0220 	orr.w	r2, r2, #32
 8001b88:	641a      	str	r2, [r3, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8001b8a:	2001      	movs	r0, #1
 8001b8c:	e004      	b.n	8001b98 <HAL_ADC_ConfigChannel+0x394>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b90:	f042 0220 	orr.w	r2, r2, #32
 8001b94:	641a      	str	r2, [r3, #64]	; 0x40
    tmp_hal_status = HAL_ERROR;
 8001b96:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8001b9e:	b017      	add	sp, #92	; 0x5c
 8001ba0:	bc70      	pop	{r4, r5, r6}
 8001ba2:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ba4:	2000      	movs	r0, #0
 8001ba6:	e7f7      	b.n	8001b98 <HAL_ADC_ConfigChannel+0x394>
  __HAL_LOCK(hadc);
 8001ba8:	2002      	movs	r0, #2
 8001baa:	e7f8      	b.n	8001b9e <HAL_ADC_ConfigChannel+0x39a>
 8001bac:	83fff000 	.word	0x83fff000
 8001bb0:	50000100 	.word	0x50000100
 8001bb4:	50000700 	.word	0x50000700
 8001bb8:	50000300 	.word	0x50000300
 8001bbc:	50000400 	.word	0x50000400
 8001bc0:	50000500 	.word	0x50000500
 8001bc4:	2000000c 	.word	0x2000000c
 8001bc8:	000f4240 	.word	0x000f4240

08001bcc <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bcc:	4a07      	ldr	r2, [pc, #28]	; (8001bec <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001bce:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bd0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001bd4:	041b      	lsls	r3, r3, #16
 8001bd6:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bd8:	0200      	lsls	r0, r0, #8
 8001bda:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bde:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8001be0:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8001be4:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001be8:	60d0      	str	r0, [r2, #12]
 8001bea:	4770      	bx	lr
 8001bec:	e000ed00 	.word	0xe000ed00

08001bf0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bf0:	b430      	push	{r4, r5}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bf2:	4b16      	ldr	r3, [pc, #88]	; (8001c4c <HAL_NVIC_SetPriority+0x5c>)
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bfa:	f1c3 0407 	rsb	r4, r3, #7
 8001bfe:	2c04      	cmp	r4, #4
 8001c00:	bf28      	it	cs
 8001c02:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c04:	1d1d      	adds	r5, r3, #4
 8001c06:	2d06      	cmp	r5, #6
 8001c08:	d917      	bls.n	8001c3a <HAL_NVIC_SetPriority+0x4a>
 8001c0a:	3b03      	subs	r3, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c0c:	2501      	movs	r5, #1
 8001c0e:	fa05 f404 	lsl.w	r4, r5, r4
 8001c12:	3c01      	subs	r4, #1
 8001c14:	4021      	ands	r1, r4
 8001c16:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c18:	fa05 f303 	lsl.w	r3, r5, r3
 8001c1c:	3b01      	subs	r3, #1
 8001c1e:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c20:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001c22:	2800      	cmp	r0, #0
 8001c24:	db0b      	blt.n	8001c3e <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c26:	0109      	lsls	r1, r1, #4
 8001c28:	b2c9      	uxtb	r1, r1
 8001c2a:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001c2e:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001c32:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001c36:	bc30      	pop	{r4, r5}
 8001c38:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	e7e6      	b.n	8001c0c <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c3e:	f000 000f 	and.w	r0, r0, #15
 8001c42:	0109      	lsls	r1, r1, #4
 8001c44:	b2c9      	uxtb	r1, r1
 8001c46:	4b02      	ldr	r3, [pc, #8]	; (8001c50 <HAL_NVIC_SetPriority+0x60>)
 8001c48:	5419      	strb	r1, [r3, r0]
 8001c4a:	e7f4      	b.n	8001c36 <HAL_NVIC_SetPriority+0x46>
 8001c4c:	e000ed00 	.word	0xe000ed00
 8001c50:	e000ed14 	.word	0xe000ed14

08001c54 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001c54:	2800      	cmp	r0, #0
 8001c56:	db08      	blt.n	8001c6a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c58:	0942      	lsrs	r2, r0, #5
 8001c5a:	f000 001f 	and.w	r0, r0, #31
 8001c5e:	2301      	movs	r3, #1
 8001c60:	fa03 f000 	lsl.w	r0, r3, r0
 8001c64:	4b01      	ldr	r3, [pc, #4]	; (8001c6c <HAL_NVIC_EnableIRQ+0x18>)
 8001c66:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001c6a:	4770      	bx	lr
 8001c6c:	e000e100 	.word	0xe000e100

08001c70 <DMA_CalcBaseAndBitshift>:
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c70:	6802      	ldr	r2, [r0, #0]
 8001c72:	4b0c      	ldr	r3, [pc, #48]	; (8001ca4 <DMA_CalcBaseAndBitshift+0x34>)
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d90a      	bls.n	8001c8e <DMA_CalcBaseAndBitshift+0x1e>
    hdma->DmaBaseAddress = DMA1;
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001c78:	4b0b      	ldr	r3, [pc, #44]	; (8001ca8 <DMA_CalcBaseAndBitshift+0x38>)
 8001c7a:	4413      	add	r3, r2
 8001c7c:	4a0b      	ldr	r2, [pc, #44]	; (8001cac <DMA_CalcBaseAndBitshift+0x3c>)
 8001c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c82:	091b      	lsrs	r3, r3, #4
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	6403      	str	r3, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8001c88:	4b09      	ldr	r3, [pc, #36]	; (8001cb0 <DMA_CalcBaseAndBitshift+0x40>)
 8001c8a:	63c3      	str	r3, [r0, #60]	; 0x3c
 8001c8c:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c8e:	4b09      	ldr	r3, [pc, #36]	; (8001cb4 <DMA_CalcBaseAndBitshift+0x44>)
 8001c90:	4413      	add	r3, r2
 8001c92:	4a06      	ldr	r2, [pc, #24]	; (8001cac <DMA_CalcBaseAndBitshift+0x3c>)
 8001c94:	fba2 2303 	umull	r2, r3, r2, r3
 8001c98:	091b      	lsrs	r3, r3, #4
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	6403      	str	r3, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8001c9e:	4b06      	ldr	r3, [pc, #24]	; (8001cb8 <DMA_CalcBaseAndBitshift+0x48>)
 8001ca0:	63c3      	str	r3, [r0, #60]	; 0x3c
 8001ca2:	4770      	bx	lr
 8001ca4:	40020407 	.word	0x40020407
 8001ca8:	bffdfbf8 	.word	0xbffdfbf8
 8001cac:	cccccccd 	.word	0xcccccccd
 8001cb0:	40020400 	.word	0x40020400
 8001cb4:	bffdfff8 	.word	0xbffdfff8
 8001cb8:	40020000 	.word	0x40020000

08001cbc <HAL_DMA_Init>:
  if(NULL == hdma)
 8001cbc:	b320      	cbz	r0, 8001d08 <HAL_DMA_Init+0x4c>
{ 
 8001cbe:	b510      	push	{r4, lr}
 8001cc0:	4604      	mov	r4, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 8001cc8:	6801      	ldr	r1, [r0, #0]
 8001cca:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001ccc:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8001cd0:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8001cd4:	6843      	ldr	r3, [r0, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cd6:	6880      	ldr	r0, [r0, #8]
  tmp |=  hdma->Init.Direction        |
 8001cd8:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cda:	68e0      	ldr	r0, [r4, #12]
 8001cdc:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cde:	6920      	ldr	r0, [r4, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ce0:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ce2:	6960      	ldr	r0, [r4, #20]
 8001ce4:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ce6:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ce8:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cea:	69e0      	ldr	r0, [r4, #28]
 8001cec:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8001cee:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;  
 8001cf0:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 8001cf2:	4620      	mov	r0, r4
 8001cf4:	f7ff ffbc 	bl	8001c70 <DMA_CalcBaseAndBitshift>
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cf8:	2000      	movs	r0, #0
 8001cfa:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 8001d02:	f884 0020 	strb.w	r0, [r4, #32]
  return HAL_OK;
 8001d06:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001d08:	2001      	movs	r0, #1
 8001d0a:	4770      	bx	lr

08001d0c <HAL_DMA_Abort_IT>:
{  
 8001d0c:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001d0e:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8001d12:	2b02      	cmp	r3, #2
 8001d14:	d003      	beq.n	8001d1e <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d16:	2304      	movs	r3, #4
 8001d18:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001d1a:	2001      	movs	r0, #1
 8001d1c:	bd08      	pop	{r3, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d1e:	6802      	ldr	r2, [r0, #0]
 8001d20:	6813      	ldr	r3, [r2, #0]
 8001d22:	f023 030e 	bic.w	r3, r3, #14
 8001d26:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d28:	6802      	ldr	r2, [r0, #0]
 8001d2a:	6813      	ldr	r3, [r2, #0]
 8001d2c:	f023 0301 	bic.w	r3, r3, #1
 8001d30:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d32:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001d34:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001d36:	2201      	movs	r2, #1
 8001d38:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3c:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001d3e:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001d42:	2300      	movs	r3, #0
 8001d44:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001d48:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001d4a:	b113      	cbz	r3, 8001d52 <HAL_DMA_Abort_IT+0x46>
      hdma->XferAbortCallback(hdma);
 8001d4c:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001d4e:	2000      	movs	r0, #0
 8001d50:	bd08      	pop	{r3, pc}
 8001d52:	2000      	movs	r0, #0
}
 8001d54:	bd08      	pop	{r3, pc}

08001d56 <HAL_DMA_IRQHandler>:
{
 8001d56:	b538      	push	{r3, r4, r5, lr}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d58:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001d5a:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001d5c:	6804      	ldr	r4, [r0, #0]
 8001d5e:	6825      	ldr	r5, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d60:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001d62:	2304      	movs	r3, #4
 8001d64:	408b      	lsls	r3, r1
 8001d66:	421a      	tst	r2, r3
 8001d68:	d014      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x3e>
 8001d6a:	f015 0f04 	tst.w	r5, #4
 8001d6e:	d011      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x3e>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d70:	6823      	ldr	r3, [r4, #0]
 8001d72:	f013 0f20 	tst.w	r3, #32
 8001d76:	d103      	bne.n	8001d80 <HAL_DMA_IRQHandler+0x2a>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001d78:	6823      	ldr	r3, [r4, #0]
 8001d7a:	f023 0304 	bic.w	r3, r3, #4
 8001d7e:	6023      	str	r3, [r4, #0]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001d80:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001d82:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001d84:	2304      	movs	r3, #4
 8001d86:	408b      	lsls	r3, r1
 8001d88:	6053      	str	r3, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8001d8a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d03a      	beq.n	8001e06 <HAL_DMA_IRQHandler+0xb0>
  		hdma->XferHalfCpltCallback(hdma);
 8001d90:	4798      	blx	r3
 8001d92:	bd38      	pop	{r3, r4, r5, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001d94:	2302      	movs	r3, #2
 8001d96:	408b      	lsls	r3, r1
 8001d98:	421a      	tst	r2, r3
 8001d9a:	d019      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x7a>
 8001d9c:	f015 0f02 	tst.w	r5, #2
 8001da0:	d016      	beq.n	8001dd0 <HAL_DMA_IRQHandler+0x7a>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001da2:	6823      	ldr	r3, [r4, #0]
 8001da4:	f013 0f20 	tst.w	r3, #32
 8001da8:	d106      	bne.n	8001db8 <HAL_DMA_IRQHandler+0x62>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001daa:	6823      	ldr	r3, [r4, #0]
 8001dac:	f023 030a 	bic.w	r3, r3, #10
 8001db0:	6023      	str	r3, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8001db2:	2301      	movs	r3, #1
 8001db4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001db8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001dba:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	408b      	lsls	r3, r1
 8001dc0:	6053      	str	r3, [r2, #4]
  	__HAL_UNLOCK(hdma);
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8001dc8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001dca:	b1e3      	cbz	r3, 8001e06 <HAL_DMA_IRQHandler+0xb0>
  		hdma->XferCpltCallback(hdma);
 8001dcc:	4798      	blx	r3
 8001dce:	bd38      	pop	{r3, r4, r5, pc}
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001dd0:	2308      	movs	r3, #8
 8001dd2:	fa03 f101 	lsl.w	r1, r3, r1
 8001dd6:	420a      	tst	r2, r1
 8001dd8:	d015      	beq.n	8001e06 <HAL_DMA_IRQHandler+0xb0>
 8001dda:	f015 0f08 	tst.w	r5, #8
 8001dde:	d012      	beq.n	8001e06 <HAL_DMA_IRQHandler+0xb0>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001de0:	6823      	ldr	r3, [r4, #0]
 8001de2:	f023 030e 	bic.w	r3, r3, #14
 8001de6:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001de8:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001dea:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001dec:	2301      	movs	r3, #1
 8001dee:	fa03 f202 	lsl.w	r2, r3, r2
 8001df2:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001df4:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8001df6:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8001e00:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001e02:	b103      	cbz	r3, 8001e06 <HAL_DMA_IRQHandler+0xb0>
    	hdma->XferErrorCallback(hdma);
 8001e04:	4798      	blx	r3
 8001e06:	bd38      	pop	{r3, r4, r5, pc}

08001e08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e0a:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 8001e0c:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e0e:	e08c      	b.n	8001f2a <HAL_GPIO_Init+0x122>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e10:	08de      	lsrs	r6, r3, #3
 8001e12:	3608      	adds	r6, #8
 8001e14:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e18:	f003 0e07 	and.w	lr, r3, #7
 8001e1c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001e20:	270f      	movs	r7, #15
 8001e22:	fa07 f70e 	lsl.w	r7, r7, lr
 8001e26:	ea24 0407 	bic.w	r4, r4, r7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e2a:	690f      	ldr	r7, [r1, #16]
 8001e2c:	fa07 f70e 	lsl.w	r7, r7, lr
 8001e30:	433c      	orrs	r4, r7
        GPIOx->AFR[position >> 3u] = temp;
 8001e32:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
 8001e36:	e087      	b.n	8001f48 <HAL_GPIO_Init+0x140>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e38:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e3a:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e3c:	68cf      	ldr	r7, [r1, #12]
 8001e3e:	fa07 f70e 	lsl.w	r7, r7, lr
 8001e42:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8001e44:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e46:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e48:	ea26 0505 	bic.w	r5, r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001e4c:	684e      	ldr	r6, [r1, #4]
 8001e4e:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8001e52:	409e      	lsls	r6, r3
 8001e54:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8001e56:	6045      	str	r5, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001e58:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e5a:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e5c:	688d      	ldr	r5, [r1, #8]
 8001e5e:	fa05 f50e 	lsl.w	r5, r5, lr
 8001e62:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8001e64:	60c4      	str	r4, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e66:	684c      	ldr	r4, [r1, #4]
 8001e68:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8001e6c:	d05c      	beq.n	8001f28 <HAL_GPIO_Init+0x120>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e6e:	4c4a      	ldr	r4, [pc, #296]	; (8001f98 <HAL_GPIO_Init+0x190>)
 8001e70:	69a5      	ldr	r5, [r4, #24]
 8001e72:	f045 0501 	orr.w	r5, r5, #1
 8001e76:	61a5      	str	r5, [r4, #24]
 8001e78:	69a4      	ldr	r4, [r4, #24]
 8001e7a:	f004 0401 	and.w	r4, r4, #1
 8001e7e:	9401      	str	r4, [sp, #4]
 8001e80:	9c01      	ldr	r4, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e82:	089d      	lsrs	r5, r3, #2
 8001e84:	1cae      	adds	r6, r5, #2
 8001e86:	4c45      	ldr	r4, [pc, #276]	; (8001f9c <HAL_GPIO_Init+0x194>)
 8001e88:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e8c:	f003 0603 	and.w	r6, r3, #3
 8001e90:	00b6      	lsls	r6, r6, #2
 8001e92:	270f      	movs	r7, #15
 8001e94:	40b7      	lsls	r7, r6
 8001e96:	ea24 0407 	bic.w	r4, r4, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e9a:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8001e9e:	d070      	beq.n	8001f82 <HAL_GPIO_Init+0x17a>
 8001ea0:	4f3f      	ldr	r7, [pc, #252]	; (8001fa0 <HAL_GPIO_Init+0x198>)
 8001ea2:	42b8      	cmp	r0, r7
 8001ea4:	d06f      	beq.n	8001f86 <HAL_GPIO_Init+0x17e>
 8001ea6:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001eaa:	42b8      	cmp	r0, r7
 8001eac:	d06d      	beq.n	8001f8a <HAL_GPIO_Init+0x182>
 8001eae:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001eb2:	42b8      	cmp	r0, r7
 8001eb4:	d06b      	beq.n	8001f8e <HAL_GPIO_Init+0x186>
 8001eb6:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001eba:	42b8      	cmp	r0, r7
 8001ebc:	d05f      	beq.n	8001f7e <HAL_GPIO_Init+0x176>
 8001ebe:	2705      	movs	r7, #5
 8001ec0:	fa07 f606 	lsl.w	r6, r7, r6
 8001ec4:	4334      	orrs	r4, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ec6:	3502      	adds	r5, #2
 8001ec8:	4e34      	ldr	r6, [pc, #208]	; (8001f9c <HAL_GPIO_Init+0x194>)
 8001eca:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ece:	4c35      	ldr	r4, [pc, #212]	; (8001fa4 <HAL_GPIO_Init+0x19c>)
 8001ed0:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001ed2:	43d4      	mvns	r4, r2
 8001ed4:	ea05 0604 	and.w	r6, r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ed8:	684f      	ldr	r7, [r1, #4]
 8001eda:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001ede:	d001      	beq.n	8001ee4 <HAL_GPIO_Init+0xdc>
        {
          temp |= iocurrent;
 8001ee0:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR = temp;
 8001ee4:	4d2f      	ldr	r5, [pc, #188]	; (8001fa4 <HAL_GPIO_Init+0x19c>)
 8001ee6:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8001ee8:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001eea:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001eee:	684f      	ldr	r7, [r1, #4]
 8001ef0:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001ef4:	d001      	beq.n	8001efa <HAL_GPIO_Init+0xf2>
        {
          temp |= iocurrent;
 8001ef6:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR = temp;
 8001efa:	4d2a      	ldr	r5, [pc, #168]	; (8001fa4 <HAL_GPIO_Init+0x19c>)
 8001efc:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001efe:	68ad      	ldr	r5, [r5, #8]
        temp &= ~(iocurrent);
 8001f00:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f04:	684f      	ldr	r7, [r1, #4]
 8001f06:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001f0a:	d001      	beq.n	8001f10 <HAL_GPIO_Init+0x108>
        {
          temp |= iocurrent;
 8001f0c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR = temp;
 8001f10:	4d24      	ldr	r5, [pc, #144]	; (8001fa4 <HAL_GPIO_Init+0x19c>)
 8001f12:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8001f14:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8001f16:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f18:	684e      	ldr	r6, [r1, #4]
 8001f1a:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8001f1e:	d001      	beq.n	8001f24 <HAL_GPIO_Init+0x11c>
        {
          temp |= iocurrent;
 8001f20:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR = temp;
 8001f24:	4a1f      	ldr	r2, [pc, #124]	; (8001fa4 <HAL_GPIO_Init+0x19c>)
 8001f26:	60d4      	str	r4, [r2, #12]
      }
    }

    position++;
 8001f28:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f2a:	680a      	ldr	r2, [r1, #0]
 8001f2c:	fa32 f403 	lsrs.w	r4, r2, r3
 8001f30:	d02f      	beq.n	8001f92 <HAL_GPIO_Init+0x18a>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f32:	2501      	movs	r5, #1
 8001f34:	409d      	lsls	r5, r3
    if (iocurrent != 0x00u)
 8001f36:	402a      	ands	r2, r5
 8001f38:	d0f6      	beq.n	8001f28 <HAL_GPIO_Init+0x120>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f3a:	684c      	ldr	r4, [r1, #4]
 8001f3c:	2c02      	cmp	r4, #2
 8001f3e:	f43f af67 	beq.w	8001e10 <HAL_GPIO_Init+0x8>
 8001f42:	2c12      	cmp	r4, #18
 8001f44:	f43f af64 	beq.w	8001e10 <HAL_GPIO_Init+0x8>
      temp = GPIOx->MODER;
 8001f48:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001f4a:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001f4e:	2403      	movs	r4, #3
 8001f50:	fa04 f40e 	lsl.w	r4, r4, lr
 8001f54:	43e4      	mvns	r4, r4
 8001f56:	4026      	ands	r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f58:	684f      	ldr	r7, [r1, #4]
 8001f5a:	f007 0703 	and.w	r7, r7, #3
 8001f5e:	fa07 f70e 	lsl.w	r7, r7, lr
 8001f62:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8001f64:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f66:	684e      	ldr	r6, [r1, #4]
 8001f68:	1e77      	subs	r7, r6, #1
 8001f6a:	2f01      	cmp	r7, #1
 8001f6c:	f67f af64 	bls.w	8001e38 <HAL_GPIO_Init+0x30>
 8001f70:	2e11      	cmp	r6, #17
 8001f72:	f43f af61 	beq.w	8001e38 <HAL_GPIO_Init+0x30>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f76:	2e12      	cmp	r6, #18
 8001f78:	f47f af6e 	bne.w	8001e58 <HAL_GPIO_Init+0x50>
 8001f7c:	e75c      	b.n	8001e38 <HAL_GPIO_Init+0x30>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f7e:	2704      	movs	r7, #4
 8001f80:	e79e      	b.n	8001ec0 <HAL_GPIO_Init+0xb8>
 8001f82:	2700      	movs	r7, #0
 8001f84:	e79c      	b.n	8001ec0 <HAL_GPIO_Init+0xb8>
 8001f86:	2701      	movs	r7, #1
 8001f88:	e79a      	b.n	8001ec0 <HAL_GPIO_Init+0xb8>
 8001f8a:	2702      	movs	r7, #2
 8001f8c:	e798      	b.n	8001ec0 <HAL_GPIO_Init+0xb8>
 8001f8e:	2703      	movs	r7, #3
 8001f90:	e796      	b.n	8001ec0 <HAL_GPIO_Init+0xb8>
  }
}
 8001f92:	b003      	add	sp, #12
 8001f94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	40010000 	.word	0x40010000
 8001fa0:	48000400 	.word	0x48000400
 8001fa4:	40010400 	.word	0x40010400

08001fa8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fa8:	b90a      	cbnz	r2, 8001fae <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001faa:	6281      	str	r1, [r0, #40]	; 0x28
 8001fac:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fae:	6181      	str	r1, [r0, #24]
 8001fb0:	4770      	bx	lr
	...

08001fb4 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fb4:	2800      	cmp	r0, #0
 8001fb6:	f000 830b 	beq.w	80025d0 <HAL_RCC_OscConfig+0x61c>
{
 8001fba:	b570      	push	{r4, r5, r6, lr}
 8001fbc:	b082      	sub	sp, #8
 8001fbe:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fc0:	6803      	ldr	r3, [r0, #0]
 8001fc2:	f013 0f01 	tst.w	r3, #1
 8001fc6:	d063      	beq.n	8002090 <HAL_RCC_OscConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001fc8:	4bb4      	ldr	r3, [pc, #720]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f003 030c 	and.w	r3, r3, #12
 8001fd0:	2b04      	cmp	r3, #4
 8001fd2:	d046      	beq.n	8002062 <HAL_RCC_OscConfig+0xae>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fd4:	4bb1      	ldr	r3, [pc, #708]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f003 030c 	and.w	r3, r3, #12
 8001fdc:	2b08      	cmp	r3, #8
 8001fde:	d03b      	beq.n	8002058 <HAL_RCC_OscConfig+0xa4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fe0:	6863      	ldr	r3, [r4, #4]
 8001fe2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fe6:	f000 808e 	beq.w	8002106 <HAL_RCC_OscConfig+0x152>
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f040 8091 	bne.w	8002112 <HAL_RCC_OscConfig+0x15e>
 8001ff0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ff4:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002006:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002008:	4aa4      	ldr	r2, [pc, #656]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 800200a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800200c:	f023 030f 	bic.w	r3, r3, #15
 8002010:	68a1      	ldr	r1, [r4, #8]
 8002012:	430b      	orrs	r3, r1
 8002014:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002016:	6863      	ldr	r3, [r4, #4]
 8002018:	2b00      	cmp	r3, #0
 800201a:	f000 8094 	beq.w	8002146 <HAL_RCC_OscConfig+0x192>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800201e:	f7ff fa59 	bl	80014d4 <HAL_GetTick>
 8002022:	4605      	mov	r5, r0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002024:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002028:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800202c:	4b9b      	ldr	r3, [pc, #620]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 800202e:	6819      	ldr	r1, [r3, #0]
 8002030:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002034:	fa93 f3a3 	rbit	r3, r3
 8002038:	fab3 f383 	clz	r3, r3
 800203c:	f003 031f 	and.w	r3, r3, #31
 8002040:	2201      	movs	r2, #1
 8002042:	fa02 f303 	lsl.w	r3, r2, r3
 8002046:	4219      	tst	r1, r3
 8002048:	d122      	bne.n	8002090 <HAL_RCC_OscConfig+0xdc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800204a:	f7ff fa43 	bl	80014d4 <HAL_GetTick>
 800204e:	1b40      	subs	r0, r0, r5
 8002050:	2864      	cmp	r0, #100	; 0x64
 8002052:	d9e7      	bls.n	8002024 <HAL_RCC_OscConfig+0x70>
          {
            return HAL_TIMEOUT;
 8002054:	2003      	movs	r0, #3
 8002056:	e2c4      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002058:	4b90      	ldr	r3, [pc, #576]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002060:	d0be      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x2c>
 8002062:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002066:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800206a:	4b8c      	ldr	r3, [pc, #560]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 800206c:	6819      	ldr	r1, [r3, #0]
 800206e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002072:	fa93 f3a3 	rbit	r3, r3
 8002076:	fab3 f383 	clz	r3, r3
 800207a:	f003 031f 	and.w	r3, r3, #31
 800207e:	2201      	movs	r2, #1
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	4219      	tst	r1, r3
 8002086:	d003      	beq.n	8002090 <HAL_RCC_OscConfig+0xdc>
 8002088:	6863      	ldr	r3, [r4, #4]
 800208a:	2b00      	cmp	r3, #0
 800208c:	f000 82a2 	beq.w	80025d4 <HAL_RCC_OscConfig+0x620>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002090:	6823      	ldr	r3, [r4, #0]
 8002092:	f013 0f02 	tst.w	r3, #2
 8002096:	f000 809c 	beq.w	80021d2 <HAL_RCC_OscConfig+0x21e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800209a:	4b80      	ldr	r3, [pc, #512]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f013 0f0c 	tst.w	r3, #12
 80020a2:	d072      	beq.n	800218a <HAL_RCC_OscConfig+0x1d6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80020a4:	4b7d      	ldr	r3, [pc, #500]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f003 030c 	and.w	r3, r3, #12
 80020ac:	2b08      	cmp	r3, #8
 80020ae:	d067      	beq.n	8002180 <HAL_RCC_OscConfig+0x1cc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020b0:	6923      	ldr	r3, [r4, #16]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	f000 80cb 	beq.w	800224e <HAL_RCC_OscConfig+0x29a>
 80020b8:	2201      	movs	r2, #1
 80020ba:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020be:	fab3 f383 	clz	r3, r3
 80020c2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80020c6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ce:	f7ff fa01 	bl	80014d4 <HAL_GetTick>
 80020d2:	4605      	mov	r5, r0
 80020d4:	2302      	movs	r3, #2
 80020d6:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020da:	4b70      	ldr	r3, [pc, #448]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 80020dc:	6819      	ldr	r1, [r3, #0]
 80020de:	2302      	movs	r3, #2
 80020e0:	fa93 f3a3 	rbit	r3, r3
 80020e4:	fab3 f383 	clz	r3, r3
 80020e8:	f003 031f 	and.w	r3, r3, #31
 80020ec:	2201      	movs	r2, #1
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	4219      	tst	r1, r3
 80020f4:	f040 809c 	bne.w	8002230 <HAL_RCC_OscConfig+0x27c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020f8:	f7ff f9ec 	bl	80014d4 <HAL_GetTick>
 80020fc:	1b40      	subs	r0, r0, r5
 80020fe:	2802      	cmp	r0, #2
 8002100:	d9e8      	bls.n	80020d4 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8002102:	2003      	movs	r0, #3
 8002104:	e26d      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002106:	4a65      	ldr	r2, [pc, #404]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 8002108:	6813      	ldr	r3, [r2, #0]
 800210a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800210e:	6013      	str	r3, [r2, #0]
 8002110:	e77a      	b.n	8002008 <HAL_RCC_OscConfig+0x54>
 8002112:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002116:	d009      	beq.n	800212c <HAL_RCC_OscConfig+0x178>
 8002118:	4b60      	ldr	r3, [pc, #384]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 800211a:	681a      	ldr	r2, [r3, #0]
 800211c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002128:	601a      	str	r2, [r3, #0]
 800212a:	e76d      	b.n	8002008 <HAL_RCC_OscConfig+0x54>
 800212c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002130:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800213a:	601a      	str	r2, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	e760      	b.n	8002008 <HAL_RCC_OscConfig+0x54>
        tickstart = HAL_GetTick();
 8002146:	f7ff f9c5 	bl	80014d4 <HAL_GetTick>
 800214a:	4605      	mov	r5, r0
 800214c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002150:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002154:	4b51      	ldr	r3, [pc, #324]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 8002156:	6819      	ldr	r1, [r3, #0]
 8002158:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800215c:	fa93 f3a3 	rbit	r3, r3
 8002160:	fab3 f383 	clz	r3, r3
 8002164:	f003 031f 	and.w	r3, r3, #31
 8002168:	2201      	movs	r2, #1
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	4219      	tst	r1, r3
 8002170:	d08e      	beq.n	8002090 <HAL_RCC_OscConfig+0xdc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002172:	f7ff f9af 	bl	80014d4 <HAL_GetTick>
 8002176:	1b40      	subs	r0, r0, r5
 8002178:	2864      	cmp	r0, #100	; 0x64
 800217a:	d9e7      	bls.n	800214c <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
 800217c:	2003      	movs	r0, #3
 800217e:	e230      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002180:	4b46      	ldr	r3, [pc, #280]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002188:	d192      	bne.n	80020b0 <HAL_RCC_OscConfig+0xfc>
 800218a:	2302      	movs	r3, #2
 800218c:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002190:	4b42      	ldr	r3, [pc, #264]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 8002192:	6819      	ldr	r1, [r3, #0]
 8002194:	2302      	movs	r3, #2
 8002196:	fa93 f3a3 	rbit	r3, r3
 800219a:	fab3 f383 	clz	r3, r3
 800219e:	f003 031f 	and.w	r3, r3, #31
 80021a2:	2201      	movs	r2, #1
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	4219      	tst	r1, r3
 80021aa:	d004      	beq.n	80021b6 <HAL_RCC_OscConfig+0x202>
 80021ac:	6923      	ldr	r3, [r4, #16]
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d001      	beq.n	80021b6 <HAL_RCC_OscConfig+0x202>
        return HAL_ERROR;
 80021b2:	2001      	movs	r0, #1
 80021b4:	e215      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021b6:	4839      	ldr	r0, [pc, #228]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 80021b8:	6803      	ldr	r3, [r0, #0]
 80021ba:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80021be:	6961      	ldr	r1, [r4, #20]
 80021c0:	22f8      	movs	r2, #248	; 0xf8
 80021c2:	fa92 f2a2 	rbit	r2, r2
 80021c6:	fab2 f282 	clz	r2, r2
 80021ca:	fa01 f202 	lsl.w	r2, r1, r2
 80021ce:	4313      	orrs	r3, r2
 80021d0:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021d2:	6823      	ldr	r3, [r4, #0]
 80021d4:	f013 0f08 	tst.w	r3, #8
 80021d8:	f000 808c 	beq.w	80022f4 <HAL_RCC_OscConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021dc:	69a3      	ldr	r3, [r4, #24]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d060      	beq.n	80022a4 <HAL_RCC_OscConfig+0x2f0>
 80021e2:	2101      	movs	r1, #1
 80021e4:	fa91 f2a1 	rbit	r2, r1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021e8:	fab2 f282 	clz	r2, r2
 80021ec:	4b2c      	ldr	r3, [pc, #176]	; (80022a0 <HAL_RCC_OscConfig+0x2ec>)
 80021ee:	4413      	add	r3, r2
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	6019      	str	r1, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021f4:	f7ff f96e 	bl	80014d4 <HAL_GetTick>
 80021f8:	4605      	mov	r5, r0
 80021fa:	2302      	movs	r3, #2
 80021fc:	fa93 f2a3 	rbit	r2, r3
 8002200:	fa93 f2a3 	rbit	r2, r3
 8002204:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002208:	4a24      	ldr	r2, [pc, #144]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 800220a:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800220c:	fa93 f3a3 	rbit	r3, r3
 8002210:	fab3 f383 	clz	r3, r3
 8002214:	f003 031f 	and.w	r3, r3, #31
 8002218:	2201      	movs	r2, #1
 800221a:	fa02 f303 	lsl.w	r3, r2, r3
 800221e:	4219      	tst	r1, r3
 8002220:	d168      	bne.n	80022f4 <HAL_RCC_OscConfig+0x340>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002222:	f7ff f957 	bl	80014d4 <HAL_GetTick>
 8002226:	1b40      	subs	r0, r0, r5
 8002228:	2802      	cmp	r0, #2
 800222a:	d9e6      	bls.n	80021fa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800222c:	2003      	movs	r0, #3
 800222e:	e1d8      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002230:	481a      	ldr	r0, [pc, #104]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 8002232:	6803      	ldr	r3, [r0, #0]
 8002234:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002238:	6961      	ldr	r1, [r4, #20]
 800223a:	22f8      	movs	r2, #248	; 0xf8
 800223c:	fa92 f2a2 	rbit	r2, r2
 8002240:	fab2 f282 	clz	r2, r2
 8002244:	fa01 f202 	lsl.w	r2, r1, r2
 8002248:	4313      	orrs	r3, r2
 800224a:	6003      	str	r3, [r0, #0]
 800224c:	e7c1      	b.n	80021d2 <HAL_RCC_OscConfig+0x21e>
 800224e:	2301      	movs	r3, #1
 8002250:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 8002254:	fab3 f383 	clz	r3, r3
 8002258:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800225c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	2200      	movs	r2, #0
 8002264:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002266:	f7ff f935 	bl	80014d4 <HAL_GetTick>
 800226a:	4605      	mov	r5, r0
 800226c:	2302      	movs	r3, #2
 800226e:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002272:	4b0a      	ldr	r3, [pc, #40]	; (800229c <HAL_RCC_OscConfig+0x2e8>)
 8002274:	6819      	ldr	r1, [r3, #0]
 8002276:	2302      	movs	r3, #2
 8002278:	fa93 f3a3 	rbit	r3, r3
 800227c:	fab3 f383 	clz	r3, r3
 8002280:	f003 031f 	and.w	r3, r3, #31
 8002284:	2201      	movs	r2, #1
 8002286:	fa02 f303 	lsl.w	r3, r2, r3
 800228a:	4219      	tst	r1, r3
 800228c:	d0a1      	beq.n	80021d2 <HAL_RCC_OscConfig+0x21e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800228e:	f7ff f921 	bl	80014d4 <HAL_GetTick>
 8002292:	1b40      	subs	r0, r0, r5
 8002294:	2802      	cmp	r0, #2
 8002296:	d9e9      	bls.n	800226c <HAL_RCC_OscConfig+0x2b8>
            return HAL_TIMEOUT;
 8002298:	2003      	movs	r0, #3
 800229a:	e1a2      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
 800229c:	40021000 	.word	0x40021000
 80022a0:	10908120 	.word	0x10908120
 80022a4:	2201      	movs	r2, #1
 80022a6:	fa92 f2a2 	rbit	r2, r2
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022aa:	fab2 f282 	clz	r2, r2
 80022ae:	4bbc      	ldr	r3, [pc, #752]	; (80025a0 <HAL_RCC_OscConfig+0x5ec>)
 80022b0:	4413      	add	r3, r2
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	2200      	movs	r2, #0
 80022b6:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022b8:	f7ff f90c 	bl	80014d4 <HAL_GetTick>
 80022bc:	4605      	mov	r5, r0
 80022be:	2302      	movs	r3, #2
 80022c0:	fa93 f2a3 	rbit	r2, r3
 80022c4:	fa93 f2a3 	rbit	r2, r3
 80022c8:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022cc:	4ab5      	ldr	r2, [pc, #724]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 80022ce:	6a51      	ldr	r1, [r2, #36]	; 0x24
 80022d0:	fa93 f3a3 	rbit	r3, r3
 80022d4:	fab3 f383 	clz	r3, r3
 80022d8:	f003 031f 	and.w	r3, r3, #31
 80022dc:	2201      	movs	r2, #1
 80022de:	fa02 f303 	lsl.w	r3, r2, r3
 80022e2:	4219      	tst	r1, r3
 80022e4:	d006      	beq.n	80022f4 <HAL_RCC_OscConfig+0x340>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022e6:	f7ff f8f5 	bl	80014d4 <HAL_GetTick>
 80022ea:	1b40      	subs	r0, r0, r5
 80022ec:	2802      	cmp	r0, #2
 80022ee:	d9e6      	bls.n	80022be <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80022f0:	2003      	movs	r0, #3
 80022f2:	e176      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022f4:	6823      	ldr	r3, [r4, #0]
 80022f6:	f013 0f04 	tst.w	r3, #4
 80022fa:	f000 80b3 	beq.w	8002464 <HAL_RCC_OscConfig+0x4b0>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022fe:	4ba9      	ldr	r3, [pc, #676]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002306:	d126      	bne.n	8002356 <HAL_RCC_OscConfig+0x3a2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002308:	4ba6      	ldr	r3, [pc, #664]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 800230a:	69da      	ldr	r2, [r3, #28]
 800230c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002310:	61da      	str	r2, [r3, #28]
 8002312:	69db      	ldr	r3, [r3, #28]
 8002314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002318:	9301      	str	r3, [sp, #4]
 800231a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800231c:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800231e:	4ba2      	ldr	r3, [pc, #648]	; (80025a8 <HAL_RCC_OscConfig+0x5f4>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002326:	d018      	beq.n	800235a <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002328:	68e3      	ldr	r3, [r4, #12]
 800232a:	2b01      	cmp	r3, #1
 800232c:	d029      	beq.n	8002382 <HAL_RCC_OscConfig+0x3ce>
 800232e:	bb73      	cbnz	r3, 800238e <HAL_RCC_OscConfig+0x3da>
 8002330:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002334:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002338:	6a1a      	ldr	r2, [r3, #32]
 800233a:	f022 0201 	bic.w	r2, r2, #1
 800233e:	621a      	str	r2, [r3, #32]
 8002340:	6a1a      	ldr	r2, [r3, #32]
 8002342:	f022 0204 	bic.w	r2, r2, #4
 8002346:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002348:	68e3      	ldr	r3, [r4, #12]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d05d      	beq.n	800240a <HAL_RCC_OscConfig+0x456>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800234e:	f7ff f8c1 	bl	80014d4 <HAL_GetTick>
 8002352:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002354:	e047      	b.n	80023e6 <HAL_RCC_OscConfig+0x432>
    FlagStatus       pwrclkchanged = RESET;
 8002356:	2500      	movs	r5, #0
 8002358:	e7e1      	b.n	800231e <HAL_RCC_OscConfig+0x36a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800235a:	4a93      	ldr	r2, [pc, #588]	; (80025a8 <HAL_RCC_OscConfig+0x5f4>)
 800235c:	6813      	ldr	r3, [r2, #0]
 800235e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002362:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002364:	f7ff f8b6 	bl	80014d4 <HAL_GetTick>
 8002368:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800236a:	4b8f      	ldr	r3, [pc, #572]	; (80025a8 <HAL_RCC_OscConfig+0x5f4>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002372:	d1d9      	bne.n	8002328 <HAL_RCC_OscConfig+0x374>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002374:	f7ff f8ae 	bl	80014d4 <HAL_GetTick>
 8002378:	1b80      	subs	r0, r0, r6
 800237a:	2864      	cmp	r0, #100	; 0x64
 800237c:	d9f5      	bls.n	800236a <HAL_RCC_OscConfig+0x3b6>
          return HAL_TIMEOUT;
 800237e:	2003      	movs	r0, #3
 8002380:	e12f      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002382:	4a88      	ldr	r2, [pc, #544]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 8002384:	6a13      	ldr	r3, [r2, #32]
 8002386:	f043 0301 	orr.w	r3, r3, #1
 800238a:	6213      	str	r3, [r2, #32]
 800238c:	e7dc      	b.n	8002348 <HAL_RCC_OscConfig+0x394>
 800238e:	2b05      	cmp	r3, #5
 8002390:	d009      	beq.n	80023a6 <HAL_RCC_OscConfig+0x3f2>
 8002392:	4b84      	ldr	r3, [pc, #528]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 8002394:	6a1a      	ldr	r2, [r3, #32]
 8002396:	f022 0201 	bic.w	r2, r2, #1
 800239a:	621a      	str	r2, [r3, #32]
 800239c:	6a1a      	ldr	r2, [r3, #32]
 800239e:	f022 0204 	bic.w	r2, r2, #4
 80023a2:	621a      	str	r2, [r3, #32]
 80023a4:	e7d0      	b.n	8002348 <HAL_RCC_OscConfig+0x394>
 80023a6:	4b7f      	ldr	r3, [pc, #508]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 80023a8:	6a1a      	ldr	r2, [r3, #32]
 80023aa:	f042 0204 	orr.w	r2, r2, #4
 80023ae:	621a      	str	r2, [r3, #32]
 80023b0:	6a1a      	ldr	r2, [r3, #32]
 80023b2:	f042 0201 	orr.w	r2, r2, #1
 80023b6:	621a      	str	r2, [r3, #32]
 80023b8:	e7c6      	b.n	8002348 <HAL_RCC_OscConfig+0x394>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023ba:	4b7a      	ldr	r3, [pc, #488]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 80023bc:	6a19      	ldr	r1, [r3, #32]
 80023be:	2302      	movs	r3, #2
 80023c0:	fa93 f3a3 	rbit	r3, r3
 80023c4:	fab3 f383 	clz	r3, r3
 80023c8:	f003 031f 	and.w	r3, r3, #31
 80023cc:	2201      	movs	r2, #1
 80023ce:	fa02 f303 	lsl.w	r3, r2, r3
 80023d2:	4219      	tst	r1, r3
 80023d4:	d145      	bne.n	8002462 <HAL_RCC_OscConfig+0x4ae>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023d6:	f7ff f87d 	bl	80014d4 <HAL_GetTick>
 80023da:	1b80      	subs	r0, r0, r6
 80023dc:	f241 3388 	movw	r3, #5000	; 0x1388
 80023e0:	4298      	cmp	r0, r3
 80023e2:	f200 80f9 	bhi.w	80025d8 <HAL_RCC_OscConfig+0x624>
 80023e6:	2302      	movs	r3, #2
 80023e8:	fa93 f2a3 	rbit	r2, r3
 80023ec:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023f0:	fab3 f383 	clz	r3, r3
 80023f4:	095b      	lsrs	r3, r3, #5
 80023f6:	f043 0302 	orr.w	r3, r3, #2
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d0dd      	beq.n	80023ba <HAL_RCC_OscConfig+0x406>
 80023fe:	2302      	movs	r3, #2
 8002400:	fa93 f3a3 	rbit	r3, r3
 8002404:	4b67      	ldr	r3, [pc, #412]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 8002406:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002408:	e7d9      	b.n	80023be <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800240a:	f7ff f863 	bl	80014d4 <HAL_GetTick>
 800240e:	4606      	mov	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002410:	e015      	b.n	800243e <HAL_RCC_OscConfig+0x48a>
 8002412:	4b64      	ldr	r3, [pc, #400]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 8002414:	6a19      	ldr	r1, [r3, #32]
 8002416:	2302      	movs	r3, #2
 8002418:	fa93 f3a3 	rbit	r3, r3
 800241c:	fab3 f383 	clz	r3, r3
 8002420:	f003 031f 	and.w	r3, r3, #31
 8002424:	2201      	movs	r2, #1
 8002426:	fa02 f303 	lsl.w	r3, r2, r3
 800242a:	4219      	tst	r1, r3
 800242c:	d019      	beq.n	8002462 <HAL_RCC_OscConfig+0x4ae>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800242e:	f7ff f851 	bl	80014d4 <HAL_GetTick>
 8002432:	1b80      	subs	r0, r0, r6
 8002434:	f241 3388 	movw	r3, #5000	; 0x1388
 8002438:	4298      	cmp	r0, r3
 800243a:	f200 80cf 	bhi.w	80025dc <HAL_RCC_OscConfig+0x628>
 800243e:	2302      	movs	r3, #2
 8002440:	fa93 f2a3 	rbit	r2, r3
 8002444:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002448:	fab3 f383 	clz	r3, r3
 800244c:	095b      	lsrs	r3, r3, #5
 800244e:	f043 0302 	orr.w	r3, r3, #2
 8002452:	2b02      	cmp	r3, #2
 8002454:	d0dd      	beq.n	8002412 <HAL_RCC_OscConfig+0x45e>
 8002456:	2302      	movs	r3, #2
 8002458:	fa93 f3a3 	rbit	r3, r3
 800245c:	4b51      	ldr	r3, [pc, #324]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 800245e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002460:	e7d9      	b.n	8002416 <HAL_RCC_OscConfig+0x462>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002462:	bbb5      	cbnz	r5, 80024d2 <HAL_RCC_OscConfig+0x51e>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002464:	69e3      	ldr	r3, [r4, #28]
 8002466:	2b00      	cmp	r3, #0
 8002468:	f000 80ba 	beq.w	80025e0 <HAL_RCC_OscConfig+0x62c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800246c:	4a4d      	ldr	r2, [pc, #308]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 800246e:	6852      	ldr	r2, [r2, #4]
 8002470:	f002 020c 	and.w	r2, r2, #12
 8002474:	2a08      	cmp	r2, #8
 8002476:	f000 8099 	beq.w	80025ac <HAL_RCC_OscConfig+0x5f8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800247a:	2b02      	cmp	r3, #2
 800247c:	d02f      	beq.n	80024de <HAL_RCC_OscConfig+0x52a>
 800247e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002482:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002486:	fab3 f383 	clz	r3, r3
 800248a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800248e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002498:	f7ff f81c 	bl	80014d4 <HAL_GetTick>
 800249c:	4604      	mov	r4, r0
 800249e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024a2:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024a6:	4b3f      	ldr	r3, [pc, #252]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 80024a8:	6819      	ldr	r1, [r3, #0]
 80024aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024ae:	fa93 f3a3 	rbit	r3, r3
 80024b2:	fab3 f383 	clz	r3, r3
 80024b6:	f003 031f 	and.w	r3, r3, #31
 80024ba:	2201      	movs	r2, #1
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	4219      	tst	r1, r3
 80024c2:	d06b      	beq.n	800259c <HAL_RCC_OscConfig+0x5e8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024c4:	f7ff f806 	bl	80014d4 <HAL_GetTick>
 80024c8:	1b00      	subs	r0, r0, r4
 80024ca:	2802      	cmp	r0, #2
 80024cc:	d9e7      	bls.n	800249e <HAL_RCC_OscConfig+0x4ea>
          {
            return HAL_TIMEOUT;
 80024ce:	2003      	movs	r0, #3
 80024d0:	e087      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
      __HAL_RCC_PWR_CLK_DISABLE();
 80024d2:	4a34      	ldr	r2, [pc, #208]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 80024d4:	69d3      	ldr	r3, [r2, #28]
 80024d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024da:	61d3      	str	r3, [r2, #28]
 80024dc:	e7c2      	b.n	8002464 <HAL_RCC_OscConfig+0x4b0>
 80024de:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024e2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80024e6:	fab3 f383 	clz	r3, r3
 80024ea:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80024ee:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	2200      	movs	r2, #0
 80024f6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80024f8:	f7fe ffec 	bl	80014d4 <HAL_GetTick>
 80024fc:	4605      	mov	r5, r0
 80024fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002502:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002506:	4b27      	ldr	r3, [pc, #156]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 8002508:	6819      	ldr	r1, [r3, #0]
 800250a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800250e:	fa93 f3a3 	rbit	r3, r3
 8002512:	fab3 f383 	clz	r3, r3
 8002516:	f003 031f 	and.w	r3, r3, #31
 800251a:	2201      	movs	r2, #1
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	4219      	tst	r1, r3
 8002522:	d006      	beq.n	8002532 <HAL_RCC_OscConfig+0x57e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002524:	f7fe ffd6 	bl	80014d4 <HAL_GetTick>
 8002528:	1b40      	subs	r0, r0, r5
 800252a:	2802      	cmp	r0, #2
 800252c:	d9e7      	bls.n	80024fe <HAL_RCC_OscConfig+0x54a>
            return HAL_TIMEOUT;
 800252e:	2003      	movs	r0, #3
 8002530:	e057      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002532:	491c      	ldr	r1, [pc, #112]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 8002534:	684b      	ldr	r3, [r1, #4]
 8002536:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 800253a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800253c:	6a20      	ldr	r0, [r4, #32]
 800253e:	4302      	orrs	r2, r0
 8002540:	4313      	orrs	r3, r2
 8002542:	604b      	str	r3, [r1, #4]
 8002544:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002548:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 800254c:	fab3 f383 	clz	r3, r3
 8002550:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002554:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	2201      	movs	r2, #1
 800255c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800255e:	f7fe ffb9 	bl	80014d4 <HAL_GetTick>
 8002562:	4604      	mov	r4, r0
 8002564:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002568:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800256c:	4b0d      	ldr	r3, [pc, #52]	; (80025a4 <HAL_RCC_OscConfig+0x5f0>)
 800256e:	6819      	ldr	r1, [r3, #0]
 8002570:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002574:	fa93 f3a3 	rbit	r3, r3
 8002578:	fab3 f383 	clz	r3, r3
 800257c:	f003 031f 	and.w	r3, r3, #31
 8002580:	2201      	movs	r2, #1
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	4219      	tst	r1, r3
 8002588:	d106      	bne.n	8002598 <HAL_RCC_OscConfig+0x5e4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800258a:	f7fe ffa3 	bl	80014d4 <HAL_GetTick>
 800258e:	1b00      	subs	r0, r0, r4
 8002590:	2802      	cmp	r0, #2
 8002592:	d9e7      	bls.n	8002564 <HAL_RCC_OscConfig+0x5b0>
            return HAL_TIMEOUT;
 8002594:	2003      	movs	r0, #3
 8002596:	e024      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
        }
      }
    }
  }

  return HAL_OK;
 8002598:	2000      	movs	r0, #0
 800259a:	e022      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
 800259c:	2000      	movs	r0, #0
 800259e:	e020      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
 80025a0:	10908120 	.word	0x10908120
 80025a4:	40021000 	.word	0x40021000
 80025a8:	40007000 	.word	0x40007000
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d01a      	beq.n	80025e6 <HAL_RCC_OscConfig+0x632>
        pll_config = RCC->CFGR;
 80025b0:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <HAL_RCC_OscConfig+0x63c>)
 80025b2:	685b      	ldr	r3, [r3, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80025b4:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80025b8:	6a22      	ldr	r2, [r4, #32]
 80025ba:	4291      	cmp	r1, r2
 80025bc:	d001      	beq.n	80025c2 <HAL_RCC_OscConfig+0x60e>
          return HAL_ERROR;
 80025be:	2001      	movs	r0, #1
 80025c0:	e00f      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80025c2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80025c6:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d00e      	beq.n	80025ea <HAL_RCC_OscConfig+0x636>
          return HAL_ERROR;
 80025cc:	2001      	movs	r0, #1
 80025ce:	e008      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
    return HAL_ERROR;
 80025d0:	2001      	movs	r0, #1
 80025d2:	4770      	bx	lr
        return HAL_ERROR;
 80025d4:	2001      	movs	r0, #1
 80025d6:	e004      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
          return HAL_TIMEOUT;
 80025d8:	2003      	movs	r0, #3
 80025da:	e002      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
          return HAL_TIMEOUT;
 80025dc:	2003      	movs	r0, #3
 80025de:	e000      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
  return HAL_OK;
 80025e0:	2000      	movs	r0, #0
}
 80025e2:	b002      	add	sp, #8
 80025e4:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80025e6:	2001      	movs	r0, #1
 80025e8:	e7fb      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
  return HAL_OK;
 80025ea:	2000      	movs	r0, #0
 80025ec:	e7f9      	b.n	80025e2 <HAL_RCC_OscConfig+0x62e>
 80025ee:	bf00      	nop
 80025f0:	40021000 	.word	0x40021000

080025f4 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80025f4:	4b16      	ldr	r3, [pc, #88]	; (8002650 <HAL_RCC_GetSysClockFreq+0x5c>)
 80025f6:	685b      	ldr	r3, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025f8:	f003 020c 	and.w	r2, r3, #12
 80025fc:	2a08      	cmp	r2, #8
 80025fe:	d124      	bne.n	800264a <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002600:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
 8002604:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002608:	fa92 f2a2 	rbit	r2, r2
 800260c:	fab2 f282 	clz	r2, r2
 8002610:	fa21 f202 	lsr.w	r2, r1, r2
 8002614:	490f      	ldr	r1, [pc, #60]	; (8002654 <HAL_RCC_GetSysClockFreq+0x60>)
 8002616:	5c88      	ldrb	r0, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002618:	4a0d      	ldr	r2, [pc, #52]	; (8002650 <HAL_RCC_GetSysClockFreq+0x5c>)
 800261a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800261c:	f002 020f 	and.w	r2, r2, #15
 8002620:	210f      	movs	r1, #15
 8002622:	fa91 f1a1 	rbit	r1, r1
 8002626:	fab1 f181 	clz	r1, r1
 800262a:	40ca      	lsrs	r2, r1
 800262c:	490a      	ldr	r1, [pc, #40]	; (8002658 <HAL_RCC_GetSysClockFreq+0x64>)
 800262e:	5c8a      	ldrb	r2, [r1, r2]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002630:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002634:	d103      	bne.n	800263e <HAL_RCC_GetSysClockFreq+0x4a>
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002636:	4b09      	ldr	r3, [pc, #36]	; (800265c <HAL_RCC_GetSysClockFreq+0x68>)
 8002638:	fb03 f000 	mul.w	r0, r3, r0
 800263c:	4770      	bx	lr
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800263e:	4b08      	ldr	r3, [pc, #32]	; (8002660 <HAL_RCC_GetSysClockFreq+0x6c>)
 8002640:	fbb3 f3f2 	udiv	r3, r3, r2
 8002644:	fb03 f000 	mul.w	r0, r3, r0
 8002648:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800264a:	4805      	ldr	r0, [pc, #20]	; (8002660 <HAL_RCC_GetSysClockFreq+0x6c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	40021000 	.word	0x40021000
 8002654:	0800a08c 	.word	0x0800a08c
 8002658:	0800a09c 	.word	0x0800a09c
 800265c:	003d0900 	.word	0x003d0900
 8002660:	007a1200 	.word	0x007a1200

08002664 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002664:	2800      	cmp	r0, #0
 8002666:	f000 80c1 	beq.w	80027ec <HAL_RCC_ClockConfig+0x188>
{
 800266a:	b570      	push	{r4, r5, r6, lr}
 800266c:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800266e:	4b61      	ldr	r3, [pc, #388]	; (80027f4 <HAL_RCC_ClockConfig+0x190>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0307 	and.w	r3, r3, #7
 8002676:	428b      	cmp	r3, r1
 8002678:	d20c      	bcs.n	8002694 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800267a:	4a5e      	ldr	r2, [pc, #376]	; (80027f4 <HAL_RCC_ClockConfig+0x190>)
 800267c:	6813      	ldr	r3, [r2, #0]
 800267e:	f023 0307 	bic.w	r3, r3, #7
 8002682:	430b      	orrs	r3, r1
 8002684:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002686:	6813      	ldr	r3, [r2, #0]
 8002688:	f003 0307 	and.w	r3, r3, #7
 800268c:	4299      	cmp	r1, r3
 800268e:	d001      	beq.n	8002694 <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 8002690:	2001      	movs	r0, #1
 8002692:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002694:	6823      	ldr	r3, [r4, #0]
 8002696:	f013 0f02 	tst.w	r3, #2
 800269a:	d006      	beq.n	80026aa <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800269c:	4a56      	ldr	r2, [pc, #344]	; (80027f8 <HAL_RCC_ClockConfig+0x194>)
 800269e:	6853      	ldr	r3, [r2, #4]
 80026a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026a4:	68a0      	ldr	r0, [r4, #8]
 80026a6:	4303      	orrs	r3, r0
 80026a8:	6053      	str	r3, [r2, #4]
 80026aa:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026ac:	6823      	ldr	r3, [r4, #0]
 80026ae:	f013 0f01 	tst.w	r3, #1
 80026b2:	d05a      	beq.n	800276a <HAL_RCC_ClockConfig+0x106>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026b4:	6863      	ldr	r3, [r4, #4]
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d02d      	beq.n	8002716 <HAL_RCC_ClockConfig+0xb2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d040      	beq.n	8002740 <HAL_RCC_ClockConfig+0xdc>
 80026be:	2202      	movs	r2, #2
 80026c0:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026c4:	4a4c      	ldr	r2, [pc, #304]	; (80027f8 <HAL_RCC_ClockConfig+0x194>)
 80026c6:	6810      	ldr	r0, [r2, #0]
 80026c8:	2202      	movs	r2, #2
 80026ca:	fa92 f2a2 	rbit	r2, r2
 80026ce:	fab2 f282 	clz	r2, r2
 80026d2:	f002 021f 	and.w	r2, r2, #31
 80026d6:	2101      	movs	r1, #1
 80026d8:	fa01 f202 	lsl.w	r2, r1, r2
 80026dc:	4210      	tst	r0, r2
 80026de:	f000 8087 	beq.w	80027f0 <HAL_RCC_ClockConfig+0x18c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026e2:	4945      	ldr	r1, [pc, #276]	; (80027f8 <HAL_RCC_ClockConfig+0x194>)
 80026e4:	684a      	ldr	r2, [r1, #4]
 80026e6:	f022 0203 	bic.w	r2, r2, #3
 80026ea:	4313      	orrs	r3, r2
 80026ec:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 80026ee:	f7fe fef1 	bl	80014d4 <HAL_GetTick>
 80026f2:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026f4:	4b40      	ldr	r3, [pc, #256]	; (80027f8 <HAL_RCC_ClockConfig+0x194>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f003 030c 	and.w	r3, r3, #12
 80026fc:	6862      	ldr	r2, [r4, #4]
 80026fe:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002702:	d032      	beq.n	800276a <HAL_RCC_ClockConfig+0x106>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002704:	f7fe fee6 	bl	80014d4 <HAL_GetTick>
 8002708:	1b80      	subs	r0, r0, r6
 800270a:	f241 3388 	movw	r3, #5000	; 0x1388
 800270e:	4298      	cmp	r0, r3
 8002710:	d9f0      	bls.n	80026f4 <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 8002712:	2003      	movs	r0, #3
 8002714:	bd70      	pop	{r4, r5, r6, pc}
 8002716:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800271a:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800271e:	4a36      	ldr	r2, [pc, #216]	; (80027f8 <HAL_RCC_ClockConfig+0x194>)
 8002720:	6810      	ldr	r0, [r2, #0]
 8002722:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002726:	fa92 f2a2 	rbit	r2, r2
 800272a:	fab2 f282 	clz	r2, r2
 800272e:	f002 021f 	and.w	r2, r2, #31
 8002732:	2101      	movs	r1, #1
 8002734:	fa01 f202 	lsl.w	r2, r1, r2
 8002738:	4210      	tst	r0, r2
 800273a:	d1d2      	bne.n	80026e2 <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 800273c:	2001      	movs	r0, #1
 800273e:	bd70      	pop	{r4, r5, r6, pc}
 8002740:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002744:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002748:	4a2b      	ldr	r2, [pc, #172]	; (80027f8 <HAL_RCC_ClockConfig+0x194>)
 800274a:	6810      	ldr	r0, [r2, #0]
 800274c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002750:	fa92 f2a2 	rbit	r2, r2
 8002754:	fab2 f282 	clz	r2, r2
 8002758:	f002 021f 	and.w	r2, r2, #31
 800275c:	2101      	movs	r1, #1
 800275e:	fa01 f202 	lsl.w	r2, r1, r2
 8002762:	4210      	tst	r0, r2
 8002764:	d1bd      	bne.n	80026e2 <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 8002766:	2001      	movs	r0, #1
 8002768:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800276a:	4b22      	ldr	r3, [pc, #136]	; (80027f4 <HAL_RCC_ClockConfig+0x190>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0307 	and.w	r3, r3, #7
 8002772:	429d      	cmp	r5, r3
 8002774:	d20c      	bcs.n	8002790 <HAL_RCC_ClockConfig+0x12c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002776:	4a1f      	ldr	r2, [pc, #124]	; (80027f4 <HAL_RCC_ClockConfig+0x190>)
 8002778:	6813      	ldr	r3, [r2, #0]
 800277a:	f023 0307 	bic.w	r3, r3, #7
 800277e:	432b      	orrs	r3, r5
 8002780:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002782:	6813      	ldr	r3, [r2, #0]
 8002784:	f003 0307 	and.w	r3, r3, #7
 8002788:	429d      	cmp	r5, r3
 800278a:	d001      	beq.n	8002790 <HAL_RCC_ClockConfig+0x12c>
      return HAL_ERROR;
 800278c:	2001      	movs	r0, #1
}
 800278e:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002790:	6823      	ldr	r3, [r4, #0]
 8002792:	f013 0f04 	tst.w	r3, #4
 8002796:	d006      	beq.n	80027a6 <HAL_RCC_ClockConfig+0x142>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002798:	4a17      	ldr	r2, [pc, #92]	; (80027f8 <HAL_RCC_ClockConfig+0x194>)
 800279a:	6853      	ldr	r3, [r2, #4]
 800279c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80027a0:	68e1      	ldr	r1, [r4, #12]
 80027a2:	430b      	orrs	r3, r1
 80027a4:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027a6:	6823      	ldr	r3, [r4, #0]
 80027a8:	f013 0f08 	tst.w	r3, #8
 80027ac:	d007      	beq.n	80027be <HAL_RCC_ClockConfig+0x15a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027ae:	4a12      	ldr	r2, [pc, #72]	; (80027f8 <HAL_RCC_ClockConfig+0x194>)
 80027b0:	6853      	ldr	r3, [r2, #4]
 80027b2:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80027b6:	6921      	ldr	r1, [r4, #16]
 80027b8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80027bc:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80027be:	f7ff ff19 	bl	80025f4 <HAL_RCC_GetSysClockFreq>
 80027c2:	4b0d      	ldr	r3, [pc, #52]	; (80027f8 <HAL_RCC_ClockConfig+0x194>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027ca:	22f0      	movs	r2, #240	; 0xf0
 80027cc:	fa92 f2a2 	rbit	r2, r2
 80027d0:	fab2 f282 	clz	r2, r2
 80027d4:	40d3      	lsrs	r3, r2
 80027d6:	4a09      	ldr	r2, [pc, #36]	; (80027fc <HAL_RCC_ClockConfig+0x198>)
 80027d8:	5cd3      	ldrb	r3, [r2, r3]
 80027da:	40d8      	lsrs	r0, r3
 80027dc:	4b08      	ldr	r3, [pc, #32]	; (8002800 <HAL_RCC_ClockConfig+0x19c>)
 80027de:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80027e0:	4b08      	ldr	r3, [pc, #32]	; (8002804 <HAL_RCC_ClockConfig+0x1a0>)
 80027e2:	6818      	ldr	r0, [r3, #0]
 80027e4:	f003 fa38 	bl	8005c58 <HAL_InitTick>
  return HAL_OK;
 80027e8:	2000      	movs	r0, #0
 80027ea:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80027ec:	2001      	movs	r0, #1
 80027ee:	4770      	bx	lr
        return HAL_ERROR;
 80027f0:	2001      	movs	r0, #1
 80027f2:	bd70      	pop	{r4, r5, r6, pc}
 80027f4:	40022000 	.word	0x40022000
 80027f8:	40021000 	.word	0x40021000
 80027fc:	0800a0d0 	.word	0x0800a0d0
 8002800:	2000000c 	.word	0x2000000c
 8002804:	20000004 	.word	0x20000004

08002808 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002808:	4b01      	ldr	r3, [pc, #4]	; (8002810 <HAL_RCC_GetHCLKFreq+0x8>)
 800280a:	6818      	ldr	r0, [r3, #0]
 800280c:	4770      	bx	lr
 800280e:	bf00      	nop
 8002810:	2000000c 	.word	0x2000000c

08002814 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002814:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002816:	f7ff fff7 	bl	8002808 <HAL_RCC_GetHCLKFreq>
 800281a:	4b07      	ldr	r3, [pc, #28]	; (8002838 <HAL_RCC_GetPCLK1Freq+0x24>)
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002822:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002826:	fa92 f2a2 	rbit	r2, r2
 800282a:	fab2 f282 	clz	r2, r2
 800282e:	40d3      	lsrs	r3, r2
 8002830:	4a02      	ldr	r2, [pc, #8]	; (800283c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002832:	5cd3      	ldrb	r3, [r2, r3]
}    
 8002834:	40d8      	lsrs	r0, r3
 8002836:	bd08      	pop	{r3, pc}
 8002838:	40021000 	.word	0x40021000
 800283c:	0800a0e0 	.word	0x0800a0e0

08002840 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002840:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002842:	f7ff ffe1 	bl	8002808 <HAL_RCC_GetHCLKFreq>
 8002846:	4b07      	ldr	r3, [pc, #28]	; (8002864 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800284e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002852:	fa92 f2a2 	rbit	r2, r2
 8002856:	fab2 f282 	clz	r2, r2
 800285a:	40d3      	lsrs	r3, r2
 800285c:	4a02      	ldr	r2, [pc, #8]	; (8002868 <HAL_RCC_GetPCLK2Freq+0x28>)
 800285e:	5cd3      	ldrb	r3, [r2, r3]
} 
 8002860:	40d8      	lsrs	r0, r3
 8002862:	bd08      	pop	{r3, pc}
 8002864:	40021000 	.word	0x40021000
 8002868:	0800a0e0 	.word	0x0800a0e0

0800286c <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800286c:	230f      	movs	r3, #15
 800286e:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002870:	4b0b      	ldr	r3, [pc, #44]	; (80028a0 <HAL_RCC_GetClockConfig+0x34>)
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	f002 0203 	and.w	r2, r2, #3
 8002878:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800287a:	685a      	ldr	r2, [r3, #4]
 800287c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8002880:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8002882:	685a      	ldr	r2, [r3, #4]
 8002884:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8002888:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	08db      	lsrs	r3, r3, #3
 800288e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002892:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8002894:	4b03      	ldr	r3, [pc, #12]	; (80028a4 <HAL_RCC_GetClockConfig+0x38>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0307 	and.w	r3, r3, #7
 800289c:	600b      	str	r3, [r1, #0]
 800289e:	4770      	bx	lr
 80028a0:	40021000 	.word	0x40021000
 80028a4:	40022000 	.word	0x40022000

080028a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028aa:	b083      	sub	sp, #12
 80028ac:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028ae:	6803      	ldr	r3, [r0, #0]
 80028b0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80028b4:	d048      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028b6:	4b93      	ldr	r3, [pc, #588]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80028be:	f040 80d5 	bne.w	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028c2:	4b90      	ldr	r3, [pc, #576]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80028c4:	69da      	ldr	r2, [r3, #28]
 80028c6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80028ca:	61da      	str	r2, [r3, #28]
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028d2:	9301      	str	r3, [sp, #4]
 80028d4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80028d6:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028d8:	4b8b      	ldr	r3, [pc, #556]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f413 7f80 	tst.w	r3, #256	; 0x100
 80028e0:	f000 80c6 	beq.w	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80028e4:	4b87      	ldr	r3, [pc, #540]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80028e6:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80028e8:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80028ec:	d022      	beq.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 80028ee:	6862      	ldr	r2, [r4, #4]
 80028f0:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d01d      	beq.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80028f8:	4882      	ldr	r0, [pc, #520]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80028fa:	6a01      	ldr	r1, [r0, #32]
 80028fc:	f421 7640 	bic.w	r6, r1, #768	; 0x300
 8002900:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002904:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002908:	fab2 f282 	clz	r2, r2
 800290c:	4f7f      	ldr	r7, [pc, #508]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800290e:	443a      	add	r2, r7
 8002910:	0092      	lsls	r2, r2, #2
 8002912:	f04f 0e01 	mov.w	lr, #1
 8002916:	f8c2 e000 	str.w	lr, [r2]
 800291a:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 800291e:	fab3 f383 	clz	r3, r3
 8002922:	443b      	add	r3, r7
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	2200      	movs	r2, #0
 8002928:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800292a:	6206      	str	r6, [r0, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800292c:	f011 0f01 	tst.w	r1, #1
 8002930:	f040 80b3 	bne.w	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x1f2>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002934:	4a73      	ldr	r2, [pc, #460]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002936:	6a13      	ldr	r3, [r2, #32]
 8002938:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800293c:	6861      	ldr	r1, [r4, #4]
 800293e:	430b      	orrs	r3, r1
 8002940:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002942:	2d00      	cmp	r5, #0
 8002944:	f040 80d5 	bne.w	8002af2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002948:	6823      	ldr	r3, [r4, #0]
 800294a:	f013 0f01 	tst.w	r3, #1
 800294e:	d006      	beq.n	800295e <HAL_RCCEx_PeriphCLKConfig+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002950:	4a6c      	ldr	r2, [pc, #432]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002952:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002954:	f023 0303 	bic.w	r3, r3, #3
 8002958:	68a1      	ldr	r1, [r4, #8]
 800295a:	430b      	orrs	r3, r1
 800295c:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800295e:	6823      	ldr	r3, [r4, #0]
 8002960:	f013 0f02 	tst.w	r3, #2
 8002964:	d006      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002966:	4a67      	ldr	r2, [pc, #412]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002968:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800296a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800296e:	68e1      	ldr	r1, [r4, #12]
 8002970:	430b      	orrs	r3, r1
 8002972:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002974:	6823      	ldr	r3, [r4, #0]
 8002976:	f013 0f04 	tst.w	r3, #4
 800297a:	d006      	beq.n	800298a <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800297c:	4a61      	ldr	r2, [pc, #388]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800297e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002980:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002984:	6921      	ldr	r1, [r4, #16]
 8002986:	430b      	orrs	r3, r1
 8002988:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800298a:	6823      	ldr	r3, [r4, #0]
 800298c:	f013 0f20 	tst.w	r3, #32
 8002990:	d006      	beq.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002992:	4a5c      	ldr	r2, [pc, #368]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002994:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002996:	f023 0310 	bic.w	r3, r3, #16
 800299a:	69e1      	ldr	r1, [r4, #28]
 800299c:	430b      	orrs	r3, r1
 800299e:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80029a0:	6823      	ldr	r3, [r4, #0]
 80029a2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80029a6:	d006      	beq.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80029a8:	4a56      	ldr	r2, [pc, #344]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80029aa:	6853      	ldr	r3, [r2, #4]
 80029ac:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80029b0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80029b2:	430b      	orrs	r3, r1
 80029b4:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80029b6:	6823      	ldr	r3, [r4, #0]
 80029b8:	f013 0f40 	tst.w	r3, #64	; 0x40
 80029bc:	d006      	beq.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80029be:	4a51      	ldr	r2, [pc, #324]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80029c0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029c2:	f023 0320 	bic.w	r3, r3, #32
 80029c6:	6a21      	ldr	r1, [r4, #32]
 80029c8:	430b      	orrs	r3, r1
 80029ca:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80029cc:	6823      	ldr	r3, [r4, #0]
 80029ce:	f013 0f08 	tst.w	r3, #8
 80029d2:	d006      	beq.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80029d4:	4a4b      	ldr	r2, [pc, #300]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80029d6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029d8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80029dc:	6961      	ldr	r1, [r4, #20]
 80029de:	430b      	orrs	r3, r1
 80029e0:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029e2:	6823      	ldr	r3, [r4, #0]
 80029e4:	f013 0f10 	tst.w	r3, #16
 80029e8:	d006      	beq.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029ea:	4a46      	ldr	r2, [pc, #280]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80029ec:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029ee:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80029f2:	69a1      	ldr	r1, [r4, #24]
 80029f4:	430b      	orrs	r3, r1
 80029f6:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80029f8:	6823      	ldr	r3, [r4, #0]
 80029fa:	f413 7f00 	tst.w	r3, #512	; 0x200
 80029fe:	d006      	beq.n	8002a0e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002a00:	4a40      	ldr	r2, [pc, #256]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002a02:	6853      	ldr	r3, [r2, #4]
 8002a04:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002a08:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002a0a:	430b      	orrs	r3, r1
 8002a0c:	6053      	str	r3, [r2, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002a0e:	6823      	ldr	r3, [r4, #0]
 8002a10:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002a14:	d006      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002a16:	4a3b      	ldr	r2, [pc, #236]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002a18:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002a1a:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8002a1e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002a20:	430b      	orrs	r3, r1
 8002a22:	62d3      	str	r3, [r2, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002a24:	6823      	ldr	r3, [r4, #0]
 8002a26:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002a2a:	d006      	beq.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002a2c:	4a35      	ldr	r2, [pc, #212]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002a2e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002a30:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 8002a34:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002a36:	430b      	orrs	r3, r1
 8002a38:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002a3a:	6823      	ldr	r3, [r4, #0]
 8002a3c:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002a40:	d006      	beq.n	8002a50 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002a42:	4a30      	ldr	r2, [pc, #192]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002a44:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a46:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a4a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002a4c:	430b      	orrs	r3, r1
 8002a4e:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002a50:	6823      	ldr	r3, [r4, #0]
 8002a52:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002a56:	d053      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002a58:	4a2a      	ldr	r2, [pc, #168]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002a5a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002a60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a62:	430b      	orrs	r3, r1
 8002a64:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002a66:	2000      	movs	r0, #0
}
 8002a68:	b003      	add	sp, #12
 8002a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FlagStatus       pwrclkchanged = RESET;
 8002a6c:	2500      	movs	r5, #0
 8002a6e:	e733      	b.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a70:	4a25      	ldr	r2, [pc, #148]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a72:	6813      	ldr	r3, [r2, #0]
 8002a74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a78:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002a7a:	f7fe fd2b 	bl	80014d4 <HAL_GetTick>
 8002a7e:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a80:	4b21      	ldr	r3, [pc, #132]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002a88:	f47f af2c 	bne.w	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a8c:	f7fe fd22 	bl	80014d4 <HAL_GetTick>
 8002a90:	1b80      	subs	r0, r0, r6
 8002a92:	2864      	cmp	r0, #100	; 0x64
 8002a94:	d9f4      	bls.n	8002a80 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          return HAL_TIMEOUT;
 8002a96:	2003      	movs	r0, #3
 8002a98:	e7e6      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        tickstart = HAL_GetTick();
 8002a9a:	f7fe fd1b 	bl	80014d4 <HAL_GetTick>
 8002a9e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aa0:	e015      	b.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x226>
 8002aa2:	4b18      	ldr	r3, [pc, #96]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002aa4:	6a19      	ldr	r1, [r3, #32]
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	fa93 f3a3 	rbit	r3, r3
 8002aac:	fab3 f383 	clz	r3, r3
 8002ab0:	f003 031f 	and.w	r3, r3, #31
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aba:	4219      	tst	r1, r3
 8002abc:	f47f af3a 	bne.w	8002934 <HAL_RCCEx_PeriphCLKConfig+0x8c>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ac0:	f7fe fd08 	bl	80014d4 <HAL_GetTick>
 8002ac4:	1b80      	subs	r0, r0, r6
 8002ac6:	f241 3388 	movw	r3, #5000	; 0x1388
 8002aca:	4298      	cmp	r0, r3
 8002acc:	d816      	bhi.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x254>
 8002ace:	2302      	movs	r3, #2
 8002ad0:	fa93 f2a3 	rbit	r2, r3
 8002ad4:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ad8:	fab3 f383 	clz	r3, r3
 8002adc:	095b      	lsrs	r3, r3, #5
 8002ade:	f043 0302 	orr.w	r3, r3, #2
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d0dd      	beq.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	fa93 f3a3 	rbit	r3, r3
 8002aec:	4b05      	ldr	r3, [pc, #20]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002aee:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002af0:	e7d9      	b.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002af2:	69d3      	ldr	r3, [r2, #28]
 8002af4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002af8:	61d3      	str	r3, [r2, #28]
 8002afa:	e725      	b.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0xa0>
            return HAL_TIMEOUT;
 8002afc:	2003      	movs	r0, #3
 8002afe:	e7b3      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  return HAL_OK;
 8002b00:	2000      	movs	r0, #0
 8002b02:	e7b1      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8002b04:	40021000 	.word	0x40021000
 8002b08:	40007000 	.word	0x40007000
 8002b0c:	10908100 	.word	0x10908100

08002b10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b10:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002b12:	6a03      	ldr	r3, [r0, #32]
 8002b14:	f023 0301 	bic.w	r3, r3, #1
 8002b18:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b1a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b1c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b1e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002b20:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002b24:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b28:	680d      	ldr	r5, [r1, #0]
 8002b2a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002b2c:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002b30:	688d      	ldr	r5, [r1, #8]
 8002b32:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002b34:	4d1c      	ldr	r5, [pc, #112]	; (8002ba8 <TIM_OC1_SetConfig+0x98>)
 8002b36:	42a8      	cmp	r0, r5
 8002b38:	d00f      	beq.n	8002b5a <TIM_OC1_SetConfig+0x4a>
 8002b3a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002b3e:	42a8      	cmp	r0, r5
 8002b40:	d00b      	beq.n	8002b5a <TIM_OC1_SetConfig+0x4a>
 8002b42:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002b46:	42a8      	cmp	r0, r5
 8002b48:	d007      	beq.n	8002b5a <TIM_OC1_SetConfig+0x4a>
 8002b4a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002b4e:	42a8      	cmp	r0, r5
 8002b50:	d003      	beq.n	8002b5a <TIM_OC1_SetConfig+0x4a>
 8002b52:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002b56:	42a8      	cmp	r0, r5
 8002b58:	d105      	bne.n	8002b66 <TIM_OC1_SetConfig+0x56>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002b5a:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002b5e:	68cd      	ldr	r5, [r1, #12]
 8002b60:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002b62:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b66:	4d10      	ldr	r5, [pc, #64]	; (8002ba8 <TIM_OC1_SetConfig+0x98>)
 8002b68:	42a8      	cmp	r0, r5
 8002b6a:	d00f      	beq.n	8002b8c <TIM_OC1_SetConfig+0x7c>
 8002b6c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002b70:	42a8      	cmp	r0, r5
 8002b72:	d00b      	beq.n	8002b8c <TIM_OC1_SetConfig+0x7c>
 8002b74:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002b78:	42a8      	cmp	r0, r5
 8002b7a:	d007      	beq.n	8002b8c <TIM_OC1_SetConfig+0x7c>
 8002b7c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002b80:	42a8      	cmp	r0, r5
 8002b82:	d003      	beq.n	8002b8c <TIM_OC1_SetConfig+0x7c>
 8002b84:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002b88:	42a8      	cmp	r0, r5
 8002b8a:	d105      	bne.n	8002b98 <TIM_OC1_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002b8c:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002b90:	694d      	ldr	r5, [r1, #20]
 8002b92:	432c      	orrs	r4, r5
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002b94:	698d      	ldr	r5, [r1, #24]
 8002b96:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b98:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b9a:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002b9c:	684a      	ldr	r2, [r1, #4]
 8002b9e:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ba0:	6203      	str	r3, [r0, #32]
}
 8002ba2:	bc30      	pop	{r4, r5}
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	40012c00 	.word	0x40012c00

08002bac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002bac:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002bae:	6a03      	ldr	r3, [r0, #32]
 8002bb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bb4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bb6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002bb8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002bba:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002bbc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002bc0:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002bc4:	680d      	ldr	r5, [r1, #0]
 8002bc6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002bc8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002bcc:	688d      	ldr	r5, [r1, #8]
 8002bce:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002bd2:	4d18      	ldr	r5, [pc, #96]	; (8002c34 <TIM_OC3_SetConfig+0x88>)
 8002bd4:	42a8      	cmp	r0, r5
 8002bd6:	d025      	beq.n	8002c24 <TIM_OC3_SetConfig+0x78>
 8002bd8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002bdc:	42a8      	cmp	r0, r5
 8002bde:	d021      	beq.n	8002c24 <TIM_OC3_SetConfig+0x78>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002be0:	4d14      	ldr	r5, [pc, #80]	; (8002c34 <TIM_OC3_SetConfig+0x88>)
 8002be2:	42a8      	cmp	r0, r5
 8002be4:	d00f      	beq.n	8002c06 <TIM_OC3_SetConfig+0x5a>
 8002be6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002bea:	42a8      	cmp	r0, r5
 8002bec:	d00b      	beq.n	8002c06 <TIM_OC3_SetConfig+0x5a>
 8002bee:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002bf2:	42a8      	cmp	r0, r5
 8002bf4:	d007      	beq.n	8002c06 <TIM_OC3_SetConfig+0x5a>
 8002bf6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002bfa:	42a8      	cmp	r0, r5
 8002bfc:	d003      	beq.n	8002c06 <TIM_OC3_SetConfig+0x5a>
 8002bfe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002c02:	42a8      	cmp	r0, r5
 8002c04:	d107      	bne.n	8002c16 <TIM_OC3_SetConfig+0x6a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c06:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002c0a:	694d      	ldr	r5, [r1, #20]
 8002c0c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002c10:	698d      	ldr	r5, [r1, #24]
 8002c12:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c16:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c18:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002c1a:	684a      	ldr	r2, [r1, #4]
 8002c1c:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c1e:	6203      	str	r3, [r0, #32]
}
 8002c20:	bc30      	pop	{r4, r5}
 8002c22:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c24:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002c28:	68cd      	ldr	r5, [r1, #12]
 8002c2a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8002c2e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c32:	e7d5      	b.n	8002be0 <TIM_OC3_SetConfig+0x34>
 8002c34:	40012c00 	.word	0x40012c00

08002c38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c38:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002c3a:	6a03      	ldr	r3, [r0, #32]
 8002c3c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c40:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c42:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c44:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c46:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002c48:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002c4c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c50:	680d      	ldr	r5, [r1, #0]
 8002c52:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002c56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002c5a:	688d      	ldr	r5, [r1, #8]
 8002c5c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c60:	4d0f      	ldr	r5, [pc, #60]	; (8002ca0 <TIM_OC4_SetConfig+0x68>)
 8002c62:	42a8      	cmp	r0, r5
 8002c64:	d00f      	beq.n	8002c86 <TIM_OC4_SetConfig+0x4e>
 8002c66:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002c6a:	42a8      	cmp	r0, r5
 8002c6c:	d00b      	beq.n	8002c86 <TIM_OC4_SetConfig+0x4e>
 8002c6e:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002c72:	42a8      	cmp	r0, r5
 8002c74:	d007      	beq.n	8002c86 <TIM_OC4_SetConfig+0x4e>
 8002c76:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002c7a:	42a8      	cmp	r0, r5
 8002c7c:	d003      	beq.n	8002c86 <TIM_OC4_SetConfig+0x4e>
 8002c7e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002c82:	42a8      	cmp	r0, r5
 8002c84:	d104      	bne.n	8002c90 <TIM_OC4_SetConfig+0x58>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002c86:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002c8a:	694d      	ldr	r5, [r1, #20]
 8002c8c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c90:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c92:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002c94:	684a      	ldr	r2, [r1, #4]
 8002c96:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c98:	6203      	str	r3, [r0, #32]
}
 8002c9a:	bc30      	pop	{r4, r5}
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	40012c00 	.word	0x40012c00

08002ca4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002ca4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002ca6:	6a03      	ldr	r3, [r0, #32]
 8002ca8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cac:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cae:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cb0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002cb2:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002cb4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002cb8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002cbc:	680d      	ldr	r5, [r1, #0]
 8002cbe:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002cc0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002cc4:	688d      	ldr	r5, [r1, #8]
 8002cc6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cca:	4d0f      	ldr	r5, [pc, #60]	; (8002d08 <TIM_OC5_SetConfig+0x64>)
 8002ccc:	42a8      	cmp	r0, r5
 8002cce:	d00f      	beq.n	8002cf0 <TIM_OC5_SetConfig+0x4c>
 8002cd0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002cd4:	42a8      	cmp	r0, r5
 8002cd6:	d00b      	beq.n	8002cf0 <TIM_OC5_SetConfig+0x4c>
 8002cd8:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002cdc:	42a8      	cmp	r0, r5
 8002cde:	d007      	beq.n	8002cf0 <TIM_OC5_SetConfig+0x4c>
 8002ce0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002ce4:	42a8      	cmp	r0, r5
 8002ce6:	d003      	beq.n	8002cf0 <TIM_OC5_SetConfig+0x4c>
 8002ce8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002cec:	42a8      	cmp	r0, r5
 8002cee:	d104      	bne.n	8002cfa <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002cf0:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002cf4:	694d      	ldr	r5, [r1, #20]
 8002cf6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cfa:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002cfc:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002cfe:	684a      	ldr	r2, [r1, #4]
 8002d00:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d02:	6203      	str	r3, [r0, #32]
}
 8002d04:	bc30      	pop	{r4, r5}
 8002d06:	4770      	bx	lr
 8002d08:	40012c00 	.word	0x40012c00

08002d0c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002d0c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002d0e:	6a03      	ldr	r3, [r0, #32]
 8002d10:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002d14:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d16:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d18:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002d1a:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002d1c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002d20:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d24:	680d      	ldr	r5, [r1, #0]
 8002d26:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002d2a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002d2e:	688d      	ldr	r5, [r1, #8]
 8002d30:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d34:	4d0f      	ldr	r5, [pc, #60]	; (8002d74 <TIM_OC6_SetConfig+0x68>)
 8002d36:	42a8      	cmp	r0, r5
 8002d38:	d00f      	beq.n	8002d5a <TIM_OC6_SetConfig+0x4e>
 8002d3a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002d3e:	42a8      	cmp	r0, r5
 8002d40:	d00b      	beq.n	8002d5a <TIM_OC6_SetConfig+0x4e>
 8002d42:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8002d46:	42a8      	cmp	r0, r5
 8002d48:	d007      	beq.n	8002d5a <TIM_OC6_SetConfig+0x4e>
 8002d4a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002d4e:	42a8      	cmp	r0, r5
 8002d50:	d003      	beq.n	8002d5a <TIM_OC6_SetConfig+0x4e>
 8002d52:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002d56:	42a8      	cmp	r0, r5
 8002d58:	d104      	bne.n	8002d64 <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002d5a:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002d5e:	694d      	ldr	r5, [r1, #20]
 8002d60:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d64:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002d66:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002d68:	684a      	ldr	r2, [r1, #4]
 8002d6a:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d6c:	6203      	str	r3, [r0, #32]
}
 8002d6e:	bc30      	pop	{r4, r5}
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	40012c00 	.word	0x40012c00

08002d78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d78:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d7a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d7c:	6a04      	ldr	r4, [r0, #32]
 8002d7e:	f024 0401 	bic.w	r4, r4, #1
 8002d82:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d84:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d86:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d8a:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d8e:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8002d92:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d94:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002d96:	6203      	str	r3, [r0, #32]
}
 8002d98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002d9c:	4770      	bx	lr

08002d9e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d9e:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002da0:	6a03      	ldr	r3, [r0, #32]
 8002da2:	f023 0310 	bic.w	r3, r3, #16
 8002da6:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002da8:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002daa:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002dac:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002db0:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002db4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002db8:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002dbc:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002dbe:	6203      	str	r3, [r0, #32]
}
 8002dc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002dc4:	4770      	bx	lr

08002dc6 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002dc6:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002dc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002dcc:	4319      	orrs	r1, r3
 8002dce:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002dd2:	6081      	str	r1, [r0, #8]
 8002dd4:	4770      	bx	lr
	...

08002dd8 <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 8002dd8:	2302      	movs	r3, #2
 8002dda:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dde:	6802      	ldr	r2, [r0, #0]
 8002de0:	6891      	ldr	r1, [r2, #8]
 8002de2:	4b08      	ldr	r3, [pc, #32]	; (8002e04 <HAL_TIM_Base_Start+0x2c>)
 8002de4:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002de6:	2b06      	cmp	r3, #6
 8002de8:	d006      	beq.n	8002df8 <HAL_TIM_Base_Start+0x20>
 8002dea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dee:	d003      	beq.n	8002df8 <HAL_TIM_Base_Start+0x20>
    __HAL_TIM_ENABLE(htim);
 8002df0:	6813      	ldr	r3, [r2, #0]
 8002df2:	f043 0301 	orr.w	r3, r3, #1
 8002df6:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8002dfe:	2000      	movs	r0, #0
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	00010007 	.word	0x00010007

08002e08 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e08:	6802      	ldr	r2, [r0, #0]
 8002e0a:	68d3      	ldr	r3, [r2, #12]
 8002e0c:	f043 0301 	orr.w	r3, r3, #1
 8002e10:	60d3      	str	r3, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e12:	6802      	ldr	r2, [r0, #0]
 8002e14:	6891      	ldr	r1, [r2, #8]
 8002e16:	4b06      	ldr	r3, [pc, #24]	; (8002e30 <HAL_TIM_Base_Start_IT+0x28>)
 8002e18:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e1a:	2b06      	cmp	r3, #6
 8002e1c:	d006      	beq.n	8002e2c <HAL_TIM_Base_Start_IT+0x24>
 8002e1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e22:	d003      	beq.n	8002e2c <HAL_TIM_Base_Start_IT+0x24>
    __HAL_TIM_ENABLE(htim);
 8002e24:	6813      	ldr	r3, [r2, #0]
 8002e26:	f043 0301 	orr.w	r3, r3, #1
 8002e2a:	6013      	str	r3, [r2, #0]
}
 8002e2c:	2000      	movs	r0, #0
 8002e2e:	4770      	bx	lr
 8002e30:	00010007 	.word	0x00010007

08002e34 <HAL_TIM_PWM_MspInit>:
{
 8002e34:	4770      	bx	lr

08002e36 <HAL_TIM_OC_DelayElapsedCallback>:
{
 8002e36:	4770      	bx	lr

08002e38 <HAL_TIM_IC_CaptureCallback>:
{
 8002e38:	4770      	bx	lr

08002e3a <HAL_TIM_PWM_PulseFinishedCallback>:
{
 8002e3a:	4770      	bx	lr

08002e3c <HAL_TIM_TriggerCallback>:
{
 8002e3c:	4770      	bx	lr

08002e3e <HAL_TIM_IRQHandler>:
{
 8002e3e:	b510      	push	{r4, lr}
 8002e40:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002e42:	6803      	ldr	r3, [r0, #0]
 8002e44:	691a      	ldr	r2, [r3, #16]
 8002e46:	f012 0f02 	tst.w	r2, #2
 8002e4a:	d011      	beq.n	8002e70 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e4c:	68da      	ldr	r2, [r3, #12]
 8002e4e:	f012 0f02 	tst.w	r2, #2
 8002e52:	d00d      	beq.n	8002e70 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e54:	f06f 0202 	mvn.w	r2, #2
 8002e58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e5e:	6803      	ldr	r3, [r0, #0]
 8002e60:	699b      	ldr	r3, [r3, #24]
 8002e62:	f013 0f03 	tst.w	r3, #3
 8002e66:	d079      	beq.n	8002f5c <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002e68:	f7ff ffe6 	bl	8002e38 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e70:	6823      	ldr	r3, [r4, #0]
 8002e72:	691a      	ldr	r2, [r3, #16]
 8002e74:	f012 0f04 	tst.w	r2, #4
 8002e78:	d012      	beq.n	8002ea0 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002e7a:	68da      	ldr	r2, [r3, #12]
 8002e7c:	f012 0f04 	tst.w	r2, #4
 8002e80:	d00e      	beq.n	8002ea0 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002e82:	f06f 0204 	mvn.w	r2, #4
 8002e86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e88:	2302      	movs	r3, #2
 8002e8a:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e8c:	6823      	ldr	r3, [r4, #0]
 8002e8e:	699b      	ldr	r3, [r3, #24]
 8002e90:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002e94:	d068      	beq.n	8002f68 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002e96:	4620      	mov	r0, r4
 8002e98:	f7ff ffce 	bl	8002e38 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ea0:	6823      	ldr	r3, [r4, #0]
 8002ea2:	691a      	ldr	r2, [r3, #16]
 8002ea4:	f012 0f08 	tst.w	r2, #8
 8002ea8:	d012      	beq.n	8002ed0 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002eaa:	68da      	ldr	r2, [r3, #12]
 8002eac:	f012 0f08 	tst.w	r2, #8
 8002eb0:	d00e      	beq.n	8002ed0 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002eb2:	f06f 0208 	mvn.w	r2, #8
 8002eb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002eb8:	2304      	movs	r3, #4
 8002eba:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002ebc:	6823      	ldr	r3, [r4, #0]
 8002ebe:	69db      	ldr	r3, [r3, #28]
 8002ec0:	f013 0f03 	tst.w	r3, #3
 8002ec4:	d057      	beq.n	8002f76 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8002ec6:	4620      	mov	r0, r4
 8002ec8:	f7ff ffb6 	bl	8002e38 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002ed0:	6823      	ldr	r3, [r4, #0]
 8002ed2:	691a      	ldr	r2, [r3, #16]
 8002ed4:	f012 0f10 	tst.w	r2, #16
 8002ed8:	d012      	beq.n	8002f00 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002eda:	68da      	ldr	r2, [r3, #12]
 8002edc:	f012 0f10 	tst.w	r2, #16
 8002ee0:	d00e      	beq.n	8002f00 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ee2:	f06f 0210 	mvn.w	r2, #16
 8002ee6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ee8:	2308      	movs	r3, #8
 8002eea:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002eec:	6823      	ldr	r3, [r4, #0]
 8002eee:	69db      	ldr	r3, [r3, #28]
 8002ef0:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002ef4:	d046      	beq.n	8002f84 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8002ef6:	4620      	mov	r0, r4
 8002ef8:	f7ff ff9e 	bl	8002e38 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002efc:	2300      	movs	r3, #0
 8002efe:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f00:	6823      	ldr	r3, [r4, #0]
 8002f02:	691a      	ldr	r2, [r3, #16]
 8002f04:	f012 0f01 	tst.w	r2, #1
 8002f08:	d003      	beq.n	8002f12 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002f0a:	68da      	ldr	r2, [r3, #12]
 8002f0c:	f012 0f01 	tst.w	r2, #1
 8002f10:	d13f      	bne.n	8002f92 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002f12:	6823      	ldr	r3, [r4, #0]
 8002f14:	691a      	ldr	r2, [r3, #16]
 8002f16:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002f1a:	d003      	beq.n	8002f24 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f1c:	68da      	ldr	r2, [r3, #12]
 8002f1e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002f22:	d13d      	bne.n	8002fa0 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002f24:	6823      	ldr	r3, [r4, #0]
 8002f26:	691a      	ldr	r2, [r3, #16]
 8002f28:	f412 7f80 	tst.w	r2, #256	; 0x100
 8002f2c:	d003      	beq.n	8002f36 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002f2e:	68da      	ldr	r2, [r3, #12]
 8002f30:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002f34:	d13b      	bne.n	8002fae <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f36:	6823      	ldr	r3, [r4, #0]
 8002f38:	691a      	ldr	r2, [r3, #16]
 8002f3a:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002f3e:	d003      	beq.n	8002f48 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002f40:	68da      	ldr	r2, [r3, #12]
 8002f42:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002f46:	d139      	bne.n	8002fbc <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002f48:	6823      	ldr	r3, [r4, #0]
 8002f4a:	691a      	ldr	r2, [r3, #16]
 8002f4c:	f012 0f20 	tst.w	r2, #32
 8002f50:	d003      	beq.n	8002f5a <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002f52:	68da      	ldr	r2, [r3, #12]
 8002f54:	f012 0f20 	tst.w	r2, #32
 8002f58:	d137      	bne.n	8002fca <HAL_TIM_IRQHandler+0x18c>
 8002f5a:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f5c:	f7ff ff6b 	bl	8002e36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f60:	4620      	mov	r0, r4
 8002f62:	f7ff ff6a 	bl	8002e3a <HAL_TIM_PWM_PulseFinishedCallback>
 8002f66:	e781      	b.n	8002e6c <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f68:	4620      	mov	r0, r4
 8002f6a:	f7ff ff64 	bl	8002e36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f6e:	4620      	mov	r0, r4
 8002f70:	f7ff ff63 	bl	8002e3a <HAL_TIM_PWM_PulseFinishedCallback>
 8002f74:	e792      	b.n	8002e9c <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f76:	4620      	mov	r0, r4
 8002f78:	f7ff ff5d 	bl	8002e36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f7c:	4620      	mov	r0, r4
 8002f7e:	f7ff ff5c 	bl	8002e3a <HAL_TIM_PWM_PulseFinishedCallback>
 8002f82:	e7a3      	b.n	8002ecc <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f84:	4620      	mov	r0, r4
 8002f86:	f7ff ff56 	bl	8002e36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f8a:	4620      	mov	r0, r4
 8002f8c:	f7ff ff55 	bl	8002e3a <HAL_TIM_PWM_PulseFinishedCallback>
 8002f90:	e7b4      	b.n	8002efc <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002f92:	f06f 0201 	mvn.w	r2, #1
 8002f96:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f98:	4620      	mov	r0, r4
 8002f9a:	f002 fe2f 	bl	8005bfc <HAL_TIM_PeriodElapsedCallback>
 8002f9e:	e7b8      	b.n	8002f12 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002fa0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002fa4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002fa6:	4620      	mov	r0, r4
 8002fa8:	f000 fb51 	bl	800364e <HAL_TIMEx_BreakCallback>
 8002fac:	e7ba      	b.n	8002f24 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002fae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002fb2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002fb4:	4620      	mov	r0, r4
 8002fb6:	f000 fb4b 	bl	8003650 <HAL_TIMEx_Break2Callback>
 8002fba:	e7bc      	b.n	8002f36 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002fbc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002fc0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002fc2:	4620      	mov	r0, r4
 8002fc4:	f7ff ff3a 	bl	8002e3c <HAL_TIM_TriggerCallback>
 8002fc8:	e7be      	b.n	8002f48 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002fca:	f06f 0220 	mvn.w	r2, #32
 8002fce:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002fd0:	4620      	mov	r0, r4
 8002fd2:	f000 fb3b 	bl	800364c <HAL_TIMEx_CommutCallback>
}
 8002fd6:	e7c0      	b.n	8002f5a <HAL_TIM_IRQHandler+0x11c>

08002fd8 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002fd8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002fda:	4a2c      	ldr	r2, [pc, #176]	; (800308c <TIM_Base_SetConfig+0xb4>)
 8002fdc:	4290      	cmp	r0, r2
 8002fde:	d00e      	beq.n	8002ffe <TIM_Base_SetConfig+0x26>
 8002fe0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002fe4:	d00b      	beq.n	8002ffe <TIM_Base_SetConfig+0x26>
 8002fe6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002fea:	4290      	cmp	r0, r2
 8002fec:	d007      	beq.n	8002ffe <TIM_Base_SetConfig+0x26>
 8002fee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ff2:	4290      	cmp	r0, r2
 8002ff4:	d003      	beq.n	8002ffe <TIM_Base_SetConfig+0x26>
 8002ff6:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8002ffa:	4290      	cmp	r0, r2
 8002ffc:	d103      	bne.n	8003006 <TIM_Base_SetConfig+0x2e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ffe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003002:	684a      	ldr	r2, [r1, #4]
 8003004:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003006:	4a21      	ldr	r2, [pc, #132]	; (800308c <TIM_Base_SetConfig+0xb4>)
 8003008:	4290      	cmp	r0, r2
 800300a:	d01a      	beq.n	8003042 <TIM_Base_SetConfig+0x6a>
 800300c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003010:	d017      	beq.n	8003042 <TIM_Base_SetConfig+0x6a>
 8003012:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003016:	4290      	cmp	r0, r2
 8003018:	d013      	beq.n	8003042 <TIM_Base_SetConfig+0x6a>
 800301a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800301e:	4290      	cmp	r0, r2
 8003020:	d00f      	beq.n	8003042 <TIM_Base_SetConfig+0x6a>
 8003022:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8003026:	4290      	cmp	r0, r2
 8003028:	d00b      	beq.n	8003042 <TIM_Base_SetConfig+0x6a>
 800302a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800302e:	4290      	cmp	r0, r2
 8003030:	d007      	beq.n	8003042 <TIM_Base_SetConfig+0x6a>
 8003032:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003036:	4290      	cmp	r0, r2
 8003038:	d003      	beq.n	8003042 <TIM_Base_SetConfig+0x6a>
 800303a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800303e:	4290      	cmp	r0, r2
 8003040:	d103      	bne.n	800304a <TIM_Base_SetConfig+0x72>
    tmpcr1 &= ~TIM_CR1_CKD;
 8003042:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003046:	68ca      	ldr	r2, [r1, #12]
 8003048:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800304a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800304e:	694a      	ldr	r2, [r1, #20]
 8003050:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003052:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003054:	688b      	ldr	r3, [r1, #8]
 8003056:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003058:	680b      	ldr	r3, [r1, #0]
 800305a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800305c:	4b0b      	ldr	r3, [pc, #44]	; (800308c <TIM_Base_SetConfig+0xb4>)
 800305e:	4298      	cmp	r0, r3
 8003060:	d00f      	beq.n	8003082 <TIM_Base_SetConfig+0xaa>
 8003062:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003066:	4298      	cmp	r0, r3
 8003068:	d00b      	beq.n	8003082 <TIM_Base_SetConfig+0xaa>
 800306a:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800306e:	4298      	cmp	r0, r3
 8003070:	d007      	beq.n	8003082 <TIM_Base_SetConfig+0xaa>
 8003072:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003076:	4298      	cmp	r0, r3
 8003078:	d003      	beq.n	8003082 <TIM_Base_SetConfig+0xaa>
 800307a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800307e:	4298      	cmp	r0, r3
 8003080:	d101      	bne.n	8003086 <TIM_Base_SetConfig+0xae>
    TIMx->RCR = Structure->RepetitionCounter;
 8003082:	690b      	ldr	r3, [r1, #16]
 8003084:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8003086:	2301      	movs	r3, #1
 8003088:	6143      	str	r3, [r0, #20]
 800308a:	4770      	bx	lr
 800308c:	40012c00 	.word	0x40012c00

08003090 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003090:	b1a8      	cbz	r0, 80030be <HAL_TIM_Base_Init+0x2e>
{
 8003092:	b510      	push	{r4, lr}
 8003094:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003096:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800309a:	b15b      	cbz	r3, 80030b4 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 800309c:	2302      	movs	r3, #2
 800309e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030a2:	1d21      	adds	r1, r4, #4
 80030a4:	6820      	ldr	r0, [r4, #0]
 80030a6:	f7ff ff97 	bl	8002fd8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80030aa:	2301      	movs	r3, #1
 80030ac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80030b0:	2000      	movs	r0, #0
 80030b2:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80030b4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80030b8:	f002 ff98 	bl	8005fec <HAL_TIM_Base_MspInit>
 80030bc:	e7ee      	b.n	800309c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80030be:	2001      	movs	r0, #1
 80030c0:	4770      	bx	lr

080030c2 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80030c2:	b1a8      	cbz	r0, 80030f0 <HAL_TIM_PWM_Init+0x2e>
{
 80030c4:	b510      	push	{r4, lr}
 80030c6:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80030c8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80030cc:	b15b      	cbz	r3, 80030e6 <HAL_TIM_PWM_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 80030ce:	2302      	movs	r3, #2
 80030d0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030d4:	1d21      	adds	r1, r4, #4
 80030d6:	6820      	ldr	r0, [r4, #0]
 80030d8:	f7ff ff7e 	bl	8002fd8 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80030dc:	2301      	movs	r3, #1
 80030de:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80030e2:	2000      	movs	r0, #0
 80030e4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80030e6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80030ea:	f7ff fea3 	bl	8002e34 <HAL_TIM_PWM_MspInit>
 80030ee:	e7ee      	b.n	80030ce <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80030f0:	2001      	movs	r0, #1
 80030f2:	4770      	bx	lr

080030f4 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 80030f4:	2800      	cmp	r0, #0
 80030f6:	d049      	beq.n	800318c <HAL_TIM_Encoder_Init+0x98>
{
 80030f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030fa:	4605      	mov	r5, r0
 80030fc:	460c      	mov	r4, r1
  if (htim->State == HAL_TIM_STATE_RESET)
 80030fe:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003102:	2b00      	cmp	r3, #0
 8003104:	d03d      	beq.n	8003182 <HAL_TIM_Encoder_Init+0x8e>
  htim->State = HAL_TIM_STATE_BUSY;
 8003106:	2302      	movs	r3, #2
 8003108:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800310c:	4629      	mov	r1, r5
 800310e:	f851 2b04 	ldr.w	r2, [r1], #4
 8003112:	6893      	ldr	r3, [r2, #8]
 8003114:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8003118:	f023 0307 	bic.w	r3, r3, #7
 800311c:	6093      	str	r3, [r2, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800311e:	6828      	ldr	r0, [r5, #0]
 8003120:	f7ff ff5a 	bl	8002fd8 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8003124:	6828      	ldr	r0, [r5, #0]
 8003126:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8003128:	6983      	ldr	r3, [r0, #24]
  tmpccer = htim->Instance->CCER;
 800312a:	6a02      	ldr	r2, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 800312c:	6821      	ldr	r1, [r4, #0]
 800312e:	430e      	orrs	r6, r1
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003130:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003134:	f023 0303 	bic.w	r3, r3, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003138:	68a1      	ldr	r1, [r4, #8]
 800313a:	69a7      	ldr	r7, [r4, #24]
 800313c:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8003140:	430b      	orrs	r3, r1
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003142:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
 8003146:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800314a:	68e1      	ldr	r1, [r4, #12]
 800314c:	69e7      	ldr	r7, [r4, #28]
 800314e:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8003152:	430b      	orrs	r3, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003154:	6927      	ldr	r7, [r4, #16]
 8003156:	6a21      	ldr	r1, [r4, #32]
 8003158:	0309      	lsls	r1, r1, #12
 800315a:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
 800315e:	430b      	orrs	r3, r1
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003160:	f022 02aa 	bic.w	r2, r2, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003164:	6861      	ldr	r1, [r4, #4]
 8003166:	6964      	ldr	r4, [r4, #20]
 8003168:	ea41 1104 	orr.w	r1, r1, r4, lsl #4
 800316c:	430a      	orrs	r2, r1
  htim->Instance->SMCR = tmpsmcr;
 800316e:	6086      	str	r6, [r0, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8003170:	6829      	ldr	r1, [r5, #0]
 8003172:	618b      	str	r3, [r1, #24]
  htim->Instance->CCER = tmpccer;
 8003174:	682b      	ldr	r3, [r5, #0]
 8003176:	621a      	str	r2, [r3, #32]
  htim->State = HAL_TIM_STATE_READY;
 8003178:	2301      	movs	r3, #1
 800317a:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  return HAL_OK;
 800317e:	2000      	movs	r0, #0
 8003180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 8003182:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8003186:	f002 fed9 	bl	8005f3c <HAL_TIM_Encoder_MspInit>
 800318a:	e7bc      	b.n	8003106 <HAL_TIM_Encoder_Init+0x12>
    return HAL_ERROR;
 800318c:	2001      	movs	r0, #1
 800318e:	4770      	bx	lr

08003190 <TIM_OC2_SetConfig>:
{
 8003190:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003192:	6a03      	ldr	r3, [r0, #32]
 8003194:	f023 0310 	bic.w	r3, r3, #16
 8003198:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800319a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800319c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800319e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031a0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80031a4:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031a8:	680d      	ldr	r5, [r1, #0]
 80031aa:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80031ae:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031b2:	688d      	ldr	r5, [r1, #8]
 80031b4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031b8:	4d18      	ldr	r5, [pc, #96]	; (800321c <TIM_OC2_SetConfig+0x8c>)
 80031ba:	42a8      	cmp	r0, r5
 80031bc:	d025      	beq.n	800320a <TIM_OC2_SetConfig+0x7a>
 80031be:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80031c2:	42a8      	cmp	r0, r5
 80031c4:	d021      	beq.n	800320a <TIM_OC2_SetConfig+0x7a>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031c6:	4d15      	ldr	r5, [pc, #84]	; (800321c <TIM_OC2_SetConfig+0x8c>)
 80031c8:	42a8      	cmp	r0, r5
 80031ca:	d00f      	beq.n	80031ec <TIM_OC2_SetConfig+0x5c>
 80031cc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80031d0:	42a8      	cmp	r0, r5
 80031d2:	d00b      	beq.n	80031ec <TIM_OC2_SetConfig+0x5c>
 80031d4:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80031d8:	42a8      	cmp	r0, r5
 80031da:	d007      	beq.n	80031ec <TIM_OC2_SetConfig+0x5c>
 80031dc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80031e0:	42a8      	cmp	r0, r5
 80031e2:	d003      	beq.n	80031ec <TIM_OC2_SetConfig+0x5c>
 80031e4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80031e8:	42a8      	cmp	r0, r5
 80031ea:	d107      	bne.n	80031fc <TIM_OC2_SetConfig+0x6c>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80031ec:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80031f0:	694d      	ldr	r5, [r1, #20]
 80031f2:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80031f6:	698d      	ldr	r5, [r1, #24]
 80031f8:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80031fc:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80031fe:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003200:	684a      	ldr	r2, [r1, #4]
 8003202:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003204:	6203      	str	r3, [r0, #32]
}
 8003206:	bc30      	pop	{r4, r5}
 8003208:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 800320a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800320e:	68cd      	ldr	r5, [r1, #12]
 8003210:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003214:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003218:	e7d5      	b.n	80031c6 <TIM_OC2_SetConfig+0x36>
 800321a:	bf00      	nop
 800321c:	40012c00 	.word	0x40012c00

08003220 <HAL_TIM_PWM_ConfigChannel>:
{
 8003220:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003222:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003226:	2b01      	cmp	r3, #1
 8003228:	f000 8092 	beq.w	8003350 <HAL_TIM_PWM_ConfigChannel+0x130>
 800322c:	460d      	mov	r5, r1
 800322e:	4604      	mov	r4, r0
 8003230:	2301      	movs	r3, #1
 8003232:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003236:	2302      	movs	r3, #2
 8003238:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 800323c:	2a14      	cmp	r2, #20
 800323e:	d81e      	bhi.n	800327e <HAL_TIM_PWM_ConfigChannel+0x5e>
 8003240:	e8df f002 	tbb	[pc, r2]
 8003244:	1d1d1d0b 	.word	0x1d1d1d0b
 8003248:	1d1d1d24 	.word	0x1d1d1d24
 800324c:	1d1d1d38 	.word	0x1d1d1d38
 8003250:	1d1d1d4b 	.word	0x1d1d1d4b
 8003254:	1d1d1d5f 	.word	0x1d1d1d5f
 8003258:	72          	.byte	0x72
 8003259:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800325a:	6800      	ldr	r0, [r0, #0]
 800325c:	f7ff fc58 	bl	8002b10 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003260:	6822      	ldr	r2, [r4, #0]
 8003262:	6993      	ldr	r3, [r2, #24]
 8003264:	f043 0308 	orr.w	r3, r3, #8
 8003268:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800326a:	6822      	ldr	r2, [r4, #0]
 800326c:	6993      	ldr	r3, [r2, #24]
 800326e:	f023 0304 	bic.w	r3, r3, #4
 8003272:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003274:	6822      	ldr	r2, [r4, #0]
 8003276:	6993      	ldr	r3, [r2, #24]
 8003278:	6929      	ldr	r1, [r5, #16]
 800327a:	430b      	orrs	r3, r1
 800327c:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 800327e:	2301      	movs	r3, #1
 8003280:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003284:	2000      	movs	r0, #0
 8003286:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 800328a:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800328c:	6800      	ldr	r0, [r0, #0]
 800328e:	f7ff ff7f 	bl	8003190 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003292:	6822      	ldr	r2, [r4, #0]
 8003294:	6993      	ldr	r3, [r2, #24]
 8003296:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800329a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800329c:	6822      	ldr	r2, [r4, #0]
 800329e:	6993      	ldr	r3, [r2, #24]
 80032a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032a4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80032a6:	6822      	ldr	r2, [r4, #0]
 80032a8:	6993      	ldr	r3, [r2, #24]
 80032aa:	6929      	ldr	r1, [r5, #16]
 80032ac:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80032b0:	6193      	str	r3, [r2, #24]
      break;
 80032b2:	e7e4      	b.n	800327e <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032b4:	6800      	ldr	r0, [r0, #0]
 80032b6:	f7ff fc79 	bl	8002bac <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80032ba:	6822      	ldr	r2, [r4, #0]
 80032bc:	69d3      	ldr	r3, [r2, #28]
 80032be:	f043 0308 	orr.w	r3, r3, #8
 80032c2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80032c4:	6822      	ldr	r2, [r4, #0]
 80032c6:	69d3      	ldr	r3, [r2, #28]
 80032c8:	f023 0304 	bic.w	r3, r3, #4
 80032cc:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80032ce:	6822      	ldr	r2, [r4, #0]
 80032d0:	69d3      	ldr	r3, [r2, #28]
 80032d2:	6929      	ldr	r1, [r5, #16]
 80032d4:	430b      	orrs	r3, r1
 80032d6:	61d3      	str	r3, [r2, #28]
      break;
 80032d8:	e7d1      	b.n	800327e <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80032da:	6800      	ldr	r0, [r0, #0]
 80032dc:	f7ff fcac 	bl	8002c38 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80032e0:	6822      	ldr	r2, [r4, #0]
 80032e2:	69d3      	ldr	r3, [r2, #28]
 80032e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80032e8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80032ea:	6822      	ldr	r2, [r4, #0]
 80032ec:	69d3      	ldr	r3, [r2, #28]
 80032ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032f2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80032f4:	6822      	ldr	r2, [r4, #0]
 80032f6:	69d3      	ldr	r3, [r2, #28]
 80032f8:	6929      	ldr	r1, [r5, #16]
 80032fa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80032fe:	61d3      	str	r3, [r2, #28]
      break;
 8003300:	e7bd      	b.n	800327e <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003302:	6800      	ldr	r0, [r0, #0]
 8003304:	f7ff fcce 	bl	8002ca4 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003308:	6822      	ldr	r2, [r4, #0]
 800330a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800330c:	f043 0308 	orr.w	r3, r3, #8
 8003310:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003312:	6822      	ldr	r2, [r4, #0]
 8003314:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003316:	f023 0304 	bic.w	r3, r3, #4
 800331a:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800331c:	6822      	ldr	r2, [r4, #0]
 800331e:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003320:	6929      	ldr	r1, [r5, #16]
 8003322:	430b      	orrs	r3, r1
 8003324:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 8003326:	e7aa      	b.n	800327e <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003328:	6800      	ldr	r0, [r0, #0]
 800332a:	f7ff fcef 	bl	8002d0c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800332e:	6822      	ldr	r2, [r4, #0]
 8003330:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003332:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003336:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003338:	6822      	ldr	r2, [r4, #0]
 800333a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800333c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003340:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003342:	6822      	ldr	r2, [r4, #0]
 8003344:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003346:	6929      	ldr	r1, [r5, #16]
 8003348:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800334c:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 800334e:	e796      	b.n	800327e <HAL_TIM_PWM_ConfigChannel+0x5e>
  __HAL_LOCK(htim);
 8003350:	2002      	movs	r0, #2
}
 8003352:	bd38      	pop	{r3, r4, r5, pc}

08003354 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003354:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003356:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003358:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800335c:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8003360:	4319      	orrs	r1, r3
 8003362:	430c      	orrs	r4, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003364:	6084      	str	r4, [r0, #8]
}
 8003366:	f85d 4b04 	ldr.w	r4, [sp], #4
 800336a:	4770      	bx	lr

0800336c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800336c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003370:	2b01      	cmp	r3, #1
 8003372:	d064      	beq.n	800343e <HAL_TIM_ConfigClockSource+0xd2>
{
 8003374:	b510      	push	{r4, lr}
 8003376:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003378:	2301      	movs	r3, #1
 800337a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800337e:	2302      	movs	r3, #2
 8003380:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8003384:	6802      	ldr	r2, [r0, #0]
 8003386:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003388:	4b2e      	ldr	r3, [pc, #184]	; (8003444 <HAL_TIM_ConfigClockSource+0xd8>)
 800338a:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 800338c:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800338e:	680b      	ldr	r3, [r1, #0]
 8003390:	2b40      	cmp	r3, #64	; 0x40
 8003392:	d04a      	beq.n	800342a <HAL_TIM_ConfigClockSource+0xbe>
 8003394:	d913      	bls.n	80033be <HAL_TIM_ConfigClockSource+0x52>
 8003396:	2b60      	cmp	r3, #96	; 0x60
 8003398:	d03d      	beq.n	8003416 <HAL_TIM_ConfigClockSource+0xaa>
 800339a:	d91e      	bls.n	80033da <HAL_TIM_ConfigClockSource+0x6e>
 800339c:	2b70      	cmp	r3, #112	; 0x70
 800339e:	d028      	beq.n	80033f2 <HAL_TIM_ConfigClockSource+0x86>
 80033a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033a4:	d130      	bne.n	8003408 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 80033a6:	68cb      	ldr	r3, [r1, #12]
 80033a8:	684a      	ldr	r2, [r1, #4]
 80033aa:	6889      	ldr	r1, [r1, #8]
 80033ac:	6820      	ldr	r0, [r4, #0]
 80033ae:	f7ff ffd1 	bl	8003354 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80033b2:	6822      	ldr	r2, [r4, #0]
 80033b4:	6893      	ldr	r3, [r2, #8]
 80033b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033ba:	6093      	str	r3, [r2, #8]
      break;
 80033bc:	e024      	b.n	8003408 <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 80033be:	2b10      	cmp	r3, #16
 80033c0:	d006      	beq.n	80033d0 <HAL_TIM_ConfigClockSource+0x64>
 80033c2:	d904      	bls.n	80033ce <HAL_TIM_ConfigClockSource+0x62>
 80033c4:	2b20      	cmp	r3, #32
 80033c6:	d003      	beq.n	80033d0 <HAL_TIM_ConfigClockSource+0x64>
 80033c8:	2b30      	cmp	r3, #48	; 0x30
 80033ca:	d001      	beq.n	80033d0 <HAL_TIM_ConfigClockSource+0x64>
 80033cc:	e01c      	b.n	8003408 <HAL_TIM_ConfigClockSource+0x9c>
 80033ce:	b9db      	cbnz	r3, 8003408 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80033d0:	4619      	mov	r1, r3
 80033d2:	6820      	ldr	r0, [r4, #0]
 80033d4:	f7ff fcf7 	bl	8002dc6 <TIM_ITRx_SetConfig>
      break;
 80033d8:	e016      	b.n	8003408 <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 80033da:	2b50      	cmp	r3, #80	; 0x50
 80033dc:	d114      	bne.n	8003408 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033de:	68ca      	ldr	r2, [r1, #12]
 80033e0:	6849      	ldr	r1, [r1, #4]
 80033e2:	6820      	ldr	r0, [r4, #0]
 80033e4:	f7ff fcc8 	bl	8002d78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80033e8:	2150      	movs	r1, #80	; 0x50
 80033ea:	6820      	ldr	r0, [r4, #0]
 80033ec:	f7ff fceb 	bl	8002dc6 <TIM_ITRx_SetConfig>
      break;
 80033f0:	e00a      	b.n	8003408 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 80033f2:	68cb      	ldr	r3, [r1, #12]
 80033f4:	684a      	ldr	r2, [r1, #4]
 80033f6:	6889      	ldr	r1, [r1, #8]
 80033f8:	6820      	ldr	r0, [r4, #0]
 80033fa:	f7ff ffab 	bl	8003354 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80033fe:	6822      	ldr	r2, [r4, #0]
 8003400:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003402:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8003406:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8003408:	2301      	movs	r3, #1
 800340a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800340e:	2000      	movs	r0, #0
 8003410:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8003414:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003416:	68ca      	ldr	r2, [r1, #12]
 8003418:	6849      	ldr	r1, [r1, #4]
 800341a:	6820      	ldr	r0, [r4, #0]
 800341c:	f7ff fcbf 	bl	8002d9e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003420:	2160      	movs	r1, #96	; 0x60
 8003422:	6820      	ldr	r0, [r4, #0]
 8003424:	f7ff fccf 	bl	8002dc6 <TIM_ITRx_SetConfig>
      break;
 8003428:	e7ee      	b.n	8003408 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800342a:	68ca      	ldr	r2, [r1, #12]
 800342c:	6849      	ldr	r1, [r1, #4]
 800342e:	6820      	ldr	r0, [r4, #0]
 8003430:	f7ff fca2 	bl	8002d78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003434:	2140      	movs	r1, #64	; 0x40
 8003436:	6820      	ldr	r0, [r4, #0]
 8003438:	f7ff fcc5 	bl	8002dc6 <TIM_ITRx_SetConfig>
      break;
 800343c:	e7e4      	b.n	8003408 <HAL_TIM_ConfigClockSource+0x9c>
  __HAL_LOCK(htim);
 800343e:	2002      	movs	r0, #2
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	fffe0088 	.word	0xfffe0088

08003448 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003448:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800344a:	f001 011f 	and.w	r1, r1, #31
 800344e:	2301      	movs	r3, #1
 8003450:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003454:	6a03      	ldr	r3, [r0, #32]
 8003456:	ea23 0304 	bic.w	r3, r3, r4
 800345a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800345c:	6a03      	ldr	r3, [r0, #32]
 800345e:	408a      	lsls	r2, r1
 8003460:	4313      	orrs	r3, r2
 8003462:	6203      	str	r3, [r0, #32]
}
 8003464:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003468:	4770      	bx	lr
	...

0800346c <HAL_TIM_PWM_Start>:
{
 800346c:	b510      	push	{r4, lr}
 800346e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003470:	2201      	movs	r2, #1
 8003472:	6800      	ldr	r0, [r0, #0]
 8003474:	f7ff ffe8 	bl	8003448 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003478:	6823      	ldr	r3, [r4, #0]
 800347a:	4a19      	ldr	r2, [pc, #100]	; (80034e0 <HAL_TIM_PWM_Start+0x74>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d026      	beq.n	80034ce <HAL_TIM_PWM_Start+0x62>
 8003480:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003484:	4293      	cmp	r3, r2
 8003486:	d024      	beq.n	80034d2 <HAL_TIM_PWM_Start+0x66>
 8003488:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800348c:	4293      	cmp	r3, r2
 800348e:	d022      	beq.n	80034d6 <HAL_TIM_PWM_Start+0x6a>
 8003490:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003494:	4293      	cmp	r3, r2
 8003496:	d020      	beq.n	80034da <HAL_TIM_PWM_Start+0x6e>
 8003498:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800349c:	4293      	cmp	r3, r2
 800349e:	d014      	beq.n	80034ca <HAL_TIM_PWM_Start+0x5e>
 80034a0:	2200      	movs	r2, #0
 80034a2:	b11a      	cbz	r2, 80034ac <HAL_TIM_PWM_Start+0x40>
    __HAL_TIM_MOE_ENABLE(htim);
 80034a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034a6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034aa:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034ac:	6822      	ldr	r2, [r4, #0]
 80034ae:	6891      	ldr	r1, [r2, #8]
 80034b0:	4b0c      	ldr	r3, [pc, #48]	; (80034e4 <HAL_TIM_PWM_Start+0x78>)
 80034b2:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034b4:	2b06      	cmp	r3, #6
 80034b6:	d006      	beq.n	80034c6 <HAL_TIM_PWM_Start+0x5a>
 80034b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034bc:	d003      	beq.n	80034c6 <HAL_TIM_PWM_Start+0x5a>
    __HAL_TIM_ENABLE(htim);
 80034be:	6813      	ldr	r3, [r2, #0]
 80034c0:	f043 0301 	orr.w	r3, r3, #1
 80034c4:	6013      	str	r3, [r2, #0]
}
 80034c6:	2000      	movs	r0, #0
 80034c8:	bd10      	pop	{r4, pc}
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034ca:	2201      	movs	r2, #1
 80034cc:	e7e9      	b.n	80034a2 <HAL_TIM_PWM_Start+0x36>
 80034ce:	2201      	movs	r2, #1
 80034d0:	e7e7      	b.n	80034a2 <HAL_TIM_PWM_Start+0x36>
 80034d2:	2201      	movs	r2, #1
 80034d4:	e7e5      	b.n	80034a2 <HAL_TIM_PWM_Start+0x36>
 80034d6:	2201      	movs	r2, #1
 80034d8:	e7e3      	b.n	80034a2 <HAL_TIM_PWM_Start+0x36>
 80034da:	2201      	movs	r2, #1
 80034dc:	e7e1      	b.n	80034a2 <HAL_TIM_PWM_Start+0x36>
 80034de:	bf00      	nop
 80034e0:	40012c00 	.word	0x40012c00
 80034e4:	00010007 	.word	0x00010007

080034e8 <HAL_TIM_Encoder_Start>:
{
 80034e8:	b510      	push	{r4, lr}
 80034ea:	4604      	mov	r4, r0
  switch (Channel)
 80034ec:	b161      	cbz	r1, 8003508 <HAL_TIM_Encoder_Start+0x20>
 80034ee:	2904      	cmp	r1, #4
 80034f0:	d016      	beq.n	8003520 <HAL_TIM_Encoder_Start+0x38>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80034f2:	2201      	movs	r2, #1
 80034f4:	2100      	movs	r1, #0
 80034f6:	6800      	ldr	r0, [r0, #0]
 80034f8:	f7ff ffa6 	bl	8003448 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80034fc:	2201      	movs	r2, #1
 80034fe:	2104      	movs	r1, #4
 8003500:	6820      	ldr	r0, [r4, #0]
 8003502:	f7ff ffa1 	bl	8003448 <TIM_CCxChannelCmd>
      break;
 8003506:	e004      	b.n	8003512 <HAL_TIM_Encoder_Start+0x2a>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003508:	2201      	movs	r2, #1
 800350a:	2100      	movs	r1, #0
 800350c:	6800      	ldr	r0, [r0, #0]
 800350e:	f7ff ff9b 	bl	8003448 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8003512:	6822      	ldr	r2, [r4, #0]
 8003514:	6813      	ldr	r3, [r2, #0]
 8003516:	f043 0301 	orr.w	r3, r3, #1
 800351a:	6013      	str	r3, [r2, #0]
}
 800351c:	2000      	movs	r0, #0
 800351e:	bd10      	pop	{r4, pc}
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003520:	2201      	movs	r2, #1
 8003522:	2104      	movs	r1, #4
 8003524:	6800      	ldr	r0, [r0, #0]
 8003526:	f7ff ff8f 	bl	8003448 <TIM_CCxChannelCmd>
      break;
 800352a:	e7f2      	b.n	8003512 <HAL_TIM_Encoder_Start+0x2a>

0800352c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800352c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003530:	2b01      	cmp	r3, #1
 8003532:	d03f      	beq.n	80035b4 <HAL_TIMEx_MasterConfigSynchronization+0x88>
{
 8003534:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8003536:	2301      	movs	r3, #1
 8003538:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800353c:	2302      	movs	r3, #2
 800353e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003542:	6802      	ldr	r2, [r0, #0]
 8003544:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003546:	6894      	ldr	r4, [r2, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003548:	4d1b      	ldr	r5, [pc, #108]	; (80035b8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 800354a:	42aa      	cmp	r2, r5
 800354c:	d02d      	beq.n	80035aa <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800354e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003552:	42aa      	cmp	r2, r5
 8003554:	d029      	beq.n	80035aa <HAL_TIMEx_MasterConfigSynchronization+0x7e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003556:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800355a:	680d      	ldr	r5, [r1, #0]
 800355c:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800355e:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003560:	6803      	ldr	r3, [r0, #0]
 8003562:	4a15      	ldr	r2, [pc, #84]	; (80035b8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d012      	beq.n	800358e <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8003568:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800356c:	d00f      	beq.n	800358e <HAL_TIMEx_MasterConfigSynchronization+0x62>
 800356e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003572:	4293      	cmp	r3, r2
 8003574:	d00b      	beq.n	800358e <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8003576:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800357a:	4293      	cmp	r3, r2
 800357c:	d007      	beq.n	800358e <HAL_TIMEx_MasterConfigSynchronization+0x62>
 800357e:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8003582:	4293      	cmp	r3, r2
 8003584:	d003      	beq.n	800358e <HAL_TIMEx_MasterConfigSynchronization+0x62>
 8003586:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800358a:	4293      	cmp	r3, r2
 800358c:	d104      	bne.n	8003598 <HAL_TIMEx_MasterConfigSynchronization+0x6c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800358e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003592:	688a      	ldr	r2, [r1, #8]
 8003594:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003596:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003598:	2301      	movs	r3, #1
 800359a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800359e:	2300      	movs	r3, #0
 80035a0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80035a4:	4618      	mov	r0, r3
}
 80035a6:	bc30      	pop	{r4, r5}
 80035a8:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 80035aa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80035ae:	684d      	ldr	r5, [r1, #4]
 80035b0:	432b      	orrs	r3, r5
 80035b2:	e7d0      	b.n	8003556 <HAL_TIMEx_MasterConfigSynchronization+0x2a>
  __HAL_LOCK(htim);
 80035b4:	2002      	movs	r0, #2
 80035b6:	4770      	bx	lr
 80035b8:	40012c00 	.word	0x40012c00

080035bc <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80035bc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d03f      	beq.n	8003644 <HAL_TIMEx_ConfigBreakDeadTime+0x88>
{
 80035c4:	b410      	push	{r4}
  __HAL_LOCK(htim);
 80035c6:	2301      	movs	r3, #1
 80035c8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80035cc:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80035ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035d2:	688a      	ldr	r2, [r1, #8]
 80035d4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80035d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035da:	684a      	ldr	r2, [r1, #4]
 80035dc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80035de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035e2:	680a      	ldr	r2, [r1, #0]
 80035e4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80035e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035ea:	690a      	ldr	r2, [r1, #16]
 80035ec:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80035ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80035f2:	694a      	ldr	r2, [r1, #20]
 80035f4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80035f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035fa:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 80035fc:	4313      	orrs	r3, r2
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80035fe:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8003602:	698a      	ldr	r2, [r1, #24]
 8003604:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003608:	6802      	ldr	r2, [r0, #0]
 800360a:	4c0f      	ldr	r4, [pc, #60]	; (8003648 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 800360c:	42a2      	cmp	r2, r4
 800360e:	d00b      	beq.n	8003628 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>
 8003610:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8003614:	42a2      	cmp	r2, r4
 8003616:	d007      	beq.n	8003628 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003618:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800361a:	2300      	movs	r3, #0
 800361c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003620:	4618      	mov	r0, r3
}
 8003622:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003626:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003628:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800362c:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 800362e:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003632:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003636:	69cc      	ldr	r4, [r1, #28]
 8003638:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800363a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800363e:	6a09      	ldr	r1, [r1, #32]
 8003640:	430b      	orrs	r3, r1
 8003642:	e7e9      	b.n	8003618 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>
  __HAL_LOCK(htim);
 8003644:	2002      	movs	r0, #2
 8003646:	4770      	bx	lr
 8003648:	40012c00 	.word	0x40012c00

0800364c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800364c:	4770      	bx	lr

0800364e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800364e:	4770      	bx	lr

08003650 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003650:	4770      	bx	lr

08003652 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003652:	6802      	ldr	r2, [r0, #0]
 8003654:	6813      	ldr	r3, [r2, #0]
 8003656:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800365a:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800365c:	6802      	ldr	r2, [r0, #0]
 800365e:	6893      	ldr	r3, [r2, #8]
 8003660:	f023 0301 	bic.w	r3, r3, #1
 8003664:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003666:	2320      	movs	r3, #32
 8003668:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800366a:	2300      	movs	r3, #0
 800366c:	6603      	str	r3, [r0, #96]	; 0x60
 800366e:	4770      	bx	lr

08003670 <UART_TxISR_8BIT>:
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003670:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8003672:	2b21      	cmp	r3, #33	; 0x21
 8003674:	d000      	beq.n	8003678 <UART_TxISR_8BIT+0x8>
 8003676:	4770      	bx	lr
  {
    if (huart->TxXferCount == 0U)
 8003678:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 800367c:	b29b      	uxth	r3, r3
 800367e:	b173      	cbz	r3, 800369e <UART_TxISR_8BIT+0x2e>
      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
    }
    else
    {
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003680:	6803      	ldr	r3, [r0, #0]
 8003682:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8003684:	7812      	ldrb	r2, [r2, #0]
 8003686:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8003688:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800368a:	3301      	adds	r3, #1
 800368c:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 800368e:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8003692:	b29b      	uxth	r3, r3
 8003694:	3b01      	subs	r3, #1
 8003696:	b29b      	uxth	r3, r3
 8003698:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    }
  }
}
 800369c:	e7eb      	b.n	8003676 <UART_TxISR_8BIT+0x6>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800369e:	6802      	ldr	r2, [r0, #0]
 80036a0:	6813      	ldr	r3, [r2, #0]
 80036a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036a6:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80036a8:	6802      	ldr	r2, [r0, #0]
 80036aa:	6813      	ldr	r3, [r2, #0]
 80036ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036b0:	6013      	str	r3, [r2, #0]
 80036b2:	4770      	bx	lr

080036b4 <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80036b4:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80036b6:	2b21      	cmp	r3, #33	; 0x21
 80036b8:	d000      	beq.n	80036bc <UART_TxISR_16BIT+0x8>
 80036ba:	4770      	bx	lr
  {
    if (huart->TxXferCount == 0U)
 80036bc:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	b183      	cbz	r3, 80036e6 <UART_TxISR_16BIT+0x32>
      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
    }
    else
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80036c4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80036c6:	6802      	ldr	r2, [r0, #0]
 80036c8:	881b      	ldrh	r3, [r3, #0]
 80036ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036ce:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80036d0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80036d2:	3302      	adds	r3, #2
 80036d4:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 80036d6:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 80036da:	b29b      	uxth	r3, r3
 80036dc:	3b01      	subs	r3, #1
 80036de:	b29b      	uxth	r3, r3
 80036e0:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
    }
  }
}
 80036e4:	e7e9      	b.n	80036ba <UART_TxISR_16BIT+0x6>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80036e6:	6802      	ldr	r2, [r0, #0]
 80036e8:	6813      	ldr	r3, [r2, #0]
 80036ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036ee:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80036f0:	6802      	ldr	r2, [r0, #0]
 80036f2:	6813      	ldr	r3, [r2, #0]
 80036f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036f8:	6013      	str	r3, [r2, #0]
 80036fa:	4770      	bx	lr

080036fc <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 80036fc:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80036fe:	2b20      	cmp	r3, #32
 8003700:	d001      	beq.n	8003706 <HAL_UART_Transmit_IT+0xa>
    return HAL_BUSY;
 8003702:	2002      	movs	r0, #2
 8003704:	4770      	bx	lr
    if ((pData == NULL) || (Size == 0U))
 8003706:	b339      	cbz	r1, 8003758 <HAL_UART_Transmit_IT+0x5c>
 8003708:	b342      	cbz	r2, 800375c <HAL_UART_Transmit_IT+0x60>
    __HAL_LOCK(huart);
 800370a:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 800370e:	2b01      	cmp	r3, #1
 8003710:	d026      	beq.n	8003760 <HAL_UART_Transmit_IT+0x64>
 8003712:	2301      	movs	r3, #1
 8003714:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->pTxBuffPtr  = pData;
 8003718:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800371a:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
    huart->TxXferCount = Size;
 800371e:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
    huart->TxISR       = NULL;
 8003722:	2300      	movs	r3, #0
 8003724:	6643      	str	r3, [r0, #100]	; 0x64
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003726:	67c3      	str	r3, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003728:	2321      	movs	r3, #33	; 0x21
 800372a:	6743      	str	r3, [r0, #116]	; 0x74
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800372c:	6883      	ldr	r3, [r0, #8]
 800372e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003732:	d00b      	beq.n	800374c <HAL_UART_Transmit_IT+0x50>
      huart->TxISR = UART_TxISR_8BIT;
 8003734:	4b0b      	ldr	r3, [pc, #44]	; (8003764 <HAL_UART_Transmit_IT+0x68>)
 8003736:	6643      	str	r3, [r0, #100]	; 0x64
    __HAL_UNLOCK(huart);
 8003738:	2300      	movs	r3, #0
 800373a:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800373e:	6801      	ldr	r1, [r0, #0]
 8003740:	680a      	ldr	r2, [r1, #0]
 8003742:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003746:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 8003748:	4618      	mov	r0, r3
 800374a:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800374c:	6903      	ldr	r3, [r0, #16]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d1f0      	bne.n	8003734 <HAL_UART_Transmit_IT+0x38>
      huart->TxISR = UART_TxISR_16BIT;
 8003752:	4b05      	ldr	r3, [pc, #20]	; (8003768 <HAL_UART_Transmit_IT+0x6c>)
 8003754:	6643      	str	r3, [r0, #100]	; 0x64
 8003756:	e7ef      	b.n	8003738 <HAL_UART_Transmit_IT+0x3c>
      return HAL_ERROR;
 8003758:	2001      	movs	r0, #1
 800375a:	4770      	bx	lr
 800375c:	2001      	movs	r0, #1
 800375e:	4770      	bx	lr
    __HAL_LOCK(huart);
 8003760:	2002      	movs	r0, #2
}
 8003762:	4770      	bx	lr
 8003764:	08003671 	.word	0x08003671
 8003768:	080036b5 	.word	0x080036b5

0800376c <HAL_UART_TxCpltCallback>:
{
 800376c:	4770      	bx	lr

0800376e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800376e:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003770:	6801      	ldr	r1, [r0, #0]
 8003772:	680a      	ldr	r2, [r1, #0]
 8003774:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003778:	600a      	str	r2, [r1, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800377a:	2220      	movs	r2, #32
 800377c:	6742      	str	r2, [r0, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800377e:	2200      	movs	r2, #0
 8003780:	6642      	str	r2, [r0, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003782:	f7ff fff3 	bl	800376c <HAL_UART_TxCpltCallback>
 8003786:	bd08      	pop	{r3, pc}

08003788 <HAL_UART_ErrorCallback>:
{
 8003788:	4770      	bx	lr
	...

0800378c <HAL_UART_IRQHandler>:
{
 800378c:	b538      	push	{r3, r4, r5, lr}
 800378e:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003790:	6801      	ldr	r1, [r0, #0]
 8003792:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003794:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003796:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003798:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 800379c:	401a      	ands	r2, r3
 800379e:	d10c      	bne.n	80037ba <HAL_UART_IRQHandler+0x2e>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80037a0:	f013 0f20 	tst.w	r3, #32
 80037a4:	d009      	beq.n	80037ba <HAL_UART_IRQHandler+0x2e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80037a6:	f010 0f20 	tst.w	r0, #32
 80037aa:	d006      	beq.n	80037ba <HAL_UART_IRQHandler+0x2e>
      if (huart->RxISR != NULL)
 80037ac:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f000 80a1 	beq.w	80038f6 <HAL_UART_IRQHandler+0x16a>
        huart->RxISR(huart);
 80037b4:	4620      	mov	r0, r4
 80037b6:	4798      	blx	r3
 80037b8:	bd38      	pop	{r3, r4, r5, pc}
  if ((errorflags != 0U)
 80037ba:	2a00      	cmp	r2, #0
 80037bc:	d07d      	beq.n	80038ba <HAL_UART_IRQHandler+0x12e>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80037be:	f015 0201 	ands.w	r2, r5, #1
 80037c2:	d102      	bne.n	80037ca <HAL_UART_IRQHandler+0x3e>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80037c4:	f410 7f90 	tst.w	r0, #288	; 0x120
 80037c8:	d077      	beq.n	80038ba <HAL_UART_IRQHandler+0x12e>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80037ca:	f013 0f01 	tst.w	r3, #1
 80037ce:	d007      	beq.n	80037e0 <HAL_UART_IRQHandler+0x54>
 80037d0:	f410 7f80 	tst.w	r0, #256	; 0x100
 80037d4:	d004      	beq.n	80037e0 <HAL_UART_IRQHandler+0x54>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80037d6:	2501      	movs	r5, #1
 80037d8:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80037da:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80037dc:	4329      	orrs	r1, r5
 80037de:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80037e0:	f013 0f02 	tst.w	r3, #2
 80037e4:	d007      	beq.n	80037f6 <HAL_UART_IRQHandler+0x6a>
 80037e6:	b132      	cbz	r2, 80037f6 <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80037e8:	6821      	ldr	r1, [r4, #0]
 80037ea:	2502      	movs	r5, #2
 80037ec:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80037ee:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80037f0:	f041 0104 	orr.w	r1, r1, #4
 80037f4:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80037f6:	f013 0f04 	tst.w	r3, #4
 80037fa:	d007      	beq.n	800380c <HAL_UART_IRQHandler+0x80>
 80037fc:	b132      	cbz	r2, 800380c <HAL_UART_IRQHandler+0x80>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80037fe:	6821      	ldr	r1, [r4, #0]
 8003800:	2504      	movs	r5, #4
 8003802:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003804:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8003806:	f041 0102 	orr.w	r1, r1, #2
 800380a:	67e1      	str	r1, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 800380c:	f013 0f08 	tst.w	r3, #8
 8003810:	d009      	beq.n	8003826 <HAL_UART_IRQHandler+0x9a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003812:	f010 0f20 	tst.w	r0, #32
 8003816:	d100      	bne.n	800381a <HAL_UART_IRQHandler+0x8e>
 8003818:	b12a      	cbz	r2, 8003826 <HAL_UART_IRQHandler+0x9a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800381a:	6822      	ldr	r2, [r4, #0]
 800381c:	2108      	movs	r1, #8
 800381e:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003820:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8003822:	430a      	orrs	r2, r1
 8003824:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003826:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800382a:	d00a      	beq.n	8003842 <HAL_UART_IRQHandler+0xb6>
 800382c:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8003830:	d007      	beq.n	8003842 <HAL_UART_IRQHandler+0xb6>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003832:	6822      	ldr	r2, [r4, #0]
 8003834:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003838:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800383a:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 800383c:	f042 0220 	orr.w	r2, r2, #32
 8003840:	67e2      	str	r2, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003842:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8003844:	2a00      	cmp	r2, #0
 8003846:	d056      	beq.n	80038f6 <HAL_UART_IRQHandler+0x16a>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003848:	f013 0f20 	tst.w	r3, #32
 800384c:	d006      	beq.n	800385c <HAL_UART_IRQHandler+0xd0>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800384e:	f010 0f20 	tst.w	r0, #32
 8003852:	d003      	beq.n	800385c <HAL_UART_IRQHandler+0xd0>
        if (huart->RxISR != NULL)
 8003854:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003856:	b10b      	cbz	r3, 800385c <HAL_UART_IRQHandler+0xd0>
          huart->RxISR(huart);
 8003858:	4620      	mov	r0, r4
 800385a:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 800385c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800385e:	6823      	ldr	r3, [r4, #0]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003866:	d102      	bne.n	800386e <HAL_UART_IRQHandler+0xe2>
 8003868:	f012 0f28 	tst.w	r2, #40	; 0x28
 800386c:	d01f      	beq.n	80038ae <HAL_UART_IRQHandler+0x122>
        UART_EndRxTransfer(huart);
 800386e:	4620      	mov	r0, r4
 8003870:	f7ff feef 	bl	8003652 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003874:	6823      	ldr	r3, [r4, #0]
 8003876:	689a      	ldr	r2, [r3, #8]
 8003878:	f012 0f40 	tst.w	r2, #64	; 0x40
 800387c:	d013      	beq.n	80038a6 <HAL_UART_IRQHandler+0x11a>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800387e:	689a      	ldr	r2, [r3, #8]
 8003880:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003884:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 8003886:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8003888:	b14b      	cbz	r3, 800389e <HAL_UART_IRQHandler+0x112>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800388a:	4a1d      	ldr	r2, [pc, #116]	; (8003900 <HAL_UART_IRQHandler+0x174>)
 800388c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800388e:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8003890:	f7fe fa3c 	bl	8001d0c <HAL_DMA_Abort_IT>
 8003894:	b378      	cbz	r0, 80038f6 <HAL_UART_IRQHandler+0x16a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003896:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8003898:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800389a:	4798      	blx	r3
 800389c:	bd38      	pop	{r3, r4, r5, pc}
            HAL_UART_ErrorCallback(huart);
 800389e:	4620      	mov	r0, r4
 80038a0:	f7ff ff72 	bl	8003788 <HAL_UART_ErrorCallback>
 80038a4:	bd38      	pop	{r3, r4, r5, pc}
          HAL_UART_ErrorCallback(huart);
 80038a6:	4620      	mov	r0, r4
 80038a8:	f7ff ff6e 	bl	8003788 <HAL_UART_ErrorCallback>
 80038ac:	bd38      	pop	{r3, r4, r5, pc}
        HAL_UART_ErrorCallback(huart);
 80038ae:	4620      	mov	r0, r4
 80038b0:	f7ff ff6a 	bl	8003788 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038b4:	2300      	movs	r3, #0
 80038b6:	67e3      	str	r3, [r4, #124]	; 0x7c
 80038b8:	bd38      	pop	{r3, r4, r5, pc}
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80038ba:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80038be:	d002      	beq.n	80038c6 <HAL_UART_IRQHandler+0x13a>
 80038c0:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 80038c4:	d10a      	bne.n	80038dc <HAL_UART_IRQHandler+0x150>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80038c6:	f013 0f80 	tst.w	r3, #128	; 0x80
 80038ca:	d00e      	beq.n	80038ea <HAL_UART_IRQHandler+0x15e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80038cc:	f010 0f80 	tst.w	r0, #128	; 0x80
 80038d0:	d00b      	beq.n	80038ea <HAL_UART_IRQHandler+0x15e>
    if (huart->TxISR != NULL)
 80038d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80038d4:	b17b      	cbz	r3, 80038f6 <HAL_UART_IRQHandler+0x16a>
      huart->TxISR(huart);
 80038d6:	4620      	mov	r0, r4
 80038d8:	4798      	blx	r3
 80038da:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80038dc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80038e0:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80038e2:	4620      	mov	r0, r4
 80038e4:	f000 fa91 	bl	8003e0a <HAL_UARTEx_WakeupCallback>
    return;
 80038e8:	bd38      	pop	{r3, r4, r5, pc}
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80038ea:	f013 0f40 	tst.w	r3, #64	; 0x40
 80038ee:	d002      	beq.n	80038f6 <HAL_UART_IRQHandler+0x16a>
 80038f0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80038f4:	d100      	bne.n	80038f8 <HAL_UART_IRQHandler+0x16c>
 80038f6:	bd38      	pop	{r3, r4, r5, pc}
    UART_EndTransmit_IT(huart);
 80038f8:	4620      	mov	r0, r4
 80038fa:	f7ff ff38 	bl	800376e <UART_EndTransmit_IT>
    return;
 80038fe:	e7fa      	b.n	80038f6 <HAL_UART_IRQHandler+0x16a>
 8003900:	08003905 	.word	0x08003905

08003904 <UART_DMAAbortOnError>:
{
 8003904:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003906:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8003908:	2300      	movs	r3, #0
 800390a:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800390e:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8003912:	f7ff ff39 	bl	8003788 <HAL_UART_ErrorCallback>
 8003916:	bd08      	pop	{r3, pc}

08003918 <UART_SetConfig>:
{
 8003918:	b510      	push	{r4, lr}
 800391a:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800391c:	6883      	ldr	r3, [r0, #8]
 800391e:	6902      	ldr	r2, [r0, #16]
 8003920:	4313      	orrs	r3, r2
 8003922:	6942      	ldr	r2, [r0, #20]
 8003924:	4313      	orrs	r3, r2
 8003926:	69c2      	ldr	r2, [r0, #28]
 8003928:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800392a:	6801      	ldr	r1, [r0, #0]
 800392c:	680a      	ldr	r2, [r1, #0]
 800392e:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
 8003932:	f022 020c 	bic.w	r2, r2, #12
 8003936:	4313      	orrs	r3, r2
 8003938:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800393a:	6802      	ldr	r2, [r0, #0]
 800393c:	6853      	ldr	r3, [r2, #4]
 800393e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003942:	68c1      	ldr	r1, [r0, #12]
 8003944:	430b      	orrs	r3, r1
 8003946:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003948:	6983      	ldr	r3, [r0, #24]
  tmpreg |= huart->Init.OneBitSampling;
 800394a:	6a02      	ldr	r2, [r0, #32]
 800394c:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800394e:	6801      	ldr	r1, [r0, #0]
 8003950:	688a      	ldr	r2, [r1, #8]
 8003952:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8003956:	4313      	orrs	r3, r2
 8003958:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800395a:	6803      	ldr	r3, [r0, #0]
 800395c:	4a96      	ldr	r2, [pc, #600]	; (8003bb8 <UART_SetConfig+0x2a0>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d01f      	beq.n	80039a2 <UART_SetConfig+0x8a>
 8003962:	4a96      	ldr	r2, [pc, #600]	; (8003bbc <UART_SetConfig+0x2a4>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d02e      	beq.n	80039c6 <UART_SetConfig+0xae>
 8003968:	4a95      	ldr	r2, [pc, #596]	; (8003bc0 <UART_SetConfig+0x2a8>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d044      	beq.n	80039f8 <UART_SetConfig+0xe0>
 800396e:	4a95      	ldr	r2, [pc, #596]	; (8003bc4 <UART_SetConfig+0x2ac>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d05a      	beq.n	8003a2a <UART_SetConfig+0x112>
 8003974:	4a94      	ldr	r2, [pc, #592]	; (8003bc8 <UART_SetConfig+0x2b0>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d070      	beq.n	8003a5c <UART_SetConfig+0x144>
 800397a:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800397c:	69e2      	ldr	r2, [r4, #28]
 800397e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003982:	f000 8086 	beq.w	8003a92 <UART_SetConfig+0x17a>
    switch (clocksource)
 8003986:	2b08      	cmp	r3, #8
 8003988:	f200 810f 	bhi.w	8003baa <UART_SetConfig+0x292>
 800398c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003990:	00e500d0 	.word	0x00e500d0
 8003994:	010d00ef 	.word	0x010d00ef
 8003998:	010d00fa 	.word	0x010d00fa
 800399c:	010d010d 	.word	0x010d010d
 80039a0:	0104      	.short	0x0104
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039a2:	4b8a      	ldr	r3, [pc, #552]	; (8003bcc <UART_SetConfig+0x2b4>)
 80039a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a6:	f003 0303 	and.w	r3, r3, #3
 80039aa:	2b03      	cmp	r3, #3
 80039ac:	d809      	bhi.n	80039c2 <UART_SetConfig+0xaa>
 80039ae:	e8df f003 	tbb	[pc, r3]
 80039b2:	0402      	.short	0x0402
 80039b4:	6e06      	.short	0x6e06
 80039b6:	2301      	movs	r3, #1
 80039b8:	e7e0      	b.n	800397c <UART_SetConfig+0x64>
 80039ba:	2304      	movs	r3, #4
 80039bc:	e7de      	b.n	800397c <UART_SetConfig+0x64>
 80039be:	2308      	movs	r3, #8
 80039c0:	e7dc      	b.n	800397c <UART_SetConfig+0x64>
 80039c2:	2310      	movs	r3, #16
 80039c4:	e7da      	b.n	800397c <UART_SetConfig+0x64>
 80039c6:	4b81      	ldr	r3, [pc, #516]	; (8003bcc <UART_SetConfig+0x2b4>)
 80039c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039d2:	d00b      	beq.n	80039ec <UART_SetConfig+0xd4>
 80039d4:	d907      	bls.n	80039e6 <UART_SetConfig+0xce>
 80039d6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80039da:	d009      	beq.n	80039f0 <UART_SetConfig+0xd8>
 80039dc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80039e0:	d108      	bne.n	80039f4 <UART_SetConfig+0xdc>
 80039e2:	2302      	movs	r3, #2
 80039e4:	e7ca      	b.n	800397c <UART_SetConfig+0x64>
 80039e6:	b92b      	cbnz	r3, 80039f4 <UART_SetConfig+0xdc>
 80039e8:	2300      	movs	r3, #0
 80039ea:	e7c7      	b.n	800397c <UART_SetConfig+0x64>
 80039ec:	2304      	movs	r3, #4
 80039ee:	e7c5      	b.n	800397c <UART_SetConfig+0x64>
 80039f0:	2308      	movs	r3, #8
 80039f2:	e7c3      	b.n	800397c <UART_SetConfig+0x64>
 80039f4:	2310      	movs	r3, #16
 80039f6:	e7c1      	b.n	800397c <UART_SetConfig+0x64>
 80039f8:	4b74      	ldr	r3, [pc, #464]	; (8003bcc <UART_SetConfig+0x2b4>)
 80039fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003a00:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003a04:	d00b      	beq.n	8003a1e <UART_SetConfig+0x106>
 8003a06:	d907      	bls.n	8003a18 <UART_SetConfig+0x100>
 8003a08:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003a0c:	d009      	beq.n	8003a22 <UART_SetConfig+0x10a>
 8003a0e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003a12:	d108      	bne.n	8003a26 <UART_SetConfig+0x10e>
 8003a14:	2302      	movs	r3, #2
 8003a16:	e7b1      	b.n	800397c <UART_SetConfig+0x64>
 8003a18:	b92b      	cbnz	r3, 8003a26 <UART_SetConfig+0x10e>
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	e7ae      	b.n	800397c <UART_SetConfig+0x64>
 8003a1e:	2304      	movs	r3, #4
 8003a20:	e7ac      	b.n	800397c <UART_SetConfig+0x64>
 8003a22:	2308      	movs	r3, #8
 8003a24:	e7aa      	b.n	800397c <UART_SetConfig+0x64>
 8003a26:	2310      	movs	r3, #16
 8003a28:	e7a8      	b.n	800397c <UART_SetConfig+0x64>
 8003a2a:	4b68      	ldr	r3, [pc, #416]	; (8003bcc <UART_SetConfig+0x2b4>)
 8003a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a2e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003a32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a36:	d00b      	beq.n	8003a50 <UART_SetConfig+0x138>
 8003a38:	d907      	bls.n	8003a4a <UART_SetConfig+0x132>
 8003a3a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003a3e:	d009      	beq.n	8003a54 <UART_SetConfig+0x13c>
 8003a40:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003a44:	d108      	bne.n	8003a58 <UART_SetConfig+0x140>
 8003a46:	2302      	movs	r3, #2
 8003a48:	e798      	b.n	800397c <UART_SetConfig+0x64>
 8003a4a:	b92b      	cbnz	r3, 8003a58 <UART_SetConfig+0x140>
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	e795      	b.n	800397c <UART_SetConfig+0x64>
 8003a50:	2304      	movs	r3, #4
 8003a52:	e793      	b.n	800397c <UART_SetConfig+0x64>
 8003a54:	2308      	movs	r3, #8
 8003a56:	e791      	b.n	800397c <UART_SetConfig+0x64>
 8003a58:	2310      	movs	r3, #16
 8003a5a:	e78f      	b.n	800397c <UART_SetConfig+0x64>
 8003a5c:	4b5b      	ldr	r3, [pc, #364]	; (8003bcc <UART_SetConfig+0x2b4>)
 8003a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a60:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003a64:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a68:	d00b      	beq.n	8003a82 <UART_SetConfig+0x16a>
 8003a6a:	d907      	bls.n	8003a7c <UART_SetConfig+0x164>
 8003a6c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003a70:	d009      	beq.n	8003a86 <UART_SetConfig+0x16e>
 8003a72:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003a76:	d108      	bne.n	8003a8a <UART_SetConfig+0x172>
 8003a78:	2302      	movs	r3, #2
 8003a7a:	e77f      	b.n	800397c <UART_SetConfig+0x64>
 8003a7c:	b92b      	cbnz	r3, 8003a8a <UART_SetConfig+0x172>
 8003a7e:	2300      	movs	r3, #0
 8003a80:	e77c      	b.n	800397c <UART_SetConfig+0x64>
 8003a82:	2304      	movs	r3, #4
 8003a84:	e77a      	b.n	800397c <UART_SetConfig+0x64>
 8003a86:	2308      	movs	r3, #8
 8003a88:	e778      	b.n	800397c <UART_SetConfig+0x64>
 8003a8a:	2310      	movs	r3, #16
 8003a8c:	e776      	b.n	800397c <UART_SetConfig+0x64>
 8003a8e:	2302      	movs	r3, #2
 8003a90:	e774      	b.n	800397c <UART_SetConfig+0x64>
    switch (clocksource)
 8003a92:	2b08      	cmp	r3, #8
 8003a94:	d849      	bhi.n	8003b2a <UART_SetConfig+0x212>
 8003a96:	e8df f003 	tbb	[pc, r3]
 8003a9a:	1e05      	.short	0x1e05
 8003a9c:	48344829 	.word	0x48344829
 8003aa0:	4848      	.short	0x4848
 8003aa2:	3f          	.byte	0x3f
 8003aa3:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 8003aa4:	f7fe feb6 	bl	8002814 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003aa8:	6862      	ldr	r2, [r4, #4]
 8003aaa:	0853      	lsrs	r3, r2, #1
 8003aac:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003ab0:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ab4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ab6:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ab8:	f1a3 0110 	sub.w	r1, r3, #16
 8003abc:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8003ac0:	4291      	cmp	r1, r2
 8003ac2:	d875      	bhi.n	8003bb0 <UART_SetConfig+0x298>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ac4:	b29a      	uxth	r2, r3
 8003ac6:	f022 020f 	bic.w	r2, r2, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003aca:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8003ace:	4313      	orrs	r3, r2
      huart->Instance->BRR = brrtemp;
 8003ad0:	6822      	ldr	r2, [r4, #0]
 8003ad2:	60d3      	str	r3, [r2, #12]
 8003ad4:	e03d      	b.n	8003b52 <UART_SetConfig+0x23a>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ad6:	f7fe feb3 	bl	8002840 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003ada:	6862      	ldr	r2, [r4, #4]
 8003adc:	0853      	lsrs	r3, r2, #1
 8003ade:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003ae2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ae6:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ae8:	2000      	movs	r0, #0
        break;
 8003aea:	e7e5      	b.n	8003ab8 <UART_SetConfig+0x1a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003aec:	6862      	ldr	r2, [r4, #4]
 8003aee:	0853      	lsrs	r3, r2, #1
 8003af0:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003af4:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003af8:	fbb3 f3f2 	udiv	r3, r3, r2
 8003afc:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003afe:	2000      	movs	r0, #0
        break;
 8003b00:	e7da      	b.n	8003ab8 <UART_SetConfig+0x1a0>
        pclk = HAL_RCC_GetSysClockFreq();
 8003b02:	f7fe fd77 	bl	80025f4 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003b06:	6862      	ldr	r2, [r4, #4]
 8003b08:	0853      	lsrs	r3, r2, #1
 8003b0a:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003b0e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b12:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b14:	2000      	movs	r0, #0
        break;
 8003b16:	e7cf      	b.n	8003ab8 <UART_SetConfig+0x1a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003b18:	6862      	ldr	r2, [r4, #4]
 8003b1a:	0853      	lsrs	r3, r2, #1
 8003b1c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003b20:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b24:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b26:	2000      	movs	r0, #0
        break;
 8003b28:	e7c6      	b.n	8003ab8 <UART_SetConfig+0x1a0>
        ret = HAL_ERROR;
 8003b2a:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	e7c3      	b.n	8003ab8 <UART_SetConfig+0x1a0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b30:	f7fe fe70 	bl	8002814 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b34:	6862      	ldr	r2, [r4, #4]
 8003b36:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003b3a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b3e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b40:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b42:	f1a3 0110 	sub.w	r1, r3, #16
 8003b46:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8003b4a:	4291      	cmp	r1, r2
 8003b4c:	d832      	bhi.n	8003bb4 <UART_SetConfig+0x29c>
      huart->Instance->BRR = usartdiv;
 8003b4e:	6822      	ldr	r2, [r4, #0]
 8003b50:	60d3      	str	r3, [r2, #12]
  huart->RxISR = NULL;
 8003b52:	2300      	movs	r3, #0
 8003b54:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003b56:	6663      	str	r3, [r4, #100]	; 0x64
}
 8003b58:	bd10      	pop	{r4, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b5a:	f7fe fe71 	bl	8002840 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b5e:	6862      	ldr	r2, [r4, #4]
 8003b60:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003b64:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b68:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b6a:	2000      	movs	r0, #0
        break;
 8003b6c:	e7e9      	b.n	8003b42 <UART_SetConfig+0x22a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003b6e:	6862      	ldr	r2, [r4, #4]
 8003b70:	0853      	lsrs	r3, r2, #1
 8003b72:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8003b76:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8003b7a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b7e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b80:	2000      	movs	r0, #0
        break;
 8003b82:	e7de      	b.n	8003b42 <UART_SetConfig+0x22a>
        pclk = HAL_RCC_GetSysClockFreq();
 8003b84:	f7fe fd36 	bl	80025f4 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003b88:	6862      	ldr	r2, [r4, #4]
 8003b8a:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003b8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b92:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b94:	2000      	movs	r0, #0
        break;
 8003b96:	e7d4      	b.n	8003b42 <UART_SetConfig+0x22a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003b98:	6862      	ldr	r2, [r4, #4]
 8003b9a:	0853      	lsrs	r3, r2, #1
 8003b9c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003ba0:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ba4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ba6:	2000      	movs	r0, #0
        break;
 8003ba8:	e7cb      	b.n	8003b42 <UART_SetConfig+0x22a>
        ret = HAL_ERROR;
 8003baa:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003bac:	2300      	movs	r3, #0
 8003bae:	e7c8      	b.n	8003b42 <UART_SetConfig+0x22a>
      ret = HAL_ERROR;
 8003bb0:	2001      	movs	r0, #1
 8003bb2:	e7ce      	b.n	8003b52 <UART_SetConfig+0x23a>
      ret = HAL_ERROR;
 8003bb4:	2001      	movs	r0, #1
 8003bb6:	e7cc      	b.n	8003b52 <UART_SetConfig+0x23a>
 8003bb8:	40013800 	.word	0x40013800
 8003bbc:	40004400 	.word	0x40004400
 8003bc0:	40004800 	.word	0x40004800
 8003bc4:	40004c00 	.word	0x40004c00
 8003bc8:	40005000 	.word	0x40005000
 8003bcc:	40021000 	.word	0x40021000

08003bd0 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003bd0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003bd2:	f013 0f01 	tst.w	r3, #1
 8003bd6:	d006      	beq.n	8003be6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003bd8:	6802      	ldr	r2, [r0, #0]
 8003bda:	6853      	ldr	r3, [r2, #4]
 8003bdc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003be0:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8003be2:	430b      	orrs	r3, r1
 8003be4:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003be6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003be8:	f013 0f02 	tst.w	r3, #2
 8003bec:	d006      	beq.n	8003bfc <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003bee:	6802      	ldr	r2, [r0, #0]
 8003bf0:	6853      	ldr	r3, [r2, #4]
 8003bf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bf6:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8003bf8:	430b      	orrs	r3, r1
 8003bfa:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003bfc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003bfe:	f013 0f04 	tst.w	r3, #4
 8003c02:	d006      	beq.n	8003c12 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c04:	6802      	ldr	r2, [r0, #0]
 8003c06:	6853      	ldr	r3, [r2, #4]
 8003c08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c0c:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8003c0e:	430b      	orrs	r3, r1
 8003c10:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c12:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003c14:	f013 0f08 	tst.w	r3, #8
 8003c18:	d006      	beq.n	8003c28 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c1a:	6802      	ldr	r2, [r0, #0]
 8003c1c:	6853      	ldr	r3, [r2, #4]
 8003c1e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003c22:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8003c24:	430b      	orrs	r3, r1
 8003c26:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c28:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003c2a:	f013 0f10 	tst.w	r3, #16
 8003c2e:	d006      	beq.n	8003c3e <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c30:	6802      	ldr	r2, [r0, #0]
 8003c32:	6893      	ldr	r3, [r2, #8]
 8003c34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c38:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8003c3a:	430b      	orrs	r3, r1
 8003c3c:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c3e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003c40:	f013 0f20 	tst.w	r3, #32
 8003c44:	d006      	beq.n	8003c54 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c46:	6802      	ldr	r2, [r0, #0]
 8003c48:	6893      	ldr	r3, [r2, #8]
 8003c4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c4e:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8003c50:	430b      	orrs	r3, r1
 8003c52:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c54:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003c56:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003c5a:	d00a      	beq.n	8003c72 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c5c:	6802      	ldr	r2, [r0, #0]
 8003c5e:	6853      	ldr	r3, [r2, #4]
 8003c60:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003c64:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003c66:	430b      	orrs	r3, r1
 8003c68:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c6a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003c6c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c70:	d00b      	beq.n	8003c8a <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c72:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003c74:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003c78:	d006      	beq.n	8003c88 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c7a:	6802      	ldr	r2, [r0, #0]
 8003c7c:	6853      	ldr	r3, [r2, #4]
 8003c7e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003c82:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003c84:	430b      	orrs	r3, r1
 8003c86:	6053      	str	r3, [r2, #4]
 8003c88:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c8a:	6802      	ldr	r2, [r0, #0]
 8003c8c:	6853      	ldr	r3, [r2, #4]
 8003c8e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003c92:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8003c94:	430b      	orrs	r3, r1
 8003c96:	6053      	str	r3, [r2, #4]
 8003c98:	e7eb      	b.n	8003c72 <UART_AdvFeatureConfig+0xa2>

08003c9a <UART_WaitOnFlagUntilTimeout>:
{
 8003c9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c9e:	4604      	mov	r4, r0
 8003ca0:	460f      	mov	r7, r1
 8003ca2:	4616      	mov	r6, r2
 8003ca4:	4698      	mov	r8, r3
 8003ca6:	9d06      	ldr	r5, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ca8:	6823      	ldr	r3, [r4, #0]
 8003caa:	69db      	ldr	r3, [r3, #28]
 8003cac:	ea37 0303 	bics.w	r3, r7, r3
 8003cb0:	bf0c      	ite	eq
 8003cb2:	2301      	moveq	r3, #1
 8003cb4:	2300      	movne	r3, #0
 8003cb6:	42b3      	cmp	r3, r6
 8003cb8:	d13c      	bne.n	8003d34 <UART_WaitOnFlagUntilTimeout+0x9a>
    if (Timeout != HAL_MAX_DELAY)
 8003cba:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003cbe:	d0f3      	beq.n	8003ca8 <UART_WaitOnFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cc0:	f7fd fc08 	bl	80014d4 <HAL_GetTick>
 8003cc4:	eba0 0008 	sub.w	r0, r0, r8
 8003cc8:	4285      	cmp	r5, r0
 8003cca:	d320      	bcc.n	8003d0e <UART_WaitOnFlagUntilTimeout+0x74>
 8003ccc:	b1fd      	cbz	r5, 8003d0e <UART_WaitOnFlagUntilTimeout+0x74>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003cce:	6823      	ldr	r3, [r4, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	f012 0f04 	tst.w	r2, #4
 8003cd6:	d0e7      	beq.n	8003ca8 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003cd8:	69da      	ldr	r2, [r3, #28]
 8003cda:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8003cde:	d0e3      	beq.n	8003ca8 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ce0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ce4:	621a      	str	r2, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ce6:	6822      	ldr	r2, [r4, #0]
 8003ce8:	6813      	ldr	r3, [r2, #0]
 8003cea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003cee:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cf0:	6822      	ldr	r2, [r4, #0]
 8003cf2:	6893      	ldr	r3, [r2, #8]
 8003cf4:	f023 0301 	bic.w	r3, r3, #1
 8003cf8:	6093      	str	r3, [r2, #8]
          huart->gState = HAL_UART_STATE_READY;
 8003cfa:	2320      	movs	r3, #32
 8003cfc:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003cfe:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d00:	67e3      	str	r3, [r4, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 8003d02:	2300      	movs	r3, #0
 8003d04:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
          return HAL_TIMEOUT;
 8003d08:	2003      	movs	r0, #3
 8003d0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d0e:	6822      	ldr	r2, [r4, #0]
 8003d10:	6813      	ldr	r3, [r2, #0]
 8003d12:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d16:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d18:	6822      	ldr	r2, [r4, #0]
 8003d1a:	6893      	ldr	r3, [r2, #8]
 8003d1c:	f023 0301 	bic.w	r3, r3, #1
 8003d20:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003d22:	2320      	movs	r3, #32
 8003d24:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003d26:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8003d28:	2300      	movs	r3, #0
 8003d2a:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
        return HAL_TIMEOUT;
 8003d2e:	2003      	movs	r0, #3
 8003d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 8003d34:	2000      	movs	r0, #0
}
 8003d36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003d3a <UART_CheckIdleState>:
{
 8003d3a:	b530      	push	{r4, r5, lr}
 8003d3c:	b083      	sub	sp, #12
 8003d3e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d40:	2300      	movs	r3, #0
 8003d42:	67c3      	str	r3, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8003d44:	f7fd fbc6 	bl	80014d4 <HAL_GetTick>
 8003d48:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d4a:	6823      	ldr	r3, [r4, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f013 0f08 	tst.w	r3, #8
 8003d52:	d10c      	bne.n	8003d6e <UART_CheckIdleState+0x34>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d54:	6823      	ldr	r3, [r4, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f013 0f04 	tst.w	r3, #4
 8003d5c:	d115      	bne.n	8003d8a <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 8003d5e:	2320      	movs	r3, #32
 8003d60:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003d62:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8003d64:	2000      	movs	r0, #0
 8003d66:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 8003d6a:	b003      	add	sp, #12
 8003d6c:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d6e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d72:	9300      	str	r3, [sp, #0]
 8003d74:	4603      	mov	r3, r0
 8003d76:	2200      	movs	r2, #0
 8003d78:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003d7c:	4620      	mov	r0, r4
 8003d7e:	f7ff ff8c 	bl	8003c9a <UART_WaitOnFlagUntilTimeout>
 8003d82:	2800      	cmp	r0, #0
 8003d84:	d0e6      	beq.n	8003d54 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8003d86:	2003      	movs	r0, #3
 8003d88:	e7ef      	b.n	8003d6a <UART_CheckIdleState+0x30>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d8a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d8e:	9300      	str	r3, [sp, #0]
 8003d90:	462b      	mov	r3, r5
 8003d92:	2200      	movs	r2, #0
 8003d94:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003d98:	4620      	mov	r0, r4
 8003d9a:	f7ff ff7e 	bl	8003c9a <UART_WaitOnFlagUntilTimeout>
 8003d9e:	2800      	cmp	r0, #0
 8003da0:	d0dd      	beq.n	8003d5e <UART_CheckIdleState+0x24>
      return HAL_TIMEOUT;
 8003da2:	2003      	movs	r0, #3
 8003da4:	e7e1      	b.n	8003d6a <UART_CheckIdleState+0x30>

08003da6 <HAL_UART_Init>:
  if (huart == NULL)
 8003da6:	b368      	cbz	r0, 8003e04 <HAL_UART_Init+0x5e>
{
 8003da8:	b510      	push	{r4, lr}
 8003daa:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003dac:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8003dae:	b303      	cbz	r3, 8003df2 <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8003db0:	2324      	movs	r3, #36	; 0x24
 8003db2:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8003db4:	6822      	ldr	r2, [r4, #0]
 8003db6:	6813      	ldr	r3, [r2, #0]
 8003db8:	f023 0301 	bic.w	r3, r3, #1
 8003dbc:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003dbe:	4620      	mov	r0, r4
 8003dc0:	f7ff fdaa 	bl	8003918 <UART_SetConfig>
 8003dc4:	2801      	cmp	r0, #1
 8003dc6:	d01f      	beq.n	8003e08 <HAL_UART_Init+0x62>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003dc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003dca:	b9bb      	cbnz	r3, 8003dfc <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dcc:	6822      	ldr	r2, [r4, #0]
 8003dce:	6853      	ldr	r3, [r2, #4]
 8003dd0:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003dd4:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dd6:	6822      	ldr	r2, [r4, #0]
 8003dd8:	6893      	ldr	r3, [r2, #8]
 8003dda:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8003dde:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8003de0:	6822      	ldr	r2, [r4, #0]
 8003de2:	6813      	ldr	r3, [r2, #0]
 8003de4:	f043 0301 	orr.w	r3, r3, #1
 8003de8:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8003dea:	4620      	mov	r0, r4
 8003dec:	f7ff ffa5 	bl	8003d3a <UART_CheckIdleState>
 8003df0:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003df2:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8003df6:	f002 faed 	bl	80063d4 <HAL_UART_MspInit>
 8003dfa:	e7d9      	b.n	8003db0 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 8003dfc:	4620      	mov	r0, r4
 8003dfe:	f7ff fee7 	bl	8003bd0 <UART_AdvFeatureConfig>
 8003e02:	e7e3      	b.n	8003dcc <HAL_UART_Init+0x26>
    return HAL_ERROR;
 8003e04:	2001      	movs	r0, #1
 8003e06:	4770      	bx	lr
}
 8003e08:	bd10      	pop	{r4, pc}

08003e0a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003e0a:	4770      	bx	lr

08003e0c <makeFreeRtosPriority>:
/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
  
  if (priority != osPriorityError) {
 8003e0c:	2884      	cmp	r0, #132	; 0x84
 8003e0e:	d001      	beq.n	8003e14 <makeFreeRtosPriority+0x8>
    fpriority += (priority - osPriorityIdle);
 8003e10:	3003      	adds	r0, #3
 8003e12:	4770      	bx	lr
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003e14:	2000      	movs	r0, #0
  }
  
  return fpriority;
}
 8003e16:	4770      	bx	lr

08003e18 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003e18:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8003e1a:	f001 f803 	bl	8004e24 <vTaskStartScheduler>
  
  return osOK;
}
 8003e1e:	2000      	movs	r0, #0
 8003e20:	bd08      	pop	{r3, pc}

08003e22 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003e22:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003e26:	b087      	sub	sp, #28
 8003e28:	4604      	mov	r4, r0
 8003e2a:	460f      	mov	r7, r1
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003e2c:	6945      	ldr	r5, [r0, #20]
 8003e2e:	b1bd      	cbz	r5, 8003e60 <osThreadCreate+0x3e>
 8003e30:	6986      	ldr	r6, [r0, #24]
 8003e32:	b1ae      	cbz	r6, 8003e60 <osThreadCreate+0x3e>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e34:	f8d0 8004 	ldr.w	r8, [r0, #4]
 8003e38:	f8d0 9000 	ldr.w	r9, [r0]
 8003e3c:	f9b0 0008 	ldrsh.w	r0, [r0, #8]
 8003e40:	f7ff ffe4 	bl	8003e0c <makeFreeRtosPriority>
 8003e44:	6922      	ldr	r2, [r4, #16]
 8003e46:	9602      	str	r6, [sp, #8]
 8003e48:	9501      	str	r5, [sp, #4]
 8003e4a:	9000      	str	r0, [sp, #0]
 8003e4c:	463b      	mov	r3, r7
 8003e4e:	4649      	mov	r1, r9
 8003e50:	4640      	mov	r0, r8
 8003e52:	f000 ff7b 	bl	8004d4c <xTaskCreateStatic>
 8003e56:	9005      	str	r0, [sp, #20]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003e58:	9805      	ldr	r0, [sp, #20]
}
 8003e5a:	b007      	add	sp, #28
 8003e5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e60:	6865      	ldr	r5, [r4, #4]
 8003e62:	6826      	ldr	r6, [r4, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003e64:	f8d4 8010 	ldr.w	r8, [r4, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e68:	f9b4 0008 	ldrsh.w	r0, [r4, #8]
 8003e6c:	f7ff ffce 	bl	8003e0c <makeFreeRtosPriority>
 8003e70:	ab05      	add	r3, sp, #20
 8003e72:	9301      	str	r3, [sp, #4]
 8003e74:	9000      	str	r0, [sp, #0]
 8003e76:	463b      	mov	r3, r7
 8003e78:	fa1f f288 	uxth.w	r2, r8
 8003e7c:	4631      	mov	r1, r6
 8003e7e:	4628      	mov	r0, r5
 8003e80:	f000 ff9d 	bl	8004dbe <xTaskCreate>
 8003e84:	2801      	cmp	r0, #1
 8003e86:	d0e7      	beq.n	8003e58 <osThreadCreate+0x36>
      return NULL;
 8003e88:	2000      	movs	r0, #0
 8003e8a:	e7e6      	b.n	8003e5a <osThreadCreate+0x38>

08003e8c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003e8c:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003e8e:	4603      	mov	r3, r0
 8003e90:	b900      	cbnz	r0, 8003e94 <osDelay+0x8>
 8003e92:	2301      	movs	r3, #1
 8003e94:	4618      	mov	r0, r3
 8003e96:	f001 f92f 	bl	80050f8 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003e9a:	2000      	movs	r0, #0
 8003e9c:	bd08      	pop	{r3, pc}

08003e9e <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e9e:	f100 0308 	add.w	r3, r0, #8
 8003ea2:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ea8:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003eaa:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003eac:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	6003      	str	r3, [r0, #0]
 8003eb2:	4770      	bx	lr

08003eb4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	6103      	str	r3, [r0, #16]
 8003eb8:	4770      	bx	lr

08003eba <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8003eba:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003ebc:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003ebe:	689a      	ldr	r2, [r3, #8]
 8003ec0:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003ec2:	689a      	ldr	r2, [r3, #8]
 8003ec4:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003ec6:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003ec8:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003eca:	6803      	ldr	r3, [r0, #0]
 8003ecc:	3301      	adds	r3, #1
 8003ece:	6003      	str	r3, [r0, #0]
 8003ed0:	4770      	bx	lr

08003ed2 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ed2:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003ed4:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003ed6:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003eda:	d002      	beq.n	8003ee2 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003edc:	f100 0208 	add.w	r2, r0, #8
 8003ee0:	e002      	b.n	8003ee8 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
 8003ee2:	6902      	ldr	r2, [r0, #16]
 8003ee4:	e004      	b.n	8003ef0 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	6853      	ldr	r3, [r2, #4]
 8003eea:	681c      	ldr	r4, [r3, #0]
 8003eec:	42a5      	cmp	r5, r4
 8003eee:	d2fa      	bcs.n	8003ee6 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003ef0:	6853      	ldr	r3, [r2, #4]
 8003ef2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003ef4:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003ef6:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8003ef8:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003efa:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003efc:	6803      	ldr	r3, [r0, #0]
 8003efe:	3301      	adds	r3, #1
 8003f00:	6003      	str	r3, [r0, #0]
}
 8003f02:	bc30      	pop	{r4, r5}
 8003f04:	4770      	bx	lr

08003f06 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003f06:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003f08:	6842      	ldr	r2, [r0, #4]
 8003f0a:	6881      	ldr	r1, [r0, #8]
 8003f0c:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003f0e:	6882      	ldr	r2, [r0, #8]
 8003f10:	6841      	ldr	r1, [r0, #4]
 8003f12:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003f14:	685a      	ldr	r2, [r3, #4]
 8003f16:	4290      	cmp	r0, r2
 8003f18:	d006      	beq.n	8003f28 <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	3a01      	subs	r2, #1
 8003f22:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003f24:	6818      	ldr	r0, [r3, #0]
}
 8003f26:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003f28:	6882      	ldr	r2, [r0, #8]
 8003f2a:	605a      	str	r2, [r3, #4]
 8003f2c:	e7f5      	b.n	8003f1a <uxListRemove+0x14>
	...

08003f30 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003f30:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8003f32:	2300      	movs	r3, #0
 8003f34:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003f36:	4b0d      	ldr	r3, [pc, #52]	; (8003f6c <prvTaskExitError+0x3c>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f3e:	d008      	beq.n	8003f52 <prvTaskExitError+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f44:	f383 8811 	msr	BASEPRI, r3
 8003f48:	f3bf 8f6f 	isb	sy
 8003f4c:	f3bf 8f4f 	dsb	sy
 8003f50:	e7fe      	b.n	8003f50 <prvTaskExitError+0x20>
 8003f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f56:	f383 8811 	msr	BASEPRI, r3
 8003f5a:	f3bf 8f6f 	isb	sy
 8003f5e:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003f62:	9b01      	ldr	r3, [sp, #4]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d0fc      	beq.n	8003f62 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003f68:	b002      	add	sp, #8
 8003f6a:	4770      	bx	lr
 8003f6c:	20000008 	.word	0x20000008

08003f70 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003f70:	4808      	ldr	r0, [pc, #32]	; (8003f94 <prvPortStartFirstTask+0x24>)
 8003f72:	6800      	ldr	r0, [r0, #0]
 8003f74:	6800      	ldr	r0, [r0, #0]
 8003f76:	f380 8808 	msr	MSP, r0
 8003f7a:	f04f 0000 	mov.w	r0, #0
 8003f7e:	f380 8814 	msr	CONTROL, r0
 8003f82:	b662      	cpsie	i
 8003f84:	b661      	cpsie	f
 8003f86:	f3bf 8f4f 	dsb	sy
 8003f8a:	f3bf 8f6f 	isb	sy
 8003f8e:	df00      	svc	0
 8003f90:	bf00      	nop
 8003f92:	0000      	.short	0x0000
 8003f94:	e000ed08 	.word	0xe000ed08

08003f98 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003f98:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003fa8 <vPortEnableVFP+0x10>
 8003f9c:	6801      	ldr	r1, [r0, #0]
 8003f9e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003fa2:	6001      	str	r1, [r0, #0]
 8003fa4:	4770      	bx	lr
 8003fa6:	0000      	.short	0x0000
 8003fa8:	e000ed88 	.word	0xe000ed88

08003fac <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003fac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003fb0:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003fb4:	f021 0101 	bic.w	r1, r1, #1
 8003fb8:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003fbc:	4b05      	ldr	r3, [pc, #20]	; (8003fd4 <pxPortInitialiseStack+0x28>)
 8003fbe:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003fc2:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003fc6:	f06f 0302 	mvn.w	r3, #2
 8003fca:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8003fce:	3844      	subs	r0, #68	; 0x44
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	08003f31 	.word	0x08003f31
	...

08003fe0 <SVC_Handler>:
	__asm volatile (
 8003fe0:	4b07      	ldr	r3, [pc, #28]	; (8004000 <pxCurrentTCBConst2>)
 8003fe2:	6819      	ldr	r1, [r3, #0]
 8003fe4:	6808      	ldr	r0, [r1, #0]
 8003fe6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fea:	f380 8809 	msr	PSP, r0
 8003fee:	f3bf 8f6f 	isb	sy
 8003ff2:	f04f 0000 	mov.w	r0, #0
 8003ff6:	f380 8811 	msr	BASEPRI, r0
 8003ffa:	4770      	bx	lr
 8003ffc:	f3af 8000 	nop.w

08004000 <pxCurrentTCBConst2>:
 8004000:	200046ac 	.word	0x200046ac

08004004 <vPortEnterCritical>:
 8004004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004008:	f383 8811 	msr	BASEPRI, r3
 800400c:	f3bf 8f6f 	isb	sy
 8004010:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8004014:	4a0a      	ldr	r2, [pc, #40]	; (8004040 <vPortEnterCritical+0x3c>)
 8004016:	6813      	ldr	r3, [r2, #0]
 8004018:	3301      	adds	r3, #1
 800401a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800401c:	2b01      	cmp	r3, #1
 800401e:	d10d      	bne.n	800403c <vPortEnterCritical+0x38>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004020:	4b08      	ldr	r3, [pc, #32]	; (8004044 <vPortEnterCritical+0x40>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004028:	d008      	beq.n	800403c <vPortEnterCritical+0x38>
 800402a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800402e:	f383 8811 	msr	BASEPRI, r3
 8004032:	f3bf 8f6f 	isb	sy
 8004036:	f3bf 8f4f 	dsb	sy
 800403a:	e7fe      	b.n	800403a <vPortEnterCritical+0x36>
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	20000008 	.word	0x20000008
 8004044:	e000ed04 	.word	0xe000ed04

08004048 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8004048:	4b09      	ldr	r3, [pc, #36]	; (8004070 <vPortExitCritical+0x28>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	b943      	cbnz	r3, 8004060 <vPortExitCritical+0x18>
 800404e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004052:	f383 8811 	msr	BASEPRI, r3
 8004056:	f3bf 8f6f 	isb	sy
 800405a:	f3bf 8f4f 	dsb	sy
 800405e:	e7fe      	b.n	800405e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8004060:	3b01      	subs	r3, #1
 8004062:	4a03      	ldr	r2, [pc, #12]	; (8004070 <vPortExitCritical+0x28>)
 8004064:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004066:	b90b      	cbnz	r3, 800406c <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004068:	f383 8811 	msr	BASEPRI, r3
 800406c:	4770      	bx	lr
 800406e:	bf00      	nop
 8004070:	20000008 	.word	0x20000008
	...

08004080 <PendSV_Handler>:
	__asm volatile
 8004080:	f3ef 8009 	mrs	r0, PSP
 8004084:	f3bf 8f6f 	isb	sy
 8004088:	4b15      	ldr	r3, [pc, #84]	; (80040e0 <pxCurrentTCBConst>)
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	f01e 0f10 	tst.w	lr, #16
 8004090:	bf08      	it	eq
 8004092:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004096:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800409a:	6010      	str	r0, [r2, #0]
 800409c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80040a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80040a4:	f380 8811 	msr	BASEPRI, r0
 80040a8:	f3bf 8f4f 	dsb	sy
 80040ac:	f3bf 8f6f 	isb	sy
 80040b0:	f001 f84a 	bl	8005148 <vTaskSwitchContext>
 80040b4:	f04f 0000 	mov.w	r0, #0
 80040b8:	f380 8811 	msr	BASEPRI, r0
 80040bc:	bc09      	pop	{r0, r3}
 80040be:	6819      	ldr	r1, [r3, #0]
 80040c0:	6808      	ldr	r0, [r1, #0]
 80040c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040c6:	f01e 0f10 	tst.w	lr, #16
 80040ca:	bf08      	it	eq
 80040cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80040d0:	f380 8809 	msr	PSP, r0
 80040d4:	f3bf 8f6f 	isb	sy
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop
 80040dc:	f3af 8000 	nop.w

080040e0 <pxCurrentTCBConst>:
 80040e0:	200046ac 	.word	0x200046ac

080040e4 <SysTick_Handler>:
{
 80040e4:	b508      	push	{r3, lr}
	__asm volatile
 80040e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040ea:	f383 8811 	msr	BASEPRI, r3
 80040ee:	f3bf 8f6f 	isb	sy
 80040f2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 80040f6:	f000 fef1 	bl	8004edc <xTaskIncrementTick>
 80040fa:	b118      	cbz	r0, 8004104 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80040fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004100:	4b02      	ldr	r3, [pc, #8]	; (800410c <SysTick_Handler+0x28>)
 8004102:	601a      	str	r2, [r3, #0]
	__asm volatile
 8004104:	2300      	movs	r3, #0
 8004106:	f383 8811 	msr	BASEPRI, r3
 800410a:	bd08      	pop	{r3, pc}
 800410c:	e000ed04 	.word	0xe000ed04

08004110 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004110:	4a08      	ldr	r2, [pc, #32]	; (8004134 <vPortSetupTimerInterrupt+0x24>)
 8004112:	2300      	movs	r3, #0
 8004114:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004116:	4908      	ldr	r1, [pc, #32]	; (8004138 <vPortSetupTimerInterrupt+0x28>)
 8004118:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800411a:	4b08      	ldr	r3, [pc, #32]	; (800413c <vPortSetupTimerInterrupt+0x2c>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4908      	ldr	r1, [pc, #32]	; (8004140 <vPortSetupTimerInterrupt+0x30>)
 8004120:	fba1 1303 	umull	r1, r3, r1, r3
 8004124:	099b      	lsrs	r3, r3, #6
 8004126:	3b01      	subs	r3, #1
 8004128:	4906      	ldr	r1, [pc, #24]	; (8004144 <vPortSetupTimerInterrupt+0x34>)
 800412a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800412c:	2307      	movs	r3, #7
 800412e:	6013      	str	r3, [r2, #0]
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	e000e010 	.word	0xe000e010
 8004138:	e000e018 	.word	0xe000e018
 800413c:	2000000c 	.word	0x2000000c
 8004140:	10624dd3 	.word	0x10624dd3
 8004144:	e000e014 	.word	0xe000e014

08004148 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004148:	4b3a      	ldr	r3, [pc, #232]	; (8004234 <xPortStartScheduler+0xec>)
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	4b3a      	ldr	r3, [pc, #232]	; (8004238 <xPortStartScheduler+0xf0>)
 800414e:	429a      	cmp	r2, r3
 8004150:	d108      	bne.n	8004164 <xPortStartScheduler+0x1c>
	__asm volatile
 8004152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004156:	f383 8811 	msr	BASEPRI, r3
 800415a:	f3bf 8f6f 	isb	sy
 800415e:	f3bf 8f4f 	dsb	sy
 8004162:	e7fe      	b.n	8004162 <xPortStartScheduler+0x1a>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004164:	4b33      	ldr	r3, [pc, #204]	; (8004234 <xPortStartScheduler+0xec>)
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	4b34      	ldr	r3, [pc, #208]	; (800423c <xPortStartScheduler+0xf4>)
 800416a:	429a      	cmp	r2, r3
 800416c:	d108      	bne.n	8004180 <xPortStartScheduler+0x38>
 800416e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004172:	f383 8811 	msr	BASEPRI, r3
 8004176:	f3bf 8f6f 	isb	sy
 800417a:	f3bf 8f4f 	dsb	sy
 800417e:	e7fe      	b.n	800417e <xPortStartScheduler+0x36>
{
 8004180:	b510      	push	{r4, lr}
 8004182:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004184:	4b2e      	ldr	r3, [pc, #184]	; (8004240 <xPortStartScheduler+0xf8>)
 8004186:	781a      	ldrb	r2, [r3, #0]
 8004188:	b2d2      	uxtb	r2, r2
 800418a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800418c:	22ff      	movs	r2, #255	; 0xff
 800418e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	b2db      	uxtb	r3, r3
 8004194:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004198:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800419c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80041a0:	4a28      	ldr	r2, [pc, #160]	; (8004244 <xPortStartScheduler+0xfc>)
 80041a2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80041a4:	2207      	movs	r2, #7
 80041a6:	4b28      	ldr	r3, [pc, #160]	; (8004248 <xPortStartScheduler+0x100>)
 80041a8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80041aa:	e009      	b.n	80041c0 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
 80041ac:	4a26      	ldr	r2, [pc, #152]	; (8004248 <xPortStartScheduler+0x100>)
 80041ae:	6813      	ldr	r3, [r2, #0]
 80041b0:	3b01      	subs	r3, #1
 80041b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80041b4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80041b8:	005b      	lsls	r3, r3, #1
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80041c0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80041c4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80041c8:	d1f0      	bne.n	80041ac <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80041ca:	4b1f      	ldr	r3, [pc, #124]	; (8004248 <xPortStartScheduler+0x100>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2b03      	cmp	r3, #3
 80041d0:	d008      	beq.n	80041e4 <xPortStartScheduler+0x9c>
 80041d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041d6:	f383 8811 	msr	BASEPRI, r3
 80041da:	f3bf 8f6f 	isb	sy
 80041de:	f3bf 8f4f 	dsb	sy
 80041e2:	e7fe      	b.n	80041e2 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80041e4:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80041e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80041ea:	4a17      	ldr	r2, [pc, #92]	; (8004248 <xPortStartScheduler+0x100>)
 80041ec:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80041ee:	9b01      	ldr	r3, [sp, #4]
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	4a13      	ldr	r2, [pc, #76]	; (8004240 <xPortStartScheduler+0xf8>)
 80041f4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80041f6:	4b15      	ldr	r3, [pc, #84]	; (800424c <xPortStartScheduler+0x104>)
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80041fe:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8004206:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8004208:	f7ff ff82 	bl	8004110 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800420c:	2400      	movs	r4, #0
 800420e:	4b10      	ldr	r3, [pc, #64]	; (8004250 <xPortStartScheduler+0x108>)
 8004210:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8004212:	f7ff fec1 	bl	8003f98 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004216:	4a0f      	ldr	r2, [pc, #60]	; (8004254 <xPortStartScheduler+0x10c>)
 8004218:	6813      	ldr	r3, [r2, #0]
 800421a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800421e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8004220:	f7ff fea6 	bl	8003f70 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8004224:	f000 ff90 	bl	8005148 <vTaskSwitchContext>
	prvTaskExitError();
 8004228:	f7ff fe82 	bl	8003f30 <prvTaskExitError>
}
 800422c:	4620      	mov	r0, r4
 800422e:	b002      	add	sp, #8
 8004230:	bd10      	pop	{r4, pc}
 8004232:	bf00      	nop
 8004234:	e000ed00 	.word	0xe000ed00
 8004238:	410fc271 	.word	0x410fc271
 800423c:	410fc270 	.word	0x410fc270
 8004240:	e000e400 	.word	0xe000e400
 8004244:	2000069c 	.word	0x2000069c
 8004248:	200006a0 	.word	0x200006a0
 800424c:	e000ed20 	.word	0xe000ed20
 8004250:	20000008 	.word	0x20000008
 8004254:	e000ef34 	.word	0xe000ef34

08004258 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004258:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800425c:	2b0f      	cmp	r3, #15
 800425e:	d90f      	bls.n	8004280 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004260:	4a10      	ldr	r2, [pc, #64]	; (80042a4 <vPortValidateInterruptPriority+0x4c>)
 8004262:	5c9b      	ldrb	r3, [r3, r2]
 8004264:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004266:	4a10      	ldr	r2, [pc, #64]	; (80042a8 <vPortValidateInterruptPriority+0x50>)
 8004268:	7812      	ldrb	r2, [r2, #0]
 800426a:	4293      	cmp	r3, r2
 800426c:	d208      	bcs.n	8004280 <vPortValidateInterruptPriority+0x28>
 800426e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004272:	f383 8811 	msr	BASEPRI, r3
 8004276:	f3bf 8f6f 	isb	sy
 800427a:	f3bf 8f4f 	dsb	sy
 800427e:	e7fe      	b.n	800427e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004280:	4b0a      	ldr	r3, [pc, #40]	; (80042ac <vPortValidateInterruptPriority+0x54>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004288:	4a09      	ldr	r2, [pc, #36]	; (80042b0 <vPortValidateInterruptPriority+0x58>)
 800428a:	6812      	ldr	r2, [r2, #0]
 800428c:	4293      	cmp	r3, r2
 800428e:	d908      	bls.n	80042a2 <vPortValidateInterruptPriority+0x4a>
 8004290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004294:	f383 8811 	msr	BASEPRI, r3
 8004298:	f3bf 8f6f 	isb	sy
 800429c:	f3bf 8f4f 	dsb	sy
 80042a0:	e7fe      	b.n	80042a0 <vPortValidateInterruptPriority+0x48>
 80042a2:	4770      	bx	lr
 80042a4:	e000e3f0 	.word	0xe000e3f0
 80042a8:	2000069c 	.word	0x2000069c
 80042ac:	e000ed0c 	.word	0xe000ed0c
 80042b0:	200006a0 	.word	0x200006a0

080042b4 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80042b4:	b538      	push	{r3, r4, r5, lr}
 80042b6:	4604      	mov	r4, r0
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 80042b8:	f010 0f07 	tst.w	r0, #7
 80042bc:	d002      	beq.n	80042c4 <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80042be:	f020 0407 	bic.w	r4, r0, #7
 80042c2:	3408      	adds	r4, #8
		}
	}
	#endif

	vTaskSuspendAll();
 80042c4:	f000 fdfc 	bl	8004ec0 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
 80042c8:	4b11      	ldr	r3, [pc, #68]	; (8004310 <pvPortMalloc+0x5c>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	b193      	cbz	r3, 80042f4 <pvPortMalloc+0x40>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 80042ce:	4b11      	ldr	r3, [pc, #68]	; (8004314 <pvPortMalloc+0x60>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	441c      	add	r4, r3
 80042d4:	f643 72f7 	movw	r2, #16375	; 0x3ff7
 80042d8:	4294      	cmp	r4, r2
 80042da:	d811      	bhi.n	8004300 <pvPortMalloc+0x4c>
 80042dc:	42a3      	cmp	r3, r4
 80042de:	d211      	bcs.n	8004304 <pvPortMalloc+0x50>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
 80042e0:	4a0b      	ldr	r2, [pc, #44]	; (8004310 <pvPortMalloc+0x5c>)
 80042e2:	6815      	ldr	r5, [r2, #0]
 80042e4:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
 80042e6:	4b0b      	ldr	r3, [pc, #44]	; (8004314 <pvPortMalloc+0x60>)
 80042e8:	601c      	str	r4, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80042ea:	f000 fe87 	bl	8004ffc <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 80042ee:	b15d      	cbz	r5, 8004308 <pvPortMalloc+0x54>
		}
	}
	#endif

	return pvReturn;
}
 80042f0:	4628      	mov	r0, r5
 80042f2:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 80042f4:	4b08      	ldr	r3, [pc, #32]	; (8004318 <pvPortMalloc+0x64>)
 80042f6:	f023 0307 	bic.w	r3, r3, #7
 80042fa:	4a05      	ldr	r2, [pc, #20]	; (8004310 <pvPortMalloc+0x5c>)
 80042fc:	6013      	str	r3, [r2, #0]
 80042fe:	e7e6      	b.n	80042ce <pvPortMalloc+0x1a>
void *pvReturn = NULL;
 8004300:	2500      	movs	r5, #0
 8004302:	e7f2      	b.n	80042ea <pvPortMalloc+0x36>
 8004304:	2500      	movs	r5, #0
 8004306:	e7f0      	b.n	80042ea <pvPortMalloc+0x36>
			vApplicationMallocFailedHook();
 8004308:	f001 fb78 	bl	80059fc <vApplicationMallocFailedHook>
	return pvReturn;
 800430c:	e7f0      	b.n	80042f0 <pvPortMalloc+0x3c>
 800430e:	bf00      	nop
 8004310:	200006a4 	.word	0x200006a4
 8004314:	200046a8 	.word	0x200046a8
 8004318:	200006b0 	.word	0x200006b0

0800431c <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
 800431c:	b140      	cbz	r0, 8004330 <vPortFree+0x14>
 800431e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004322:	f383 8811 	msr	BASEPRI, r3
 8004326:	f3bf 8f6f 	isb	sy
 800432a:	f3bf 8f4f 	dsb	sy
 800432e:	e7fe      	b.n	800432e <vPortFree+0x12>
 8004330:	4770      	bx	lr

08004332 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004332:	b510      	push	{r4, lr}
 8004334:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004336:	f7ff fe65 	bl	8004004 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800433a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800433c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800433e:	429a      	cmp	r2, r3
 8004340:	d004      	beq.n	800434c <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 8004342:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8004344:	f7ff fe80 	bl	8004048 <vPortExitCritical>

	return xReturn;
}
 8004348:	4620      	mov	r0, r4
 800434a:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 800434c:	2401      	movs	r4, #1
 800434e:	e7f9      	b.n	8004344 <prvIsQueueFull+0x12>

08004350 <prvIsQueueEmpty>:
{
 8004350:	b510      	push	{r4, lr}
 8004352:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8004354:	f7ff fe56 	bl	8004004 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004358:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800435a:	b123      	cbz	r3, 8004366 <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
 800435c:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800435e:	f7ff fe73 	bl	8004048 <vPortExitCritical>
}
 8004362:	4620      	mov	r0, r4
 8004364:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8004366:	2401      	movs	r4, #1
 8004368:	e7f9      	b.n	800435e <prvIsQueueEmpty+0xe>

0800436a <prvCopyDataToQueue>:
{
 800436a:	b570      	push	{r4, r5, r6, lr}
 800436c:	4604      	mov	r4, r0
 800436e:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004370:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004372:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004374:	b94a      	cbnz	r2, 800438a <prvCopyDataToQueue+0x20>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004376:	6803      	ldr	r3, [r0, #0]
 8004378:	bb53      	cbnz	r3, 80043d0 <prvCopyDataToQueue+0x66>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800437a:	6840      	ldr	r0, [r0, #4]
 800437c:	f001 f80e 	bl	800539c <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8004380:	2300      	movs	r3, #0
 8004382:	6063      	str	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004384:	3501      	adds	r5, #1
 8004386:	63a5      	str	r5, [r4, #56]	; 0x38
}
 8004388:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 800438a:	b96e      	cbnz	r6, 80043a8 <prvCopyDataToQueue+0x3e>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800438c:	6880      	ldr	r0, [r0, #8]
 800438e:	f002 f8fb 	bl	8006588 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004392:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004394:	68a3      	ldr	r3, [r4, #8]
 8004396:	4413      	add	r3, r2
 8004398:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800439a:	6862      	ldr	r2, [r4, #4]
 800439c:	4293      	cmp	r3, r2
 800439e:	d319      	bcc.n	80043d4 <prvCopyDataToQueue+0x6a>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80043a0:	6823      	ldr	r3, [r4, #0]
 80043a2:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 80043a4:	2000      	movs	r0, #0
 80043a6:	e7ed      	b.n	8004384 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043a8:	68c0      	ldr	r0, [r0, #12]
 80043aa:	f002 f8ed 	bl	8006588 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80043ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80043b0:	425b      	negs	r3, r3
 80043b2:	68e2      	ldr	r2, [r4, #12]
 80043b4:	441a      	add	r2, r3
 80043b6:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80043b8:	6821      	ldr	r1, [r4, #0]
 80043ba:	428a      	cmp	r2, r1
 80043bc:	d202      	bcs.n	80043c4 <prvCopyDataToQueue+0x5a>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80043be:	6862      	ldr	r2, [r4, #4]
 80043c0:	4413      	add	r3, r2
 80043c2:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 80043c4:	2e02      	cmp	r6, #2
 80043c6:	d107      	bne.n	80043d8 <prvCopyDataToQueue+0x6e>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80043c8:	b145      	cbz	r5, 80043dc <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 80043ca:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
 80043cc:	2000      	movs	r0, #0
 80043ce:	e7d9      	b.n	8004384 <prvCopyDataToQueue+0x1a>
 80043d0:	2000      	movs	r0, #0
 80043d2:	e7d7      	b.n	8004384 <prvCopyDataToQueue+0x1a>
 80043d4:	2000      	movs	r0, #0
 80043d6:	e7d5      	b.n	8004384 <prvCopyDataToQueue+0x1a>
 80043d8:	2000      	movs	r0, #0
 80043da:	e7d3      	b.n	8004384 <prvCopyDataToQueue+0x1a>
 80043dc:	2000      	movs	r0, #0
 80043de:	e7d1      	b.n	8004384 <prvCopyDataToQueue+0x1a>

080043e0 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80043e0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80043e2:	b172      	cbz	r2, 8004402 <prvCopyDataFromQueue+0x22>
{
 80043e4:	b510      	push	{r4, lr}
 80043e6:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80043e8:	68c4      	ldr	r4, [r0, #12]
 80043ea:	4414      	add	r4, r2
 80043ec:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80043ee:	6840      	ldr	r0, [r0, #4]
 80043f0:	4284      	cmp	r4, r0
 80043f2:	d301      	bcc.n	80043f8 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80043f4:	6818      	ldr	r0, [r3, #0]
 80043f6:	60d8      	str	r0, [r3, #12]
 80043f8:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80043fa:	68d9      	ldr	r1, [r3, #12]
 80043fc:	f002 f8c4 	bl	8006588 <memcpy>
 8004400:	bd10      	pop	{r4, pc}
 8004402:	4770      	bx	lr

08004404 <prvUnlockQueue>:
{
 8004404:	b538      	push	{r3, r4, r5, lr}
 8004406:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8004408:	f7ff fdfc 	bl	8004004 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800440c:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8004410:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004412:	e001      	b.n	8004418 <prvUnlockQueue+0x14>
			--cTxLock;
 8004414:	3c01      	subs	r4, #1
 8004416:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004418:	2c00      	cmp	r4, #0
 800441a:	dd0a      	ble.n	8004432 <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800441c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800441e:	b143      	cbz	r3, 8004432 <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004420:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8004424:	f000 ff12 	bl	800524c <xTaskRemoveFromEventList>
 8004428:	2800      	cmp	r0, #0
 800442a:	d0f3      	beq.n	8004414 <prvUnlockQueue+0x10>
						vTaskMissedYield();
 800442c:	f000 ffa0 	bl	8005370 <vTaskMissedYield>
 8004430:	e7f0      	b.n	8004414 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 8004432:	23ff      	movs	r3, #255	; 0xff
 8004434:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8004438:	f7ff fe06 	bl	8004048 <vPortExitCritical>
	taskENTER_CRITICAL();
 800443c:	f7ff fde2 	bl	8004004 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8004440:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8004444:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004446:	e001      	b.n	800444c <prvUnlockQueue+0x48>
				--cRxLock;
 8004448:	3c01      	subs	r4, #1
 800444a:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800444c:	2c00      	cmp	r4, #0
 800444e:	dd0a      	ble.n	8004466 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004450:	692b      	ldr	r3, [r5, #16]
 8004452:	b143      	cbz	r3, 8004466 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004454:	f105 0010 	add.w	r0, r5, #16
 8004458:	f000 fef8 	bl	800524c <xTaskRemoveFromEventList>
 800445c:	2800      	cmp	r0, #0
 800445e:	d0f3      	beq.n	8004448 <prvUnlockQueue+0x44>
					vTaskMissedYield();
 8004460:	f000 ff86 	bl	8005370 <vTaskMissedYield>
 8004464:	e7f0      	b.n	8004448 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 8004466:	23ff      	movs	r3, #255	; 0xff
 8004468:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 800446c:	f7ff fdec 	bl	8004048 <vPortExitCritical>
 8004470:	bd38      	pop	{r3, r4, r5, pc}
	...

08004474 <xQueueGenericReset>:
{
 8004474:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8004476:	b330      	cbz	r0, 80044c6 <xQueueGenericReset+0x52>
 8004478:	4604      	mov	r4, r0
 800447a:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 800447c:	f7ff fdc2 	bl	8004004 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004480:	6821      	ldr	r1, [r4, #0]
 8004482:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004484:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004486:	fb03 1002 	mla	r0, r3, r2, r1
 800448a:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800448c:	2000      	movs	r0, #0
 800448e:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004490:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004492:	3a01      	subs	r2, #1
 8004494:	fb02 1303 	mla	r3, r2, r3, r1
 8004498:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800449a:	23ff      	movs	r3, #255	; 0xff
 800449c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80044a0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 80044a4:	b9c5      	cbnz	r5, 80044d8 <xQueueGenericReset+0x64>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044a6:	6923      	ldr	r3, [r4, #16]
 80044a8:	b1f3      	cbz	r3, 80044e8 <xQueueGenericReset+0x74>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044aa:	f104 0010 	add.w	r0, r4, #16
 80044ae:	f000 fecd 	bl	800524c <xTaskRemoveFromEventList>
 80044b2:	b1c8      	cbz	r0, 80044e8 <xQueueGenericReset+0x74>
					queueYIELD_IF_USING_PREEMPTION();
 80044b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044b8:	4b0d      	ldr	r3, [pc, #52]	; (80044f0 <xQueueGenericReset+0x7c>)
 80044ba:	601a      	str	r2, [r3, #0]
 80044bc:	f3bf 8f4f 	dsb	sy
 80044c0:	f3bf 8f6f 	isb	sy
 80044c4:	e010      	b.n	80044e8 <xQueueGenericReset+0x74>
 80044c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ca:	f383 8811 	msr	BASEPRI, r3
 80044ce:	f3bf 8f6f 	isb	sy
 80044d2:	f3bf 8f4f 	dsb	sy
 80044d6:	e7fe      	b.n	80044d6 <xQueueGenericReset+0x62>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80044d8:	f104 0010 	add.w	r0, r4, #16
 80044dc:	f7ff fcdf 	bl	8003e9e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80044e0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80044e4:	f7ff fcdb 	bl	8003e9e <vListInitialise>
	taskEXIT_CRITICAL();
 80044e8:	f7ff fdae 	bl	8004048 <vPortExitCritical>
}
 80044ec:	2001      	movs	r0, #1
 80044ee:	bd38      	pop	{r3, r4, r5, pc}
 80044f0:	e000ed04 	.word	0xe000ed04

080044f4 <prvInitialiseNewQueue>:
{
 80044f4:	b510      	push	{r4, lr}
 80044f6:	9b02      	ldr	r3, [sp, #8]
	if( uxItemSize == ( UBaseType_t ) 0 )
 80044f8:	460c      	mov	r4, r1
 80044fa:	b139      	cbz	r1, 800450c <prvInitialiseNewQueue+0x18>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80044fc:	601a      	str	r2, [r3, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80044fe:	63d8      	str	r0, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004500:	641c      	str	r4, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004502:	2101      	movs	r1, #1
 8004504:	4618      	mov	r0, r3
 8004506:	f7ff ffb5 	bl	8004474 <xQueueGenericReset>
 800450a:	bd10      	pop	{r4, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800450c:	601b      	str	r3, [r3, #0]
 800450e:	e7f6      	b.n	80044fe <prvInitialiseNewQueue+0xa>

08004510 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004510:	b940      	cbnz	r0, 8004524 <xQueueGenericCreateStatic+0x14>
 8004512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004516:	f383 8811 	msr	BASEPRI, r3
 800451a:	f3bf 8f6f 	isb	sy
 800451e:	f3bf 8f4f 	dsb	sy
 8004522:	e7fe      	b.n	8004522 <xQueueGenericCreateStatic+0x12>
	{
 8004524:	b510      	push	{r4, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
 800452a:	b163      	cbz	r3, 8004546 <xQueueGenericCreateStatic+0x36>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800452c:	b1a2      	cbz	r2, 8004558 <xQueueGenericCreateStatic+0x48>
 800452e:	b1a9      	cbz	r1, 800455c <xQueueGenericCreateStatic+0x4c>
 8004530:	2001      	movs	r0, #1
 8004532:	b9a8      	cbnz	r0, 8004560 <xQueueGenericCreateStatic+0x50>
 8004534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004538:	f383 8811 	msr	BASEPRI, r3
 800453c:	f3bf 8f6f 	isb	sy
 8004540:	f3bf 8f4f 	dsb	sy
 8004544:	e7fe      	b.n	8004544 <xQueueGenericCreateStatic+0x34>
 8004546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800454a:	f383 8811 	msr	BASEPRI, r3
 800454e:	f3bf 8f6f 	isb	sy
 8004552:	f3bf 8f4f 	dsb	sy
 8004556:	e7fe      	b.n	8004556 <xQueueGenericCreateStatic+0x46>
 8004558:	2001      	movs	r0, #1
 800455a:	e7ea      	b.n	8004532 <xQueueGenericCreateStatic+0x22>
 800455c:	2000      	movs	r0, #0
 800455e:	e7e8      	b.n	8004532 <xQueueGenericCreateStatic+0x22>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004560:	b90a      	cbnz	r2, 8004566 <xQueueGenericCreateStatic+0x56>
 8004562:	b101      	cbz	r1, 8004566 <xQueueGenericCreateStatic+0x56>
 8004564:	2000      	movs	r0, #0
 8004566:	b940      	cbnz	r0, 800457a <xQueueGenericCreateStatic+0x6a>
 8004568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800456c:	f383 8811 	msr	BASEPRI, r3
 8004570:	f3bf 8f6f 	isb	sy
 8004574:	f3bf 8f4f 	dsb	sy
 8004578:	e7fe      	b.n	8004578 <xQueueGenericCreateStatic+0x68>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800457a:	2048      	movs	r0, #72	; 0x48
 800457c:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 800457e:	9803      	ldr	r0, [sp, #12]
 8004580:	2848      	cmp	r0, #72	; 0x48
 8004582:	d008      	beq.n	8004596 <xQueueGenericCreateStatic+0x86>
 8004584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004588:	f383 8811 	msr	BASEPRI, r3
 800458c:	f3bf 8f6f 	isb	sy
 8004590:	f3bf 8f4f 	dsb	sy
 8004594:	e7fe      	b.n	8004594 <xQueueGenericCreateStatic+0x84>
 8004596:	4620      	mov	r0, r4
 8004598:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800459a:	2301      	movs	r3, #1
 800459c:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80045a0:	9400      	str	r4, [sp, #0]
 80045a2:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80045a6:	f7ff ffa5 	bl	80044f4 <prvInitialiseNewQueue>
	}
 80045aa:	4620      	mov	r0, r4
 80045ac:	b004      	add	sp, #16
 80045ae:	bd10      	pop	{r4, pc}

080045b0 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80045b0:	b940      	cbnz	r0, 80045c4 <xQueueGenericCreate+0x14>
 80045b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045b6:	f383 8811 	msr	BASEPRI, r3
 80045ba:	f3bf 8f6f 	isb	sy
 80045be:	f3bf 8f4f 	dsb	sy
 80045c2:	e7fe      	b.n	80045c2 <xQueueGenericCreate+0x12>
	{
 80045c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045c6:	b083      	sub	sp, #12
 80045c8:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
 80045ca:	b111      	cbz	r1, 80045d2 <xQueueGenericCreate+0x22>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045cc:	fb01 f000 	mul.w	r0, r1, r0
 80045d0:	e000      	b.n	80045d4 <xQueueGenericCreate+0x24>
			xQueueSizeInBytes = ( size_t ) 0;
 80045d2:	2000      	movs	r0, #0
 80045d4:	4617      	mov	r7, r2
 80045d6:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80045d8:	3048      	adds	r0, #72	; 0x48
 80045da:	f7ff fe6b 	bl	80042b4 <pvPortMalloc>
		if( pxNewQueue != NULL )
 80045de:	4605      	mov	r5, r0
 80045e0:	b150      	cbz	r0, 80045f8 <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80045e2:	2300      	movs	r3, #0
 80045e4:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80045e8:	9000      	str	r0, [sp, #0]
 80045ea:	463b      	mov	r3, r7
 80045ec:	f100 0248 	add.w	r2, r0, #72	; 0x48
 80045f0:	4621      	mov	r1, r4
 80045f2:	4630      	mov	r0, r6
 80045f4:	f7ff ff7e 	bl	80044f4 <prvInitialiseNewQueue>
	}
 80045f8:	4628      	mov	r0, r5
 80045fa:	b003      	add	sp, #12
 80045fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004600 <xQueueGenericSend>:
{
 8004600:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004602:	b085      	sub	sp, #20
 8004604:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8004606:	b160      	cbz	r0, 8004622 <xQueueGenericSend+0x22>
 8004608:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800460a:	b199      	cbz	r1, 8004634 <xQueueGenericSend+0x34>
 800460c:	2501      	movs	r5, #1
 800460e:	b9bd      	cbnz	r5, 8004640 <xQueueGenericSend+0x40>
 8004610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004614:	f383 8811 	msr	BASEPRI, r3
 8004618:	f3bf 8f6f 	isb	sy
 800461c:	f3bf 8f4f 	dsb	sy
 8004620:	e7fe      	b.n	8004620 <xQueueGenericSend+0x20>
 8004622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004626:	f383 8811 	msr	BASEPRI, r3
 800462a:	f3bf 8f6f 	isb	sy
 800462e:	f3bf 8f4f 	dsb	sy
 8004632:	e7fe      	b.n	8004632 <xQueueGenericSend+0x32>
 8004634:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004636:	b90a      	cbnz	r2, 800463c <xQueueGenericSend+0x3c>
 8004638:	2501      	movs	r5, #1
 800463a:	e7e8      	b.n	800460e <xQueueGenericSend+0xe>
 800463c:	2500      	movs	r5, #0
 800463e:	e7e6      	b.n	800460e <xQueueGenericSend+0xe>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004640:	2b02      	cmp	r3, #2
 8004642:	d009      	beq.n	8004658 <xQueueGenericSend+0x58>
 8004644:	b96d      	cbnz	r5, 8004662 <xQueueGenericSend+0x62>
 8004646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800464a:	f383 8811 	msr	BASEPRI, r3
 800464e:	f3bf 8f6f 	isb	sy
 8004652:	f3bf 8f4f 	dsb	sy
 8004656:	e7fe      	b.n	8004656 <xQueueGenericSend+0x56>
 8004658:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800465a:	2a01      	cmp	r2, #1
 800465c:	d0f2      	beq.n	8004644 <xQueueGenericSend+0x44>
 800465e:	2500      	movs	r5, #0
 8004660:	e7f0      	b.n	8004644 <xQueueGenericSend+0x44>
 8004662:	461e      	mov	r6, r3
 8004664:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004666:	f000 fe89 	bl	800537c <xTaskGetSchedulerState>
 800466a:	b910      	cbnz	r0, 8004672 <xQueueGenericSend+0x72>
 800466c:	9b01      	ldr	r3, [sp, #4]
 800466e:	b103      	cbz	r3, 8004672 <xQueueGenericSend+0x72>
 8004670:	2500      	movs	r5, #0
 8004672:	b945      	cbnz	r5, 8004686 <xQueueGenericSend+0x86>
 8004674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004678:	f383 8811 	msr	BASEPRI, r3
 800467c:	f3bf 8f6f 	isb	sy
 8004680:	f3bf 8f4f 	dsb	sy
 8004684:	e7fe      	b.n	8004684 <xQueueGenericSend+0x84>
 8004686:	2500      	movs	r5, #0
 8004688:	e02c      	b.n	80046e4 <xQueueGenericSend+0xe4>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800468a:	4632      	mov	r2, r6
 800468c:	4639      	mov	r1, r7
 800468e:	4620      	mov	r0, r4
 8004690:	f7ff fe6b 	bl	800436a <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004694:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004696:	b18b      	cbz	r3, 80046bc <xQueueGenericSend+0xbc>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004698:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800469c:	f000 fdd6 	bl	800524c <xTaskRemoveFromEventList>
 80046a0:	b138      	cbz	r0, 80046b2 <xQueueGenericSend+0xb2>
							queueYIELD_IF_USING_PREEMPTION();
 80046a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046a6:	4b37      	ldr	r3, [pc, #220]	; (8004784 <xQueueGenericSend+0x184>)
 80046a8:	601a      	str	r2, [r3, #0]
 80046aa:	f3bf 8f4f 	dsb	sy
 80046ae:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80046b2:	f7ff fcc9 	bl	8004048 <vPortExitCritical>
				return pdPASS;
 80046b6:	2001      	movs	r0, #1
}
 80046b8:	b005      	add	sp, #20
 80046ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
					else if( xYieldRequired != pdFALSE )
 80046bc:	2800      	cmp	r0, #0
 80046be:	d0f8      	beq.n	80046b2 <xQueueGenericSend+0xb2>
						queueYIELD_IF_USING_PREEMPTION();
 80046c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046c4:	4b2f      	ldr	r3, [pc, #188]	; (8004784 <xQueueGenericSend+0x184>)
 80046c6:	601a      	str	r2, [r3, #0]
 80046c8:	f3bf 8f4f 	dsb	sy
 80046cc:	f3bf 8f6f 	isb	sy
 80046d0:	e7ef      	b.n	80046b2 <xQueueGenericSend+0xb2>
					taskEXIT_CRITICAL();
 80046d2:	f7ff fcb9 	bl	8004048 <vPortExitCritical>
					return errQUEUE_FULL;
 80046d6:	2000      	movs	r0, #0
 80046d8:	e7ee      	b.n	80046b8 <xQueueGenericSend+0xb8>
				prvUnlockQueue( pxQueue );
 80046da:	4620      	mov	r0, r4
 80046dc:	f7ff fe92 	bl	8004404 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80046e0:	f000 fc8c 	bl	8004ffc <xTaskResumeAll>
		taskENTER_CRITICAL();
 80046e4:	f7ff fc8e 	bl	8004004 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80046e8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80046ea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d3cc      	bcc.n	800468a <xQueueGenericSend+0x8a>
 80046f0:	2e02      	cmp	r6, #2
 80046f2:	d0ca      	beq.n	800468a <xQueueGenericSend+0x8a>
				if( xTicksToWait == ( TickType_t ) 0 )
 80046f4:	9b01      	ldr	r3, [sp, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d0eb      	beq.n	80046d2 <xQueueGenericSend+0xd2>
				else if( xEntryTimeSet == pdFALSE )
 80046fa:	b91d      	cbnz	r5, 8004704 <xQueueGenericSend+0x104>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80046fc:	a802      	add	r0, sp, #8
 80046fe:	f000 fdeb 	bl	80052d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004702:	2501      	movs	r5, #1
		taskEXIT_CRITICAL();
 8004704:	f7ff fca0 	bl	8004048 <vPortExitCritical>
		vTaskSuspendAll();
 8004708:	f000 fbda 	bl	8004ec0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800470c:	f7ff fc7a 	bl	8004004 <vPortEnterCritical>
 8004710:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004714:	b25b      	sxtb	r3, r3
 8004716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800471a:	d102      	bne.n	8004722 <xQueueGenericSend+0x122>
 800471c:	2300      	movs	r3, #0
 800471e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004722:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004726:	b25b      	sxtb	r3, r3
 8004728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800472c:	d102      	bne.n	8004734 <xQueueGenericSend+0x134>
 800472e:	2300      	movs	r3, #0
 8004730:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004734:	f7ff fc88 	bl	8004048 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004738:	a901      	add	r1, sp, #4
 800473a:	a802      	add	r0, sp, #8
 800473c:	f000 fdd8 	bl	80052f0 <xTaskCheckForTimeOut>
 8004740:	b9c8      	cbnz	r0, 8004776 <xQueueGenericSend+0x176>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004742:	4620      	mov	r0, r4
 8004744:	f7ff fdf5 	bl	8004332 <prvIsQueueFull>
 8004748:	2800      	cmp	r0, #0
 800474a:	d0c6      	beq.n	80046da <xQueueGenericSend+0xda>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800474c:	9901      	ldr	r1, [sp, #4]
 800474e:	f104 0010 	add.w	r0, r4, #16
 8004752:	f000 fd47 	bl	80051e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004756:	4620      	mov	r0, r4
 8004758:	f7ff fe54 	bl	8004404 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800475c:	f000 fc4e 	bl	8004ffc <xTaskResumeAll>
 8004760:	2800      	cmp	r0, #0
 8004762:	d1bf      	bne.n	80046e4 <xQueueGenericSend+0xe4>
					portYIELD_WITHIN_API();
 8004764:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004768:	4b06      	ldr	r3, [pc, #24]	; (8004784 <xQueueGenericSend+0x184>)
 800476a:	601a      	str	r2, [r3, #0]
 800476c:	f3bf 8f4f 	dsb	sy
 8004770:	f3bf 8f6f 	isb	sy
 8004774:	e7b6      	b.n	80046e4 <xQueueGenericSend+0xe4>
			prvUnlockQueue( pxQueue );
 8004776:	4620      	mov	r0, r4
 8004778:	f7ff fe44 	bl	8004404 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800477c:	f000 fc3e 	bl	8004ffc <xTaskResumeAll>
			return errQUEUE_FULL;
 8004780:	2000      	movs	r0, #0
 8004782:	e799      	b.n	80046b8 <xQueueGenericSend+0xb8>
 8004784:	e000ed04 	.word	0xe000ed04

08004788 <xQueueGenericSendFromISR>:
{
 8004788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 800478c:	b160      	cbz	r0, 80047a8 <xQueueGenericSendFromISR+0x20>
 800478e:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004790:	b199      	cbz	r1, 80047ba <xQueueGenericSendFromISR+0x32>
 8004792:	2001      	movs	r0, #1
 8004794:	b9b8      	cbnz	r0, 80047c6 <xQueueGenericSendFromISR+0x3e>
 8004796:	f04f 0350 	mov.w	r3, #80	; 0x50
 800479a:	f383 8811 	msr	BASEPRI, r3
 800479e:	f3bf 8f6f 	isb	sy
 80047a2:	f3bf 8f4f 	dsb	sy
 80047a6:	e7fe      	b.n	80047a6 <xQueueGenericSendFromISR+0x1e>
 80047a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ac:	f383 8811 	msr	BASEPRI, r3
 80047b0:	f3bf 8f6f 	isb	sy
 80047b4:	f3bf 8f4f 	dsb	sy
 80047b8:	e7fe      	b.n	80047b8 <xQueueGenericSendFromISR+0x30>
 80047ba:	6c00      	ldr	r0, [r0, #64]	; 0x40
 80047bc:	b908      	cbnz	r0, 80047c2 <xQueueGenericSendFromISR+0x3a>
 80047be:	2001      	movs	r0, #1
 80047c0:	e7e8      	b.n	8004794 <xQueueGenericSendFromISR+0xc>
 80047c2:	2000      	movs	r0, #0
 80047c4:	e7e6      	b.n	8004794 <xQueueGenericSendFromISR+0xc>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d009      	beq.n	80047de <xQueueGenericSendFromISR+0x56>
 80047ca:	b968      	cbnz	r0, 80047e8 <xQueueGenericSendFromISR+0x60>
 80047cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d0:	f383 8811 	msr	BASEPRI, r3
 80047d4:	f3bf 8f6f 	isb	sy
 80047d8:	f3bf 8f4f 	dsb	sy
 80047dc:	e7fe      	b.n	80047dc <xQueueGenericSendFromISR+0x54>
 80047de:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 80047e0:	2d01      	cmp	r5, #1
 80047e2:	d0f2      	beq.n	80047ca <xQueueGenericSendFromISR+0x42>
 80047e4:	2000      	movs	r0, #0
 80047e6:	e7f0      	b.n	80047ca <xQueueGenericSendFromISR+0x42>
 80047e8:	461f      	mov	r7, r3
 80047ea:	4690      	mov	r8, r2
 80047ec:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80047ee:	f7ff fd33 	bl	8004258 <vPortValidateInterruptPriority>
	__asm volatile
 80047f2:	f3ef 8611 	mrs	r6, BASEPRI
 80047f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047fa:	f383 8811 	msr	BASEPRI, r3
 80047fe:	f3bf 8f6f 	isb	sy
 8004802:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004806:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004808:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800480a:	429a      	cmp	r2, r3
 800480c:	d301      	bcc.n	8004812 <xQueueGenericSendFromISR+0x8a>
 800480e:	2f02      	cmp	r7, #2
 8004810:	d121      	bne.n	8004856 <xQueueGenericSendFromISR+0xce>
			const int8_t cTxLock = pxQueue->cTxLock;
 8004812:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8004816:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004818:	463a      	mov	r2, r7
 800481a:	4649      	mov	r1, r9
 800481c:	4620      	mov	r0, r4
 800481e:	f7ff fda4 	bl	800436a <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8004822:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004826:	d110      	bne.n	800484a <xQueueGenericSendFromISR+0xc2>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004828:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800482a:	b1b3      	cbz	r3, 800485a <xQueueGenericSendFromISR+0xd2>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800482c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004830:	f000 fd0c 	bl	800524c <xTaskRemoveFromEventList>
 8004834:	b198      	cbz	r0, 800485e <xQueueGenericSendFromISR+0xd6>
							if( pxHigherPriorityTaskWoken != NULL )
 8004836:	f1b8 0f00 	cmp.w	r8, #0
 800483a:	d012      	beq.n	8004862 <xQueueGenericSendFromISR+0xda>
								*pxHigherPriorityTaskWoken = pdTRUE;
 800483c:	2001      	movs	r0, #1
 800483e:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile
 8004842:	f386 8811 	msr	BASEPRI, r6
}
 8004846:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800484a:	1c6b      	adds	r3, r5, #1
 800484c:	b25b      	sxtb	r3, r3
 800484e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 8004852:	2001      	movs	r0, #1
 8004854:	e7f5      	b.n	8004842 <xQueueGenericSendFromISR+0xba>
			xReturn = errQUEUE_FULL;
 8004856:	2000      	movs	r0, #0
 8004858:	e7f3      	b.n	8004842 <xQueueGenericSendFromISR+0xba>
			xReturn = pdPASS;
 800485a:	2001      	movs	r0, #1
 800485c:	e7f1      	b.n	8004842 <xQueueGenericSendFromISR+0xba>
 800485e:	2001      	movs	r0, #1
 8004860:	e7ef      	b.n	8004842 <xQueueGenericSendFromISR+0xba>
 8004862:	2001      	movs	r0, #1
 8004864:	e7ed      	b.n	8004842 <xQueueGenericSendFromISR+0xba>
	...

08004868 <xQueueReceive>:
{
 8004868:	b5f0      	push	{r4, r5, r6, r7, lr}
 800486a:	b085      	sub	sp, #20
 800486c:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 800486e:	b160      	cbz	r0, 800488a <xQueueReceive+0x22>
 8004870:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004872:	b199      	cbz	r1, 800489c <xQueueReceive+0x34>
 8004874:	2501      	movs	r5, #1
 8004876:	b9bd      	cbnz	r5, 80048a8 <xQueueReceive+0x40>
	__asm volatile
 8004878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800487c:	f383 8811 	msr	BASEPRI, r3
 8004880:	f3bf 8f6f 	isb	sy
 8004884:	f3bf 8f4f 	dsb	sy
 8004888:	e7fe      	b.n	8004888 <xQueueReceive+0x20>
 800488a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800488e:	f383 8811 	msr	BASEPRI, r3
 8004892:	f3bf 8f6f 	isb	sy
 8004896:	f3bf 8f4f 	dsb	sy
 800489a:	e7fe      	b.n	800489a <xQueueReceive+0x32>
 800489c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800489e:	b90b      	cbnz	r3, 80048a4 <xQueueReceive+0x3c>
 80048a0:	2501      	movs	r5, #1
 80048a2:	e7e8      	b.n	8004876 <xQueueReceive+0xe>
 80048a4:	2500      	movs	r5, #0
 80048a6:	e7e6      	b.n	8004876 <xQueueReceive+0xe>
 80048a8:	460e      	mov	r6, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80048aa:	f000 fd67 	bl	800537c <xTaskGetSchedulerState>
 80048ae:	b910      	cbnz	r0, 80048b6 <xQueueReceive+0x4e>
 80048b0:	9b01      	ldr	r3, [sp, #4]
 80048b2:	b103      	cbz	r3, 80048b6 <xQueueReceive+0x4e>
 80048b4:	2500      	movs	r5, #0
 80048b6:	b945      	cbnz	r5, 80048ca <xQueueReceive+0x62>
 80048b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048bc:	f383 8811 	msr	BASEPRI, r3
 80048c0:	f3bf 8f6f 	isb	sy
 80048c4:	f3bf 8f4f 	dsb	sy
 80048c8:	e7fe      	b.n	80048c8 <xQueueReceive+0x60>
 80048ca:	2700      	movs	r7, #0
 80048cc:	e02f      	b.n	800492e <xQueueReceive+0xc6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80048ce:	4631      	mov	r1, r6
 80048d0:	4620      	mov	r0, r4
 80048d2:	f7ff fd85 	bl	80043e0 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80048d6:	3d01      	subs	r5, #1
 80048d8:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80048da:	6923      	ldr	r3, [r4, #16]
 80048dc:	b163      	cbz	r3, 80048f8 <xQueueReceive+0x90>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80048de:	f104 0010 	add.w	r0, r4, #16
 80048e2:	f000 fcb3 	bl	800524c <xTaskRemoveFromEventList>
 80048e6:	b138      	cbz	r0, 80048f8 <xQueueReceive+0x90>
						queueYIELD_IF_USING_PREEMPTION();
 80048e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048ec:	4b34      	ldr	r3, [pc, #208]	; (80049c0 <xQueueReceive+0x158>)
 80048ee:	601a      	str	r2, [r3, #0]
 80048f0:	f3bf 8f4f 	dsb	sy
 80048f4:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80048f8:	f7ff fba6 	bl	8004048 <vPortExitCritical>
				return pdPASS;
 80048fc:	2001      	movs	r0, #1
}
 80048fe:	b005      	add	sp, #20
 8004900:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
 8004902:	f7ff fba1 	bl	8004048 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8004906:	2000      	movs	r0, #0
 8004908:	e7f9      	b.n	80048fe <xQueueReceive+0x96>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800490a:	a802      	add	r0, sp, #8
 800490c:	f000 fce4 	bl	80052d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004910:	2701      	movs	r7, #1
 8004912:	e016      	b.n	8004942 <xQueueReceive+0xda>
		prvLockQueue( pxQueue );
 8004914:	2300      	movs	r3, #0
 8004916:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800491a:	e01e      	b.n	800495a <xQueueReceive+0xf2>
 800491c:	2300      	movs	r3, #0
 800491e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004922:	e020      	b.n	8004966 <xQueueReceive+0xfe>
				prvUnlockQueue( pxQueue );
 8004924:	4620      	mov	r0, r4
 8004926:	f7ff fd6d 	bl	8004404 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800492a:	f000 fb67 	bl	8004ffc <xTaskResumeAll>
		taskENTER_CRITICAL();
 800492e:	f7ff fb69 	bl	8004004 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004932:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004934:	2d00      	cmp	r5, #0
 8004936:	d1ca      	bne.n	80048ce <xQueueReceive+0x66>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004938:	9b01      	ldr	r3, [sp, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d0e1      	beq.n	8004902 <xQueueReceive+0x9a>
				else if( xEntryTimeSet == pdFALSE )
 800493e:	2f00      	cmp	r7, #0
 8004940:	d0e3      	beq.n	800490a <xQueueReceive+0xa2>
		taskEXIT_CRITICAL();
 8004942:	f7ff fb81 	bl	8004048 <vPortExitCritical>
		vTaskSuspendAll();
 8004946:	f000 fabb 	bl	8004ec0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800494a:	f7ff fb5b 	bl	8004004 <vPortEnterCritical>
 800494e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8004952:	b25b      	sxtb	r3, r3
 8004954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004958:	d0dc      	beq.n	8004914 <xQueueReceive+0xac>
 800495a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800495e:	b25b      	sxtb	r3, r3
 8004960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004964:	d0da      	beq.n	800491c <xQueueReceive+0xb4>
 8004966:	f7ff fb6f 	bl	8004048 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800496a:	a901      	add	r1, sp, #4
 800496c:	a802      	add	r0, sp, #8
 800496e:	f000 fcbf 	bl	80052f0 <xTaskCheckForTimeOut>
 8004972:	b9c8      	cbnz	r0, 80049a8 <xQueueReceive+0x140>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004974:	4620      	mov	r0, r4
 8004976:	f7ff fceb 	bl	8004350 <prvIsQueueEmpty>
 800497a:	2800      	cmp	r0, #0
 800497c:	d0d2      	beq.n	8004924 <xQueueReceive+0xbc>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800497e:	9901      	ldr	r1, [sp, #4]
 8004980:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004984:	f000 fc2e 	bl	80051e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004988:	4620      	mov	r0, r4
 800498a:	f7ff fd3b 	bl	8004404 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800498e:	f000 fb35 	bl	8004ffc <xTaskResumeAll>
 8004992:	2800      	cmp	r0, #0
 8004994:	d1cb      	bne.n	800492e <xQueueReceive+0xc6>
					portYIELD_WITHIN_API();
 8004996:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800499a:	4b09      	ldr	r3, [pc, #36]	; (80049c0 <xQueueReceive+0x158>)
 800499c:	601a      	str	r2, [r3, #0]
 800499e:	f3bf 8f4f 	dsb	sy
 80049a2:	f3bf 8f6f 	isb	sy
 80049a6:	e7c2      	b.n	800492e <xQueueReceive+0xc6>
			prvUnlockQueue( pxQueue );
 80049a8:	4620      	mov	r0, r4
 80049aa:	f7ff fd2b 	bl	8004404 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80049ae:	f000 fb25 	bl	8004ffc <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80049b2:	4620      	mov	r0, r4
 80049b4:	f7ff fccc 	bl	8004350 <prvIsQueueEmpty>
 80049b8:	2800      	cmp	r0, #0
 80049ba:	d0b8      	beq.n	800492e <xQueueReceive+0xc6>
				return errQUEUE_EMPTY;
 80049bc:	2000      	movs	r0, #0
 80049be:	e79e      	b.n	80048fe <xQueueReceive+0x96>
 80049c0:	e000ed04 	.word	0xe000ed04

080049c4 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80049c4:	2300      	movs	r3, #0
 80049c6:	2b07      	cmp	r3, #7
 80049c8:	d80c      	bhi.n	80049e4 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80049ca:	4a07      	ldr	r2, [pc, #28]	; (80049e8 <vQueueAddToRegistry+0x24>)
 80049cc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80049d0:	b10a      	cbz	r2, 80049d6 <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80049d2:	3301      	adds	r3, #1
 80049d4:	e7f7      	b.n	80049c6 <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80049d6:	4a04      	ldr	r2, [pc, #16]	; (80049e8 <vQueueAddToRegistry+0x24>)
 80049d8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80049dc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80049e0:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80049e2:	4770      	bx	lr
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	2000504c 	.word	0x2000504c

080049ec <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80049ec:	b570      	push	{r4, r5, r6, lr}
 80049ee:	4604      	mov	r4, r0
 80049f0:	460d      	mov	r5, r1
 80049f2:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80049f4:	f7ff fb06 	bl	8004004 <vPortEnterCritical>
 80049f8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80049fc:	b25b      	sxtb	r3, r3
 80049fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a02:	d00d      	beq.n	8004a20 <vQueueWaitForMessageRestricted+0x34>
 8004a04:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8004a08:	b25b      	sxtb	r3, r3
 8004a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a0e:	d00b      	beq.n	8004a28 <vQueueWaitForMessageRestricted+0x3c>
 8004a10:	f7ff fb1a 	bl	8004048 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004a14:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004a16:	b15b      	cbz	r3, 8004a30 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004a18:	4620      	mov	r0, r4
 8004a1a:	f7ff fcf3 	bl	8004404 <prvUnlockQueue>
 8004a1e:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 8004a20:	2300      	movs	r3, #0
 8004a22:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8004a26:	e7ed      	b.n	8004a04 <vQueueWaitForMessageRestricted+0x18>
 8004a28:	2300      	movs	r3, #0
 8004a2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004a2e:	e7ef      	b.n	8004a10 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004a30:	4632      	mov	r2, r6
 8004a32:	4629      	mov	r1, r5
 8004a34:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004a38:	f000 fbec 	bl	8005214 <vTaskPlaceOnEventListRestricted>
 8004a3c:	e7ec      	b.n	8004a18 <vQueueWaitForMessageRestricted+0x2c>
	...

08004a40 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a40:	4b0a      	ldr	r3, [pc, #40]	; (8004a6c <prvResetNextTaskUnblockTime+0x2c>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	b94b      	cbnz	r3, 8004a5c <prvResetNextTaskUnblockTime+0x1c>
 8004a48:	2301      	movs	r3, #1
 8004a4a:	b94b      	cbnz	r3, 8004a60 <prvResetNextTaskUnblockTime+0x20>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004a4c:	4b07      	ldr	r3, [pc, #28]	; (8004a6c <prvResetNextTaskUnblockTime+0x2c>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004a54:	685a      	ldr	r2, [r3, #4]
 8004a56:	4b06      	ldr	r3, [pc, #24]	; (8004a70 <prvResetNextTaskUnblockTime+0x30>)
 8004a58:	601a      	str	r2, [r3, #0]
 8004a5a:	4770      	bx	lr
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	e7f4      	b.n	8004a4a <prvResetNextTaskUnblockTime+0xa>
		xNextTaskUnblockTime = portMAX_DELAY;
 8004a60:	f04f 32ff 	mov.w	r2, #4294967295
 8004a64:	4b02      	ldr	r3, [pc, #8]	; (8004a70 <prvResetNextTaskUnblockTime+0x30>)
 8004a66:	601a      	str	r2, [r3, #0]
 8004a68:	4770      	bx	lr
 8004a6a:	bf00      	nop
 8004a6c:	200046b0 	.word	0x200046b0
 8004a70:	20004784 	.word	0x20004784

08004a74 <prvInitialiseNewTask>:
{
 8004a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a78:	4680      	mov	r8, r0
 8004a7a:	4699      	mov	r9, r3
 8004a7c:	9d08      	ldr	r5, [sp, #32]
 8004a7e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004a80:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004a82:	6b26      	ldr	r6, [r4, #48]	; 0x30
 8004a84:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8004a88:	3a01      	subs	r2, #1
 8004a8a:	eb06 0682 	add.w	r6, r6, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004a8e:	f026 0607 	bic.w	r6, r6, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a92:	2300      	movs	r3, #0
 8004a94:	2b0f      	cmp	r3, #15
 8004a96:	d807      	bhi.n	8004aa8 <prvInitialiseNewTask+0x34>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004a98:	5cc8      	ldrb	r0, [r1, r3]
 8004a9a:	18e2      	adds	r2, r4, r3
 8004a9c:	f882 0034 	strb.w	r0, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
 8004aa0:	5cca      	ldrb	r2, [r1, r3]
 8004aa2:	b10a      	cbz	r2, 8004aa8 <prvInitialiseNewTask+0x34>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	e7f5      	b.n	8004a94 <prvInitialiseNewTask+0x20>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004aae:	2d06      	cmp	r5, #6
 8004ab0:	d900      	bls.n	8004ab4 <prvInitialiseNewTask+0x40>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004ab2:	2506      	movs	r5, #6
	pxNewTCB->uxPriority = uxPriority;
 8004ab4:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8004ab6:	6465      	str	r5, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004ab8:	f04f 0a00 	mov.w	sl, #0
 8004abc:	f8c4 a048 	str.w	sl, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004ac0:	1d20      	adds	r0, r4, #4
 8004ac2:	f7ff f9f7 	bl	8003eb4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004ac6:	f104 0018 	add.w	r0, r4, #24
 8004aca:	f7ff f9f3 	bl	8003eb4 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004ace:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ad0:	f1c5 0507 	rsb	r5, r5, #7
 8004ad4:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004ad6:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8004ad8:	f8c4 a04c 	str.w	sl, [r4, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004adc:	f884 a050 	strb.w	sl, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004ae0:	464a      	mov	r2, r9
 8004ae2:	4641      	mov	r1, r8
 8004ae4:	4630      	mov	r0, r6
 8004ae6:	f7ff fa61 	bl	8003fac <pxPortInitialiseStack>
 8004aea:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8004aec:	b107      	cbz	r7, 8004af0 <prvInitialiseNewTask+0x7c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004aee:	603c      	str	r4, [r7, #0]
 8004af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08004af4 <prvInitialiseTaskLists>:
{
 8004af4:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004af6:	2400      	movs	r4, #0
 8004af8:	e007      	b.n	8004b0a <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004afa:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8004afe:	0093      	lsls	r3, r2, #2
 8004b00:	480e      	ldr	r0, [pc, #56]	; (8004b3c <prvInitialiseTaskLists+0x48>)
 8004b02:	4418      	add	r0, r3
 8004b04:	f7ff f9cb 	bl	8003e9e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004b08:	3401      	adds	r4, #1
 8004b0a:	2c06      	cmp	r4, #6
 8004b0c:	d9f5      	bls.n	8004afa <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 8004b0e:	4d0c      	ldr	r5, [pc, #48]	; (8004b40 <prvInitialiseTaskLists+0x4c>)
 8004b10:	4628      	mov	r0, r5
 8004b12:	f7ff f9c4 	bl	8003e9e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004b16:	4c0b      	ldr	r4, [pc, #44]	; (8004b44 <prvInitialiseTaskLists+0x50>)
 8004b18:	4620      	mov	r0, r4
 8004b1a:	f7ff f9c0 	bl	8003e9e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004b1e:	480a      	ldr	r0, [pc, #40]	; (8004b48 <prvInitialiseTaskLists+0x54>)
 8004b20:	f7ff f9bd 	bl	8003e9e <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8004b24:	4809      	ldr	r0, [pc, #36]	; (8004b4c <prvInitialiseTaskLists+0x58>)
 8004b26:	f7ff f9ba 	bl	8003e9e <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8004b2a:	4809      	ldr	r0, [pc, #36]	; (8004b50 <prvInitialiseTaskLists+0x5c>)
 8004b2c:	f7ff f9b7 	bl	8003e9e <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8004b30:	4b08      	ldr	r3, [pc, #32]	; (8004b54 <prvInitialiseTaskLists+0x60>)
 8004b32:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004b34:	4b08      	ldr	r3, [pc, #32]	; (8004b58 <prvInitialiseTaskLists+0x64>)
 8004b36:	601c      	str	r4, [r3, #0]
 8004b38:	bd38      	pop	{r3, r4, r5, pc}
 8004b3a:	bf00      	nop
 8004b3c:	200046b8 	.word	0x200046b8
 8004b40:	2000475c 	.word	0x2000475c
 8004b44:	20004770 	.word	0x20004770
 8004b48:	2000478c 	.word	0x2000478c
 8004b4c:	200047b8 	.word	0x200047b8
 8004b50:	200047a4 	.word	0x200047a4
 8004b54:	200046b0 	.word	0x200046b0
 8004b58:	200046b4 	.word	0x200046b4

08004b5c <prvAddNewTaskToReadyList>:
{
 8004b5c:	b510      	push	{r4, lr}
 8004b5e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8004b60:	f7ff fa50 	bl	8004004 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8004b64:	4a20      	ldr	r2, [pc, #128]	; (8004be8 <prvAddNewTaskToReadyList+0x8c>)
 8004b66:	6813      	ldr	r3, [r2, #0]
 8004b68:	3301      	adds	r3, #1
 8004b6a:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004b6c:	4b1f      	ldr	r3, [pc, #124]	; (8004bec <prvAddNewTaskToReadyList+0x90>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d031      	beq.n	8004bd8 <prvAddNewTaskToReadyList+0x7c>
			if( xSchedulerRunning == pdFALSE )
 8004b74:	4b1e      	ldr	r3, [pc, #120]	; (8004bf0 <prvAddNewTaskToReadyList+0x94>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	b93b      	cbnz	r3, 8004b8a <prvAddNewTaskToReadyList+0x2e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004b7a:	4b1c      	ldr	r3, [pc, #112]	; (8004bec <prvAddNewTaskToReadyList+0x90>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b80:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d801      	bhi.n	8004b8a <prvAddNewTaskToReadyList+0x2e>
					pxCurrentTCB = pxNewTCB;
 8004b86:	4b19      	ldr	r3, [pc, #100]	; (8004bec <prvAddNewTaskToReadyList+0x90>)
 8004b88:	601c      	str	r4, [r3, #0]
		uxTaskNumber++;
 8004b8a:	4a1a      	ldr	r2, [pc, #104]	; (8004bf4 <prvAddNewTaskToReadyList+0x98>)
 8004b8c:	6813      	ldr	r3, [r2, #0]
 8004b8e:	3301      	adds	r3, #1
 8004b90:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 8004b92:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004b94:	2201      	movs	r2, #1
 8004b96:	409a      	lsls	r2, r3
 8004b98:	4917      	ldr	r1, [pc, #92]	; (8004bf8 <prvAddNewTaskToReadyList+0x9c>)
 8004b9a:	6808      	ldr	r0, [r1, #0]
 8004b9c:	4302      	orrs	r2, r0
 8004b9e:	600a      	str	r2, [r1, #0]
 8004ba0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004ba4:	009a      	lsls	r2, r3, #2
 8004ba6:	1d21      	adds	r1, r4, #4
 8004ba8:	4814      	ldr	r0, [pc, #80]	; (8004bfc <prvAddNewTaskToReadyList+0xa0>)
 8004baa:	4410      	add	r0, r2
 8004bac:	f7ff f985 	bl	8003eba <vListInsertEnd>
	taskEXIT_CRITICAL();
 8004bb0:	f7ff fa4a 	bl	8004048 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8004bb4:	4b0e      	ldr	r3, [pc, #56]	; (8004bf0 <prvAddNewTaskToReadyList+0x94>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	b16b      	cbz	r3, 8004bd6 <prvAddNewTaskToReadyList+0x7a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004bba:	4b0c      	ldr	r3, [pc, #48]	; (8004bec <prvAddNewTaskToReadyList+0x90>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bc0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d207      	bcs.n	8004bd6 <prvAddNewTaskToReadyList+0x7a>
			taskYIELD_IF_USING_PREEMPTION();
 8004bc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bca:	4b0d      	ldr	r3, [pc, #52]	; (8004c00 <prvAddNewTaskToReadyList+0xa4>)
 8004bcc:	601a      	str	r2, [r3, #0]
 8004bce:	f3bf 8f4f 	dsb	sy
 8004bd2:	f3bf 8f6f 	isb	sy
 8004bd6:	bd10      	pop	{r4, pc}
			pxCurrentTCB = pxNewTCB;
 8004bd8:	4b04      	ldr	r3, [pc, #16]	; (8004bec <prvAddNewTaskToReadyList+0x90>)
 8004bda:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004bdc:	6813      	ldr	r3, [r2, #0]
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d1d3      	bne.n	8004b8a <prvAddNewTaskToReadyList+0x2e>
				prvInitialiseTaskLists();
 8004be2:	f7ff ff87 	bl	8004af4 <prvInitialiseTaskLists>
 8004be6:	e7d0      	b.n	8004b8a <prvAddNewTaskToReadyList+0x2e>
 8004be8:	20004744 	.word	0x20004744
 8004bec:	200046ac 	.word	0x200046ac
 8004bf0:	200047a0 	.word	0x200047a0
 8004bf4:	20004754 	.word	0x20004754
 8004bf8:	20004758 	.word	0x20004758
 8004bfc:	200046b8 	.word	0x200046b8
 8004c00:	e000ed04 	.word	0xe000ed04

08004c04 <prvDeleteTCB>:
	{
 8004c04:	b510      	push	{r4, lr}
 8004c06:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004c08:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8004c0c:	b163      	cbz	r3, 8004c28 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d011      	beq.n	8004c36 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004c12:	2b02      	cmp	r3, #2
 8004c14:	d012      	beq.n	8004c3c <prvDeleteTCB+0x38>
 8004c16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c1a:	f383 8811 	msr	BASEPRI, r3
 8004c1e:	f3bf 8f6f 	isb	sy
 8004c22:	f3bf 8f4f 	dsb	sy
 8004c26:	e7fe      	b.n	8004c26 <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
 8004c28:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8004c2a:	f7ff fb77 	bl	800431c <vPortFree>
				vPortFree( pxTCB );
 8004c2e:	4620      	mov	r0, r4
 8004c30:	f7ff fb74 	bl	800431c <vPortFree>
 8004c34:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8004c36:	f7ff fb71 	bl	800431c <vPortFree>
 8004c3a:	bd10      	pop	{r4, pc}
 8004c3c:	bd10      	pop	{r4, pc}
	...

08004c40 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004c40:	4b0f      	ldr	r3, [pc, #60]	; (8004c80 <prvCheckTasksWaitingTermination+0x40>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	b1d3      	cbz	r3, 8004c7c <prvCheckTasksWaitingTermination+0x3c>
{
 8004c46:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 8004c48:	f7ff f9dc 	bl	8004004 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004c4c:	4b0d      	ldr	r3, [pc, #52]	; (8004c84 <prvCheckTasksWaitingTermination+0x44>)
 8004c4e:	68db      	ldr	r3, [r3, #12]
 8004c50:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c52:	1d20      	adds	r0, r4, #4
 8004c54:	f7ff f957 	bl	8003f06 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004c58:	4a0b      	ldr	r2, [pc, #44]	; (8004c88 <prvCheckTasksWaitingTermination+0x48>)
 8004c5a:	6813      	ldr	r3, [r2, #0]
 8004c5c:	3b01      	subs	r3, #1
 8004c5e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004c60:	4a07      	ldr	r2, [pc, #28]	; (8004c80 <prvCheckTasksWaitingTermination+0x40>)
 8004c62:	6813      	ldr	r3, [r2, #0]
 8004c64:	3b01      	subs	r3, #1
 8004c66:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 8004c68:	f7ff f9ee 	bl	8004048 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8004c6c:	4620      	mov	r0, r4
 8004c6e:	f7ff ffc9 	bl	8004c04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004c72:	4b03      	ldr	r3, [pc, #12]	; (8004c80 <prvCheckTasksWaitingTermination+0x40>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d1e6      	bne.n	8004c48 <prvCheckTasksWaitingTermination+0x8>
}
 8004c7a:	bd10      	pop	{r4, pc}
 8004c7c:	4770      	bx	lr
 8004c7e:	bf00      	nop
 8004c80:	20004748 	.word	0x20004748
 8004c84:	200047b8 	.word	0x200047b8
 8004c88:	20004744 	.word	0x20004744

08004c8c <prvIdleTask>:
{
 8004c8c:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 8004c8e:	f7ff ffd7 	bl	8004c40 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004c92:	4b06      	ldr	r3, [pc, #24]	; (8004cac <prvIdleTask+0x20>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d9f9      	bls.n	8004c8e <prvIdleTask+0x2>
				taskYIELD();
 8004c9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c9e:	4b04      	ldr	r3, [pc, #16]	; (8004cb0 <prvIdleTask+0x24>)
 8004ca0:	601a      	str	r2, [r3, #0]
 8004ca2:	f3bf 8f4f 	dsb	sy
 8004ca6:	f3bf 8f6f 	isb	sy
 8004caa:	e7f0      	b.n	8004c8e <prvIdleTask+0x2>
 8004cac:	200046b8 	.word	0x200046b8
 8004cb0:	e000ed04 	.word	0xe000ed04

08004cb4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004cb4:	b570      	push	{r4, r5, r6, lr}
 8004cb6:	4604      	mov	r4, r0
 8004cb8:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004cba:	4b1d      	ldr	r3, [pc, #116]	; (8004d30 <prvAddCurrentTaskToDelayedList+0x7c>)
 8004cbc:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004cbe:	4b1d      	ldr	r3, [pc, #116]	; (8004d34 <prvAddCurrentTaskToDelayedList+0x80>)
 8004cc0:	6818      	ldr	r0, [r3, #0]
 8004cc2:	3004      	adds	r0, #4
 8004cc4:	f7ff f91f 	bl	8003f06 <uxListRemove>
 8004cc8:	b950      	cbnz	r0, 8004ce0 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004cca:	4b1a      	ldr	r3, [pc, #104]	; (8004d34 <prvAddCurrentTaskToDelayedList+0x80>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	fa03 f202 	lsl.w	r2, r3, r2
 8004cd6:	4918      	ldr	r1, [pc, #96]	; (8004d38 <prvAddCurrentTaskToDelayedList+0x84>)
 8004cd8:	680b      	ldr	r3, [r1, #0]
 8004cda:	ea23 0302 	bic.w	r3, r3, r2
 8004cde:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004ce0:	f1b4 3fff 	cmp.w	r4, #4294967295
 8004ce4:	d013      	beq.n	8004d0e <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004ce6:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004ce8:	4b12      	ldr	r3, [pc, #72]	; (8004d34 <prvAddCurrentTaskToDelayedList+0x80>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8004cee:	42a5      	cmp	r5, r4
 8004cf0:	d816      	bhi.n	8004d20 <prvAddCurrentTaskToDelayedList+0x6c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004cf2:	4b12      	ldr	r3, [pc, #72]	; (8004d3c <prvAddCurrentTaskToDelayedList+0x88>)
 8004cf4:	6818      	ldr	r0, [r3, #0]
 8004cf6:	4b0f      	ldr	r3, [pc, #60]	; (8004d34 <prvAddCurrentTaskToDelayedList+0x80>)
 8004cf8:	6819      	ldr	r1, [r3, #0]
 8004cfa:	3104      	adds	r1, #4
 8004cfc:	f7ff f8e9 	bl	8003ed2 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8004d00:	4b0f      	ldr	r3, [pc, #60]	; (8004d40 <prvAddCurrentTaskToDelayedList+0x8c>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	429c      	cmp	r4, r3
 8004d06:	d201      	bcs.n	8004d0c <prvAddCurrentTaskToDelayedList+0x58>
				{
					xNextTaskUnblockTime = xTimeToWake;
 8004d08:	4b0d      	ldr	r3, [pc, #52]	; (8004d40 <prvAddCurrentTaskToDelayedList+0x8c>)
 8004d0a:	601c      	str	r4, [r3, #0]
 8004d0c:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004d0e:	2e00      	cmp	r6, #0
 8004d10:	d0e9      	beq.n	8004ce6 <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d12:	4b08      	ldr	r3, [pc, #32]	; (8004d34 <prvAddCurrentTaskToDelayedList+0x80>)
 8004d14:	6819      	ldr	r1, [r3, #0]
 8004d16:	3104      	adds	r1, #4
 8004d18:	480a      	ldr	r0, [pc, #40]	; (8004d44 <prvAddCurrentTaskToDelayedList+0x90>)
 8004d1a:	f7ff f8ce 	bl	8003eba <vListInsertEnd>
 8004d1e:	bd70      	pop	{r4, r5, r6, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004d20:	4b09      	ldr	r3, [pc, #36]	; (8004d48 <prvAddCurrentTaskToDelayedList+0x94>)
 8004d22:	6818      	ldr	r0, [r3, #0]
 8004d24:	4b03      	ldr	r3, [pc, #12]	; (8004d34 <prvAddCurrentTaskToDelayedList+0x80>)
 8004d26:	6819      	ldr	r1, [r3, #0]
 8004d28:	3104      	adds	r1, #4
 8004d2a:	f7ff f8d2 	bl	8003ed2 <vListInsert>
 8004d2e:	bd70      	pop	{r4, r5, r6, pc}
 8004d30:	200047cc 	.word	0x200047cc
 8004d34:	200046ac 	.word	0x200046ac
 8004d38:	20004758 	.word	0x20004758
 8004d3c:	200046b0 	.word	0x200046b0
 8004d40:	20004784 	.word	0x20004784
 8004d44:	200047a4 	.word	0x200047a4
 8004d48:	200046b4 	.word	0x200046b4

08004d4c <xTaskCreateStatic>:
	{
 8004d4c:	b570      	push	{r4, r5, r6, lr}
 8004d4e:	b086      	sub	sp, #24
 8004d50:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8004d52:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 8004d54:	b175      	cbz	r5, 8004d74 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004d56:	b1b4      	cbz	r4, 8004d86 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8004d58:	2654      	movs	r6, #84	; 0x54
 8004d5a:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004d5c:	9e04      	ldr	r6, [sp, #16]
 8004d5e:	2e54      	cmp	r6, #84	; 0x54
 8004d60:	d01a      	beq.n	8004d98 <xTaskCreateStatic+0x4c>
 8004d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d66:	f383 8811 	msr	BASEPRI, r3
 8004d6a:	f3bf 8f6f 	isb	sy
 8004d6e:	f3bf 8f4f 	dsb	sy
 8004d72:	e7fe      	b.n	8004d72 <xTaskCreateStatic+0x26>
 8004d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d78:	f383 8811 	msr	BASEPRI, r3
 8004d7c:	f3bf 8f6f 	isb	sy
 8004d80:	f3bf 8f4f 	dsb	sy
 8004d84:	e7fe      	b.n	8004d84 <xTaskCreateStatic+0x38>
 8004d86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d8a:	f383 8811 	msr	BASEPRI, r3
 8004d8e:	f3bf 8f6f 	isb	sy
 8004d92:	f3bf 8f4f 	dsb	sy
 8004d96:	e7fe      	b.n	8004d96 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004d98:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004d9a:	2502      	movs	r5, #2
 8004d9c:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004da0:	2500      	movs	r5, #0
 8004da2:	9503      	str	r5, [sp, #12]
 8004da4:	9402      	str	r4, [sp, #8]
 8004da6:	ad05      	add	r5, sp, #20
 8004da8:	9501      	str	r5, [sp, #4]
 8004daa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8004dac:	9500      	str	r5, [sp, #0]
 8004dae:	f7ff fe61 	bl	8004a74 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004db2:	4620      	mov	r0, r4
 8004db4:	f7ff fed2 	bl	8004b5c <prvAddNewTaskToReadyList>
	}
 8004db8:	9805      	ldr	r0, [sp, #20]
 8004dba:	b006      	add	sp, #24
 8004dbc:	bd70      	pop	{r4, r5, r6, pc}

08004dbe <xTaskCreate>:
	{
 8004dbe:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004dc2:	b085      	sub	sp, #20
 8004dc4:	4606      	mov	r6, r0
 8004dc6:	460f      	mov	r7, r1
 8004dc8:	4615      	mov	r5, r2
 8004dca:	4698      	mov	r8, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dcc:	0090      	lsls	r0, r2, #2
 8004dce:	f7ff fa71 	bl	80042b4 <pvPortMalloc>
			if( pxStack != NULL )
 8004dd2:	b310      	cbz	r0, 8004e1a <xTaskCreate+0x5c>
 8004dd4:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004dd6:	2054      	movs	r0, #84	; 0x54
 8004dd8:	f7ff fa6c 	bl	80042b4 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8004ddc:	4604      	mov	r4, r0
 8004dde:	b1c0      	cbz	r0, 8004e12 <xTaskCreate+0x54>
					pxNewTCB->pxStack = pxStack;
 8004de0:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 8004de4:	b1dc      	cbz	r4, 8004e1e <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004de6:	2300      	movs	r3, #0
 8004de8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004dec:	9303      	str	r3, [sp, #12]
 8004dee:	9402      	str	r4, [sp, #8]
 8004df0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004df2:	9301      	str	r3, [sp, #4]
 8004df4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004df6:	9300      	str	r3, [sp, #0]
 8004df8:	4643      	mov	r3, r8
 8004dfa:	462a      	mov	r2, r5
 8004dfc:	4639      	mov	r1, r7
 8004dfe:	4630      	mov	r0, r6
 8004e00:	f7ff fe38 	bl	8004a74 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004e04:	4620      	mov	r0, r4
 8004e06:	f7ff fea9 	bl	8004b5c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004e0a:	2001      	movs	r0, #1
	}
 8004e0c:	b005      	add	sp, #20
 8004e0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8004e12:	4648      	mov	r0, r9
 8004e14:	f7ff fa82 	bl	800431c <vPortFree>
 8004e18:	e7e4      	b.n	8004de4 <xTaskCreate+0x26>
				pxNewTCB = NULL;
 8004e1a:	2400      	movs	r4, #0
 8004e1c:	e7e2      	b.n	8004de4 <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004e1e:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8004e22:	e7f3      	b.n	8004e0c <xTaskCreate+0x4e>

08004e24 <vTaskStartScheduler>:
{
 8004e24:	b510      	push	{r4, lr}
 8004e26:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004e28:	2400      	movs	r4, #0
 8004e2a:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004e2c:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004e2e:	aa07      	add	r2, sp, #28
 8004e30:	a906      	add	r1, sp, #24
 8004e32:	a805      	add	r0, sp, #20
 8004e34:	f000 fde4 	bl	8005a00 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004e38:	9b05      	ldr	r3, [sp, #20]
 8004e3a:	9302      	str	r3, [sp, #8]
 8004e3c:	9b06      	ldr	r3, [sp, #24]
 8004e3e:	9301      	str	r3, [sp, #4]
 8004e40:	9400      	str	r4, [sp, #0]
 8004e42:	4623      	mov	r3, r4
 8004e44:	9a07      	ldr	r2, [sp, #28]
 8004e46:	4919      	ldr	r1, [pc, #100]	; (8004eac <vTaskStartScheduler+0x88>)
 8004e48:	4819      	ldr	r0, [pc, #100]	; (8004eb0 <vTaskStartScheduler+0x8c>)
 8004e4a:	f7ff ff7f 	bl	8004d4c <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8004e4e:	b148      	cbz	r0, 8004e64 <vTaskStartScheduler+0x40>
			xReturn = pdPASS;
 8004e50:	2001      	movs	r0, #1
		if( xReturn == pdPASS )
 8004e52:	2801      	cmp	r0, #1
 8004e54:	d008      	beq.n	8004e68 <vTaskStartScheduler+0x44>
	if( xReturn == pdPASS )
 8004e56:	2801      	cmp	r0, #1
 8004e58:	d009      	beq.n	8004e6e <vTaskStartScheduler+0x4a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004e5a:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004e5e:	d01b      	beq.n	8004e98 <vTaskStartScheduler+0x74>
}
 8004e60:	b008      	add	sp, #32
 8004e62:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
 8004e64:	2000      	movs	r0, #0
 8004e66:	e7f4      	b.n	8004e52 <vTaskStartScheduler+0x2e>
			xReturn = xTimerCreateTimerTask();
 8004e68:	f000 fb5e 	bl	8005528 <xTimerCreateTimerTask>
 8004e6c:	e7f3      	b.n	8004e56 <vTaskStartScheduler+0x32>
 8004e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e72:	f383 8811 	msr	BASEPRI, r3
 8004e76:	f3bf 8f6f 	isb	sy
 8004e7a:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8004e7e:	f04f 32ff 	mov.w	r2, #4294967295
 8004e82:	4b0c      	ldr	r3, [pc, #48]	; (8004eb4 <vTaskStartScheduler+0x90>)
 8004e84:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004e86:	2201      	movs	r2, #1
 8004e88:	4b0b      	ldr	r3, [pc, #44]	; (8004eb8 <vTaskStartScheduler+0x94>)
 8004e8a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	4b0b      	ldr	r3, [pc, #44]	; (8004ebc <vTaskStartScheduler+0x98>)
 8004e90:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8004e92:	f7ff f959 	bl	8004148 <xPortStartScheduler>
 8004e96:	e7e3      	b.n	8004e60 <vTaskStartScheduler+0x3c>
 8004e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e9c:	f383 8811 	msr	BASEPRI, r3
 8004ea0:	f3bf 8f6f 	isb	sy
 8004ea4:	f3bf 8f4f 	dsb	sy
 8004ea8:	e7fe      	b.n	8004ea8 <vTaskStartScheduler+0x84>
 8004eaa:	bf00      	nop
 8004eac:	0800a0ac 	.word	0x0800a0ac
 8004eb0:	08004c8d 	.word	0x08004c8d
 8004eb4:	20004784 	.word	0x20004784
 8004eb8:	200047a0 	.word	0x200047a0
 8004ebc:	200047cc 	.word	0x200047cc

08004ec0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8004ec0:	4a02      	ldr	r2, [pc, #8]	; (8004ecc <vTaskSuspendAll+0xc>)
 8004ec2:	6813      	ldr	r3, [r2, #0]
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	6013      	str	r3, [r2, #0]
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop
 8004ecc:	20004750 	.word	0x20004750

08004ed0 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8004ed0:	4b01      	ldr	r3, [pc, #4]	; (8004ed8 <xTaskGetTickCount+0x8>)
 8004ed2:	6818      	ldr	r0, [r3, #0]
}
 8004ed4:	4770      	bx	lr
 8004ed6:	bf00      	nop
 8004ed8:	200047cc 	.word	0x200047cc

08004edc <xTaskIncrementTick>:
{
 8004edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ede:	4b3c      	ldr	r3, [pc, #240]	; (8004fd0 <xTaskIncrementTick+0xf4>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d168      	bne.n	8004fb8 <xTaskIncrementTick+0xdc>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004ee6:	4b3b      	ldr	r3, [pc, #236]	; (8004fd4 <xTaskIncrementTick+0xf8>)
 8004ee8:	681d      	ldr	r5, [r3, #0]
 8004eea:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8004eec:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004eee:	b9c5      	cbnz	r5, 8004f22 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8004ef0:	4b39      	ldr	r3, [pc, #228]	; (8004fd8 <xTaskIncrementTick+0xfc>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	b143      	cbz	r3, 8004f0a <xTaskIncrementTick+0x2e>
 8004ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004efc:	f383 8811 	msr	BASEPRI, r3
 8004f00:	f3bf 8f6f 	isb	sy
 8004f04:	f3bf 8f4f 	dsb	sy
 8004f08:	e7fe      	b.n	8004f08 <xTaskIncrementTick+0x2c>
 8004f0a:	4a33      	ldr	r2, [pc, #204]	; (8004fd8 <xTaskIncrementTick+0xfc>)
 8004f0c:	6811      	ldr	r1, [r2, #0]
 8004f0e:	4b33      	ldr	r3, [pc, #204]	; (8004fdc <xTaskIncrementTick+0x100>)
 8004f10:	6818      	ldr	r0, [r3, #0]
 8004f12:	6010      	str	r0, [r2, #0]
 8004f14:	6019      	str	r1, [r3, #0]
 8004f16:	4a32      	ldr	r2, [pc, #200]	; (8004fe0 <xTaskIncrementTick+0x104>)
 8004f18:	6813      	ldr	r3, [r2, #0]
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	6013      	str	r3, [r2, #0]
 8004f1e:	f7ff fd8f 	bl	8004a40 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004f22:	4b30      	ldr	r3, [pc, #192]	; (8004fe4 <xTaskIncrementTick+0x108>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	429d      	cmp	r5, r3
 8004f28:	d23a      	bcs.n	8004fa0 <xTaskIncrementTick+0xc4>
BaseType_t xSwitchRequired = pdFALSE;
 8004f2a:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004f2c:	4b2e      	ldr	r3, [pc, #184]	; (8004fe8 <xTaskIncrementTick+0x10c>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f32:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004f36:	009a      	lsls	r2, r3, #2
 8004f38:	4b2c      	ldr	r3, [pc, #176]	; (8004fec <xTaskIncrementTick+0x110>)
 8004f3a:	589b      	ldr	r3, [r3, r2]
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d940      	bls.n	8004fc2 <xTaskIncrementTick+0xe6>
				xSwitchRequired = pdTRUE;
 8004f40:	2401      	movs	r4, #1
 8004f42:	e03e      	b.n	8004fc2 <xTaskIncrementTick+0xe6>
							xSwitchRequired = pdTRUE;
 8004f44:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f46:	4b24      	ldr	r3, [pc, #144]	; (8004fd8 <xTaskIncrementTick+0xfc>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	b353      	cbz	r3, 8004fa4 <xTaskIncrementTick+0xc8>
 8004f4e:	2300      	movs	r3, #0
 8004f50:	bb53      	cbnz	r3, 8004fa8 <xTaskIncrementTick+0xcc>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004f52:	4b21      	ldr	r3, [pc, #132]	; (8004fd8 <xTaskIncrementTick+0xfc>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004f5a:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
 8004f5c:	429d      	cmp	r5, r3
 8004f5e:	d328      	bcc.n	8004fb2 <xTaskIncrementTick+0xd6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f60:	1d37      	adds	r7, r6, #4
 8004f62:	4638      	mov	r0, r7
 8004f64:	f7fe ffcf 	bl	8003f06 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004f68:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8004f6a:	b11b      	cbz	r3, 8004f74 <xTaskIncrementTick+0x98>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f6c:	f106 0018 	add.w	r0, r6, #24
 8004f70:	f7fe ffc9 	bl	8003f06 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004f74:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8004f76:	2201      	movs	r2, #1
 8004f78:	409a      	lsls	r2, r3
 8004f7a:	491d      	ldr	r1, [pc, #116]	; (8004ff0 <xTaskIncrementTick+0x114>)
 8004f7c:	6808      	ldr	r0, [r1, #0]
 8004f7e:	4302      	orrs	r2, r0
 8004f80:	600a      	str	r2, [r1, #0]
 8004f82:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004f86:	009a      	lsls	r2, r3, #2
 8004f88:	4639      	mov	r1, r7
 8004f8a:	4818      	ldr	r0, [pc, #96]	; (8004fec <xTaskIncrementTick+0x110>)
 8004f8c:	4410      	add	r0, r2
 8004f8e:	f7fe ff94 	bl	8003eba <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004f92:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8004f94:	4b14      	ldr	r3, [pc, #80]	; (8004fe8 <xTaskIncrementTick+0x10c>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d2d2      	bcs.n	8004f44 <xTaskIncrementTick+0x68>
 8004f9e:	e7d2      	b.n	8004f46 <xTaskIncrementTick+0x6a>
 8004fa0:	2400      	movs	r4, #0
 8004fa2:	e7d0      	b.n	8004f46 <xTaskIncrementTick+0x6a>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e7d3      	b.n	8004f50 <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fa8:	f04f 32ff 	mov.w	r2, #4294967295
 8004fac:	4b0d      	ldr	r3, [pc, #52]	; (8004fe4 <xTaskIncrementTick+0x108>)
 8004fae:	601a      	str	r2, [r3, #0]
					break;
 8004fb0:	e7bc      	b.n	8004f2c <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 8004fb2:	4a0c      	ldr	r2, [pc, #48]	; (8004fe4 <xTaskIncrementTick+0x108>)
 8004fb4:	6013      	str	r3, [r2, #0]
						break;
 8004fb6:	e7b9      	b.n	8004f2c <xTaskIncrementTick+0x50>
		++uxPendedTicks;
 8004fb8:	4a0e      	ldr	r2, [pc, #56]	; (8004ff4 <xTaskIncrementTick+0x118>)
 8004fba:	6813      	ldr	r3, [r2, #0]
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8004fc0:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
 8004fc2:	4b0d      	ldr	r3, [pc, #52]	; (8004ff8 <xTaskIncrementTick+0x11c>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	b103      	cbz	r3, 8004fca <xTaskIncrementTick+0xee>
			xSwitchRequired = pdTRUE;
 8004fc8:	2401      	movs	r4, #1
}
 8004fca:	4620      	mov	r0, r4
 8004fcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fce:	bf00      	nop
 8004fd0:	20004750 	.word	0x20004750
 8004fd4:	200047cc 	.word	0x200047cc
 8004fd8:	200046b0 	.word	0x200046b0
 8004fdc:	200046b4 	.word	0x200046b4
 8004fe0:	20004788 	.word	0x20004788
 8004fe4:	20004784 	.word	0x20004784
 8004fe8:	200046ac 	.word	0x200046ac
 8004fec:	200046b8 	.word	0x200046b8
 8004ff0:	20004758 	.word	0x20004758
 8004ff4:	2000474c 	.word	0x2000474c
 8004ff8:	200047d0 	.word	0x200047d0

08004ffc <xTaskResumeAll>:
{
 8004ffc:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 8004ffe:	4b35      	ldr	r3, [pc, #212]	; (80050d4 <xTaskResumeAll+0xd8>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	b943      	cbnz	r3, 8005016 <xTaskResumeAll+0x1a>
 8005004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005008:	f383 8811 	msr	BASEPRI, r3
 800500c:	f3bf 8f6f 	isb	sy
 8005010:	f3bf 8f4f 	dsb	sy
 8005014:	e7fe      	b.n	8005014 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 8005016:	f7fe fff5 	bl	8004004 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800501a:	4b2e      	ldr	r3, [pc, #184]	; (80050d4 <xTaskResumeAll+0xd8>)
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	3a01      	subs	r2, #1
 8005020:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d150      	bne.n	80050ca <xTaskResumeAll+0xce>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005028:	4b2b      	ldr	r3, [pc, #172]	; (80050d8 <xTaskResumeAll+0xdc>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	b923      	cbnz	r3, 8005038 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
 800502e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8005030:	f7ff f80a 	bl	8004048 <vPortExitCritical>
}
 8005034:	4620      	mov	r0, r4
 8005036:	bd38      	pop	{r3, r4, r5, pc}
 8005038:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800503a:	4b28      	ldr	r3, [pc, #160]	; (80050dc <xTaskResumeAll+0xe0>)
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	b31b      	cbz	r3, 8005088 <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005040:	4b26      	ldr	r3, [pc, #152]	; (80050dc <xTaskResumeAll+0xe0>)
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005046:	f104 0018 	add.w	r0, r4, #24
 800504a:	f7fe ff5c 	bl	8003f06 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800504e:	1d25      	adds	r5, r4, #4
 8005050:	4628      	mov	r0, r5
 8005052:	f7fe ff58 	bl	8003f06 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005056:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005058:	2201      	movs	r2, #1
 800505a:	409a      	lsls	r2, r3
 800505c:	4920      	ldr	r1, [pc, #128]	; (80050e0 <xTaskResumeAll+0xe4>)
 800505e:	6808      	ldr	r0, [r1, #0]
 8005060:	4302      	orrs	r2, r0
 8005062:	600a      	str	r2, [r1, #0]
 8005064:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005068:	009a      	lsls	r2, r3, #2
 800506a:	4629      	mov	r1, r5
 800506c:	481d      	ldr	r0, [pc, #116]	; (80050e4 <xTaskResumeAll+0xe8>)
 800506e:	4410      	add	r0, r2
 8005070:	f7fe ff23 	bl	8003eba <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005074:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005076:	4b1c      	ldr	r3, [pc, #112]	; (80050e8 <xTaskResumeAll+0xec>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800507c:	429a      	cmp	r2, r3
 800507e:	d3dc      	bcc.n	800503a <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
 8005080:	2201      	movs	r2, #1
 8005082:	4b1a      	ldr	r3, [pc, #104]	; (80050ec <xTaskResumeAll+0xf0>)
 8005084:	601a      	str	r2, [r3, #0]
 8005086:	e7d8      	b.n	800503a <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
 8005088:	b10c      	cbz	r4, 800508e <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
 800508a:	f7ff fcd9 	bl	8004a40 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800508e:	4b18      	ldr	r3, [pc, #96]	; (80050f0 <xTaskResumeAll+0xf4>)
 8005090:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005092:	b974      	cbnz	r4, 80050b2 <xTaskResumeAll+0xb6>
				if( xYieldPending != pdFALSE )
 8005094:	4b15      	ldr	r3, [pc, #84]	; (80050ec <xTaskResumeAll+0xf0>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	b1cb      	cbz	r3, 80050ce <xTaskResumeAll+0xd2>
					taskYIELD_IF_USING_PREEMPTION();
 800509a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800509e:	4b15      	ldr	r3, [pc, #84]	; (80050f4 <xTaskResumeAll+0xf8>)
 80050a0:	601a      	str	r2, [r3, #0]
 80050a2:	f3bf 8f4f 	dsb	sy
 80050a6:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80050aa:	2401      	movs	r4, #1
 80050ac:	e7c0      	b.n	8005030 <xTaskResumeAll+0x34>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80050ae:	3c01      	subs	r4, #1
 80050b0:	d007      	beq.n	80050c2 <xTaskResumeAll+0xc6>
							if( xTaskIncrementTick() != pdFALSE )
 80050b2:	f7ff ff13 	bl	8004edc <xTaskIncrementTick>
 80050b6:	2800      	cmp	r0, #0
 80050b8:	d0f9      	beq.n	80050ae <xTaskResumeAll+0xb2>
								xYieldPending = pdTRUE;
 80050ba:	2201      	movs	r2, #1
 80050bc:	4b0b      	ldr	r3, [pc, #44]	; (80050ec <xTaskResumeAll+0xf0>)
 80050be:	601a      	str	r2, [r3, #0]
 80050c0:	e7f5      	b.n	80050ae <xTaskResumeAll+0xb2>
						uxPendedTicks = 0;
 80050c2:	2200      	movs	r2, #0
 80050c4:	4b0a      	ldr	r3, [pc, #40]	; (80050f0 <xTaskResumeAll+0xf4>)
 80050c6:	601a      	str	r2, [r3, #0]
 80050c8:	e7e4      	b.n	8005094 <xTaskResumeAll+0x98>
BaseType_t xAlreadyYielded = pdFALSE;
 80050ca:	2400      	movs	r4, #0
 80050cc:	e7b0      	b.n	8005030 <xTaskResumeAll+0x34>
 80050ce:	2400      	movs	r4, #0
 80050d0:	e7ae      	b.n	8005030 <xTaskResumeAll+0x34>
 80050d2:	bf00      	nop
 80050d4:	20004750 	.word	0x20004750
 80050d8:	20004744 	.word	0x20004744
 80050dc:	2000478c 	.word	0x2000478c
 80050e0:	20004758 	.word	0x20004758
 80050e4:	200046b8 	.word	0x200046b8
 80050e8:	200046ac 	.word	0x200046ac
 80050ec:	200047d0 	.word	0x200047d0
 80050f0:	2000474c 	.word	0x2000474c
 80050f4:	e000ed04 	.word	0xe000ed04

080050f8 <vTaskDelay>:
	{
 80050f8:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80050fa:	b1a8      	cbz	r0, 8005128 <vTaskDelay+0x30>
 80050fc:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 80050fe:	4b10      	ldr	r3, [pc, #64]	; (8005140 <vTaskDelay+0x48>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	b143      	cbz	r3, 8005116 <vTaskDelay+0x1e>
 8005104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005108:	f383 8811 	msr	BASEPRI, r3
 800510c:	f3bf 8f6f 	isb	sy
 8005110:	f3bf 8f4f 	dsb	sy
 8005114:	e7fe      	b.n	8005114 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8005116:	f7ff fed3 	bl	8004ec0 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800511a:	2100      	movs	r1, #0
 800511c:	4620      	mov	r0, r4
 800511e:	f7ff fdc9 	bl	8004cb4 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8005122:	f7ff ff6b 	bl	8004ffc <xTaskResumeAll>
 8005126:	e000      	b.n	800512a <vTaskDelay+0x32>
	BaseType_t xAlreadyYielded = pdFALSE;
 8005128:	2000      	movs	r0, #0
		if( xAlreadyYielded == pdFALSE )
 800512a:	b938      	cbnz	r0, 800513c <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 800512c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005130:	4b04      	ldr	r3, [pc, #16]	; (8005144 <vTaskDelay+0x4c>)
 8005132:	601a      	str	r2, [r3, #0]
 8005134:	f3bf 8f4f 	dsb	sy
 8005138:	f3bf 8f6f 	isb	sy
 800513c:	bd10      	pop	{r4, pc}
 800513e:	bf00      	nop
 8005140:	20004750 	.word	0x20004750
 8005144:	e000ed04 	.word	0xe000ed04

08005148 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005148:	4b21      	ldr	r3, [pc, #132]	; (80051d0 <vTaskSwitchContext+0x88>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	b9c3      	cbnz	r3, 8005180 <vTaskSwitchContext+0x38>
		xYieldPending = pdFALSE;
 800514e:	2200      	movs	r2, #0
 8005150:	4b20      	ldr	r3, [pc, #128]	; (80051d4 <vTaskSwitchContext+0x8c>)
 8005152:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005154:	4b20      	ldr	r3, [pc, #128]	; (80051d8 <vTaskSwitchContext+0x90>)
 8005156:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005158:	fab3 f383 	clz	r3, r3
 800515c:	b2db      	uxtb	r3, r3
 800515e:	f1c3 031f 	rsb	r3, r3, #31
 8005162:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8005166:	008a      	lsls	r2, r1, #2
 8005168:	491c      	ldr	r1, [pc, #112]	; (80051dc <vTaskSwitchContext+0x94>)
 800516a:	588a      	ldr	r2, [r1, r2]
 800516c:	b962      	cbnz	r2, 8005188 <vTaskSwitchContext+0x40>
	__asm volatile
 800516e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005172:	f383 8811 	msr	BASEPRI, r3
 8005176:	f3bf 8f6f 	isb	sy
 800517a:	f3bf 8f4f 	dsb	sy
 800517e:	e7fe      	b.n	800517e <vTaskSwitchContext+0x36>
		xYieldPending = pdTRUE;
 8005180:	2201      	movs	r2, #1
 8005182:	4b14      	ldr	r3, [pc, #80]	; (80051d4 <vTaskSwitchContext+0x8c>)
 8005184:	601a      	str	r2, [r3, #0]
 8005186:	4770      	bx	lr
{
 8005188:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800518a:	4814      	ldr	r0, [pc, #80]	; (80051dc <vTaskSwitchContext+0x94>)
 800518c:	009a      	lsls	r2, r3, #2
 800518e:	18d4      	adds	r4, r2, r3
 8005190:	00a1      	lsls	r1, r4, #2
 8005192:	4401      	add	r1, r0
 8005194:	684c      	ldr	r4, [r1, #4]
 8005196:	6864      	ldr	r4, [r4, #4]
 8005198:	604c      	str	r4, [r1, #4]
 800519a:	441a      	add	r2, r3
 800519c:	0091      	lsls	r1, r2, #2
 800519e:	3108      	adds	r1, #8
 80051a0:	4408      	add	r0, r1
 80051a2:	4284      	cmp	r4, r0
 80051a4:	d00b      	beq.n	80051be <vTaskSwitchContext+0x76>
 80051a6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80051aa:	009a      	lsls	r2, r3, #2
 80051ac:	4b0b      	ldr	r3, [pc, #44]	; (80051dc <vTaskSwitchContext+0x94>)
 80051ae:	4413      	add	r3, r2
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	68da      	ldr	r2, [r3, #12]
 80051b4:	4b0a      	ldr	r3, [pc, #40]	; (80051e0 <vTaskSwitchContext+0x98>)
 80051b6:	601a      	str	r2, [r3, #0]
}
 80051b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051bc:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80051be:	6860      	ldr	r0, [r4, #4]
 80051c0:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80051c4:	0091      	lsls	r1, r2, #2
 80051c6:	4a05      	ldr	r2, [pc, #20]	; (80051dc <vTaskSwitchContext+0x94>)
 80051c8:	440a      	add	r2, r1
 80051ca:	6050      	str	r0, [r2, #4]
 80051cc:	e7eb      	b.n	80051a6 <vTaskSwitchContext+0x5e>
 80051ce:	bf00      	nop
 80051d0:	20004750 	.word	0x20004750
 80051d4:	200047d0 	.word	0x200047d0
 80051d8:	20004758 	.word	0x20004758
 80051dc:	200046b8 	.word	0x200046b8
 80051e0:	200046ac 	.word	0x200046ac

080051e4 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 80051e4:	b940      	cbnz	r0, 80051f8 <vTaskPlaceOnEventList+0x14>
 80051e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051ea:	f383 8811 	msr	BASEPRI, r3
 80051ee:	f3bf 8f6f 	isb	sy
 80051f2:	f3bf 8f4f 	dsb	sy
 80051f6:	e7fe      	b.n	80051f6 <vTaskPlaceOnEventList+0x12>
{
 80051f8:	b510      	push	{r4, lr}
 80051fa:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80051fc:	4b04      	ldr	r3, [pc, #16]	; (8005210 <vTaskPlaceOnEventList+0x2c>)
 80051fe:	6819      	ldr	r1, [r3, #0]
 8005200:	3118      	adds	r1, #24
 8005202:	f7fe fe66 	bl	8003ed2 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005206:	2101      	movs	r1, #1
 8005208:	4620      	mov	r0, r4
 800520a:	f7ff fd53 	bl	8004cb4 <prvAddCurrentTaskToDelayedList>
 800520e:	bd10      	pop	{r4, pc}
 8005210:	200046ac 	.word	0x200046ac

08005214 <vTaskPlaceOnEventListRestricted>:
	{
 8005214:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8005216:	b170      	cbz	r0, 8005236 <vTaskPlaceOnEventListRestricted+0x22>
 8005218:	460c      	mov	r4, r1
 800521a:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800521c:	4a0a      	ldr	r2, [pc, #40]	; (8005248 <vTaskPlaceOnEventListRestricted+0x34>)
 800521e:	6811      	ldr	r1, [r2, #0]
 8005220:	3118      	adds	r1, #24
 8005222:	f7fe fe4a 	bl	8003eba <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 8005226:	b10d      	cbz	r5, 800522c <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
 8005228:	f04f 34ff 	mov.w	r4, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800522c:	4629      	mov	r1, r5
 800522e:	4620      	mov	r0, r4
 8005230:	f7ff fd40 	bl	8004cb4 <prvAddCurrentTaskToDelayedList>
 8005234:	bd38      	pop	{r3, r4, r5, pc}
 8005236:	f04f 0350 	mov.w	r3, #80	; 0x50
 800523a:	f383 8811 	msr	BASEPRI, r3
 800523e:	f3bf 8f6f 	isb	sy
 8005242:	f3bf 8f4f 	dsb	sy
 8005246:	e7fe      	b.n	8005246 <vTaskPlaceOnEventListRestricted+0x32>
 8005248:	200046ac 	.word	0x200046ac

0800524c <xTaskRemoveFromEventList>:
{
 800524c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800524e:	68c3      	ldr	r3, [r0, #12]
 8005250:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8005252:	b324      	cbz	r4, 800529e <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005254:	f104 0518 	add.w	r5, r4, #24
 8005258:	4628      	mov	r0, r5
 800525a:	f7fe fe54 	bl	8003f06 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800525e:	4b18      	ldr	r3, [pc, #96]	; (80052c0 <xTaskRemoveFromEventList+0x74>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	bb2b      	cbnz	r3, 80052b0 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005264:	1d25      	adds	r5, r4, #4
 8005266:	4628      	mov	r0, r5
 8005268:	f7fe fe4d 	bl	8003f06 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800526c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800526e:	2201      	movs	r2, #1
 8005270:	409a      	lsls	r2, r3
 8005272:	4914      	ldr	r1, [pc, #80]	; (80052c4 <xTaskRemoveFromEventList+0x78>)
 8005274:	6808      	ldr	r0, [r1, #0]
 8005276:	4302      	orrs	r2, r0
 8005278:	600a      	str	r2, [r1, #0]
 800527a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800527e:	009a      	lsls	r2, r3, #2
 8005280:	4629      	mov	r1, r5
 8005282:	4811      	ldr	r0, [pc, #68]	; (80052c8 <xTaskRemoveFromEventList+0x7c>)
 8005284:	4410      	add	r0, r2
 8005286:	f7fe fe18 	bl	8003eba <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800528a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800528c:	4b0f      	ldr	r3, [pc, #60]	; (80052cc <xTaskRemoveFromEventList+0x80>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005292:	429a      	cmp	r2, r3
 8005294:	d911      	bls.n	80052ba <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 8005296:	2001      	movs	r0, #1
 8005298:	4b0d      	ldr	r3, [pc, #52]	; (80052d0 <xTaskRemoveFromEventList+0x84>)
 800529a:	6018      	str	r0, [r3, #0]
 800529c:	bd38      	pop	{r3, r4, r5, pc}
 800529e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052a2:	f383 8811 	msr	BASEPRI, r3
 80052a6:	f3bf 8f6f 	isb	sy
 80052aa:	f3bf 8f4f 	dsb	sy
 80052ae:	e7fe      	b.n	80052ae <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80052b0:	4629      	mov	r1, r5
 80052b2:	4808      	ldr	r0, [pc, #32]	; (80052d4 <xTaskRemoveFromEventList+0x88>)
 80052b4:	f7fe fe01 	bl	8003eba <vListInsertEnd>
 80052b8:	e7e7      	b.n	800528a <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 80052ba:	2000      	movs	r0, #0
}
 80052bc:	bd38      	pop	{r3, r4, r5, pc}
 80052be:	bf00      	nop
 80052c0:	20004750 	.word	0x20004750
 80052c4:	20004758 	.word	0x20004758
 80052c8:	200046b8 	.word	0x200046b8
 80052cc:	200046ac 	.word	0x200046ac
 80052d0:	200047d0 	.word	0x200047d0
 80052d4:	2000478c 	.word	0x2000478c

080052d8 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80052d8:	4b03      	ldr	r3, [pc, #12]	; (80052e8 <vTaskInternalSetTimeOutState+0x10>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80052de:	4b03      	ldr	r3, [pc, #12]	; (80052ec <vTaskInternalSetTimeOutState+0x14>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	6043      	str	r3, [r0, #4]
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop
 80052e8:	20004788 	.word	0x20004788
 80052ec:	200047cc 	.word	0x200047cc

080052f0 <xTaskCheckForTimeOut>:
{
 80052f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 80052f2:	b1e0      	cbz	r0, 800532e <xTaskCheckForTimeOut+0x3e>
 80052f4:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 80052f6:	b319      	cbz	r1, 8005340 <xTaskCheckForTimeOut+0x50>
 80052f8:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
 80052fa:	f7fe fe83 	bl	8004004 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80052fe:	4b1a      	ldr	r3, [pc, #104]	; (8005368 <xTaskCheckForTimeOut+0x78>)
 8005300:	6818      	ldr	r0, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005302:	6869      	ldr	r1, [r5, #4]
 8005304:	1a42      	subs	r2, r0, r1
			if( *pxTicksToWait == portMAX_DELAY )
 8005306:	6823      	ldr	r3, [r4, #0]
 8005308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800530c:	d028      	beq.n	8005360 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800530e:	682f      	ldr	r7, [r5, #0]
 8005310:	4e16      	ldr	r6, [pc, #88]	; (800536c <xTaskCheckForTimeOut+0x7c>)
 8005312:	6836      	ldr	r6, [r6, #0]
 8005314:	42b7      	cmp	r7, r6
 8005316:	d001      	beq.n	800531c <xTaskCheckForTimeOut+0x2c>
 8005318:	4288      	cmp	r0, r1
 800531a:	d223      	bcs.n	8005364 <xTaskCheckForTimeOut+0x74>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800531c:	429a      	cmp	r2, r3
 800531e:	d318      	bcc.n	8005352 <xTaskCheckForTimeOut+0x62>
			*pxTicksToWait = 0;
 8005320:	2300      	movs	r3, #0
 8005322:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8005324:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8005326:	f7fe fe8f 	bl	8004048 <vPortExitCritical>
}
 800532a:	4620      	mov	r0, r4
 800532c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800532e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005332:	f383 8811 	msr	BASEPRI, r3
 8005336:	f3bf 8f6f 	isb	sy
 800533a:	f3bf 8f4f 	dsb	sy
 800533e:	e7fe      	b.n	800533e <xTaskCheckForTimeOut+0x4e>
 8005340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005344:	f383 8811 	msr	BASEPRI, r3
 8005348:	f3bf 8f6f 	isb	sy
 800534c:	f3bf 8f4f 	dsb	sy
 8005350:	e7fe      	b.n	8005350 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= xElapsedTime;
 8005352:	1a9b      	subs	r3, r3, r2
 8005354:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005356:	4628      	mov	r0, r5
 8005358:	f7ff ffbe 	bl	80052d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800535c:	2400      	movs	r4, #0
 800535e:	e7e2      	b.n	8005326 <xTaskCheckForTimeOut+0x36>
				xReturn = pdFALSE;
 8005360:	2400      	movs	r4, #0
 8005362:	e7e0      	b.n	8005326 <xTaskCheckForTimeOut+0x36>
			xReturn = pdTRUE;
 8005364:	2401      	movs	r4, #1
 8005366:	e7de      	b.n	8005326 <xTaskCheckForTimeOut+0x36>
 8005368:	200047cc 	.word	0x200047cc
 800536c:	20004788 	.word	0x20004788

08005370 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8005370:	2201      	movs	r2, #1
 8005372:	4b01      	ldr	r3, [pc, #4]	; (8005378 <vTaskMissedYield+0x8>)
 8005374:	601a      	str	r2, [r3, #0]
 8005376:	4770      	bx	lr
 8005378:	200047d0 	.word	0x200047d0

0800537c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800537c:	4b05      	ldr	r3, [pc, #20]	; (8005394 <xTaskGetSchedulerState+0x18>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	b123      	cbz	r3, 800538c <xTaskGetSchedulerState+0x10>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005382:	4b05      	ldr	r3, [pc, #20]	; (8005398 <xTaskGetSchedulerState+0x1c>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	b91b      	cbnz	r3, 8005390 <xTaskGetSchedulerState+0x14>
				xReturn = taskSCHEDULER_RUNNING;
 8005388:	2002      	movs	r0, #2
 800538a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 800538c:	2001      	movs	r0, #1
 800538e:	4770      	bx	lr
				xReturn = taskSCHEDULER_SUSPENDED;
 8005390:	2000      	movs	r0, #0
	}
 8005392:	4770      	bx	lr
 8005394:	200047a0 	.word	0x200047a0
 8005398:	20004750 	.word	0x20004750

0800539c <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 800539c:	2800      	cmp	r0, #0
 800539e:	d04a      	beq.n	8005436 <xTaskPriorityDisinherit+0x9a>
	{
 80053a0:	b538      	push	{r3, r4, r5, lr}
 80053a2:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 80053a4:	4a27      	ldr	r2, [pc, #156]	; (8005444 <xTaskPriorityDisinherit+0xa8>)
 80053a6:	6812      	ldr	r2, [r2, #0]
 80053a8:	4290      	cmp	r0, r2
 80053aa:	d008      	beq.n	80053be <xTaskPriorityDisinherit+0x22>
 80053ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b0:	f383 8811 	msr	BASEPRI, r3
 80053b4:	f3bf 8f6f 	isb	sy
 80053b8:	f3bf 8f4f 	dsb	sy
 80053bc:	e7fe      	b.n	80053bc <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 80053be:	6c82      	ldr	r2, [r0, #72]	; 0x48
 80053c0:	b942      	cbnz	r2, 80053d4 <xTaskPriorityDisinherit+0x38>
 80053c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053c6:	f383 8811 	msr	BASEPRI, r3
 80053ca:	f3bf 8f6f 	isb	sy
 80053ce:	f3bf 8f4f 	dsb	sy
 80053d2:	e7fe      	b.n	80053d2 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 80053d4:	3a01      	subs	r2, #1
 80053d6:	6482      	str	r2, [r0, #72]	; 0x48
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80053d8:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 80053da:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80053dc:	4288      	cmp	r0, r1
 80053de:	d02c      	beq.n	800543a <xTaskPriorityDisinherit+0x9e>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80053e0:	bb6a      	cbnz	r2, 800543e <xTaskPriorityDisinherit+0xa2>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80053e2:	1d25      	adds	r5, r4, #4
 80053e4:	4628      	mov	r0, r5
 80053e6:	f7fe fd8e 	bl	8003f06 <uxListRemove>
 80053ea:	b970      	cbnz	r0, 800540a <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80053ec:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80053ee:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80053f2:	008b      	lsls	r3, r1, #2
 80053f4:	4914      	ldr	r1, [pc, #80]	; (8005448 <xTaskPriorityDisinherit+0xac>)
 80053f6:	58cb      	ldr	r3, [r1, r3]
 80053f8:	b93b      	cbnz	r3, 800540a <xTaskPriorityDisinherit+0x6e>
 80053fa:	2301      	movs	r3, #1
 80053fc:	fa03 f202 	lsl.w	r2, r3, r2
 8005400:	4912      	ldr	r1, [pc, #72]	; (800544c <xTaskPriorityDisinherit+0xb0>)
 8005402:	680b      	ldr	r3, [r1, #0]
 8005404:	ea23 0302 	bic.w	r3, r3, r2
 8005408:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800540a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800540c:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800540e:	f1c3 0207 	rsb	r2, r3, #7
 8005412:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8005414:	2401      	movs	r4, #1
 8005416:	fa04 f203 	lsl.w	r2, r4, r3
 800541a:	490c      	ldr	r1, [pc, #48]	; (800544c <xTaskPriorityDisinherit+0xb0>)
 800541c:	6808      	ldr	r0, [r1, #0]
 800541e:	4302      	orrs	r2, r0
 8005420:	600a      	str	r2, [r1, #0]
 8005422:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005426:	009a      	lsls	r2, r3, #2
 8005428:	4629      	mov	r1, r5
 800542a:	4807      	ldr	r0, [pc, #28]	; (8005448 <xTaskPriorityDisinherit+0xac>)
 800542c:	4410      	add	r0, r2
 800542e:	f7fe fd44 	bl	8003eba <vListInsertEnd>
					xReturn = pdTRUE;
 8005432:	4620      	mov	r0, r4
 8005434:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
 8005436:	2000      	movs	r0, #0
 8005438:	4770      	bx	lr
 800543a:	2000      	movs	r0, #0
 800543c:	bd38      	pop	{r3, r4, r5, pc}
 800543e:	2000      	movs	r0, #0
	}
 8005440:	bd38      	pop	{r3, r4, r5, pc}
 8005442:	bf00      	nop
 8005444:	200046ac 	.word	0x200046ac
 8005448:	200046b8 	.word	0x200046b8
 800544c:	20004758 	.word	0x20004758

08005450 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005450:	4b06      	ldr	r3, [pc, #24]	; (800546c <prvGetNextExpireTime+0x1c>)
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	6813      	ldr	r3, [r2, #0]
 8005456:	fab3 f383 	clz	r3, r3
 800545a:	095b      	lsrs	r3, r3, #5
 800545c:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 800545e:	b913      	cbnz	r3, 8005466 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005460:	68d3      	ldr	r3, [r2, #12]
 8005462:	6818      	ldr	r0, [r3, #0]
 8005464:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005466:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 8005468:	4770      	bx	lr
 800546a:	bf00      	nop
 800546c:	200047d4 	.word	0x200047d4

08005470 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005470:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005472:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005474:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005476:	4291      	cmp	r1, r2
 8005478:	d80c      	bhi.n	8005494 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800547a:	1ad2      	subs	r2, r2, r3
 800547c:	6983      	ldr	r3, [r0, #24]
 800547e:	429a      	cmp	r2, r3
 8005480:	d301      	bcc.n	8005486 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005482:	2001      	movs	r0, #1
 8005484:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005486:	1d01      	adds	r1, r0, #4
 8005488:	4b09      	ldr	r3, [pc, #36]	; (80054b0 <prvInsertTimerInActiveList+0x40>)
 800548a:	6818      	ldr	r0, [r3, #0]
 800548c:	f7fe fd21 	bl	8003ed2 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8005490:	2000      	movs	r0, #0
 8005492:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005494:	429a      	cmp	r2, r3
 8005496:	d201      	bcs.n	800549c <prvInsertTimerInActiveList+0x2c>
 8005498:	4299      	cmp	r1, r3
 800549a:	d206      	bcs.n	80054aa <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800549c:	1d01      	adds	r1, r0, #4
 800549e:	4b05      	ldr	r3, [pc, #20]	; (80054b4 <prvInsertTimerInActiveList+0x44>)
 80054a0:	6818      	ldr	r0, [r3, #0]
 80054a2:	f7fe fd16 	bl	8003ed2 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80054a6:	2000      	movs	r0, #0
 80054a8:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
 80054aa:	2001      	movs	r0, #1
		}
	}

	return xProcessTimerNow;
}
 80054ac:	bd08      	pop	{r3, pc}
 80054ae:	bf00      	nop
 80054b0:	200047d8 	.word	0x200047d8
 80054b4:	200047d4 	.word	0x200047d4

080054b8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80054b8:	b530      	push	{r4, r5, lr}
 80054ba:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80054bc:	f7fe fda2 	bl	8004004 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80054c0:	4b11      	ldr	r3, [pc, #68]	; (8005508 <prvCheckForValidListAndQueue+0x50>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	b11b      	cbz	r3, 80054ce <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80054c6:	f7fe fdbf 	bl	8004048 <vPortExitCritical>
}
 80054ca:	b003      	add	sp, #12
 80054cc:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 80054ce:	4d0f      	ldr	r5, [pc, #60]	; (800550c <prvCheckForValidListAndQueue+0x54>)
 80054d0:	4628      	mov	r0, r5
 80054d2:	f7fe fce4 	bl	8003e9e <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80054d6:	4c0e      	ldr	r4, [pc, #56]	; (8005510 <prvCheckForValidListAndQueue+0x58>)
 80054d8:	4620      	mov	r0, r4
 80054da:	f7fe fce0 	bl	8003e9e <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80054de:	4b0d      	ldr	r3, [pc, #52]	; (8005514 <prvCheckForValidListAndQueue+0x5c>)
 80054e0:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80054e2:	4b0d      	ldr	r3, [pc, #52]	; (8005518 <prvCheckForValidListAndQueue+0x60>)
 80054e4:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80054e6:	2300      	movs	r3, #0
 80054e8:	9300      	str	r3, [sp, #0]
 80054ea:	4b0c      	ldr	r3, [pc, #48]	; (800551c <prvCheckForValidListAndQueue+0x64>)
 80054ec:	4a0c      	ldr	r2, [pc, #48]	; (8005520 <prvCheckForValidListAndQueue+0x68>)
 80054ee:	210c      	movs	r1, #12
 80054f0:	200a      	movs	r0, #10
 80054f2:	f7ff f80d 	bl	8004510 <xQueueGenericCreateStatic>
 80054f6:	4b04      	ldr	r3, [pc, #16]	; (8005508 <prvCheckForValidListAndQueue+0x50>)
 80054f8:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 80054fa:	2800      	cmp	r0, #0
 80054fc:	d0e3      	beq.n	80054c6 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80054fe:	4909      	ldr	r1, [pc, #36]	; (8005524 <prvCheckForValidListAndQueue+0x6c>)
 8005500:	f7ff fa60 	bl	80049c4 <vQueueAddToRegistry>
 8005504:	e7df      	b.n	80054c6 <prvCheckForValidListAndQueue+0xe>
 8005506:	bf00      	nop
 8005508:	200048c8 	.word	0x200048c8
 800550c:	20004854 	.word	0x20004854
 8005510:	20004868 	.word	0x20004868
 8005514:	200047d4 	.word	0x200047d4
 8005518:	200047d8 	.word	0x200047d8
 800551c:	20004880 	.word	0x20004880
 8005520:	200047dc 	.word	0x200047dc
 8005524:	0800a0b4 	.word	0x0800a0b4

08005528 <xTimerCreateTimerTask>:
{
 8005528:	b510      	push	{r4, lr}
 800552a:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 800552c:	f7ff ffc4 	bl	80054b8 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8005530:	4b15      	ldr	r3, [pc, #84]	; (8005588 <xTimerCreateTimerTask+0x60>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	b31b      	cbz	r3, 800557e <xTimerCreateTimerTask+0x56>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005536:	2400      	movs	r4, #0
 8005538:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800553a:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800553c:	aa07      	add	r2, sp, #28
 800553e:	a906      	add	r1, sp, #24
 8005540:	a805      	add	r0, sp, #20
 8005542:	f000 fa69 	bl	8005a18 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005546:	9b05      	ldr	r3, [sp, #20]
 8005548:	9302      	str	r3, [sp, #8]
 800554a:	9b06      	ldr	r3, [sp, #24]
 800554c:	9301      	str	r3, [sp, #4]
 800554e:	2302      	movs	r3, #2
 8005550:	9300      	str	r3, [sp, #0]
 8005552:	4623      	mov	r3, r4
 8005554:	9a07      	ldr	r2, [sp, #28]
 8005556:	490d      	ldr	r1, [pc, #52]	; (800558c <xTimerCreateTimerTask+0x64>)
 8005558:	480d      	ldr	r0, [pc, #52]	; (8005590 <xTimerCreateTimerTask+0x68>)
 800555a:	f7ff fbf7 	bl	8004d4c <xTaskCreateStatic>
 800555e:	4b0d      	ldr	r3, [pc, #52]	; (8005594 <xTimerCreateTimerTask+0x6c>)
 8005560:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8005562:	b150      	cbz	r0, 800557a <xTimerCreateTimerTask+0x52>
				xReturn = pdPASS;
 8005564:	2001      	movs	r0, #1
	configASSERT( xReturn );
 8005566:	b960      	cbnz	r0, 8005582 <xTimerCreateTimerTask+0x5a>
 8005568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800556c:	f383 8811 	msr	BASEPRI, r3
 8005570:	f3bf 8f6f 	isb	sy
 8005574:	f3bf 8f4f 	dsb	sy
 8005578:	e7fe      	b.n	8005578 <xTimerCreateTimerTask+0x50>
BaseType_t xReturn = pdFAIL;
 800557a:	4620      	mov	r0, r4
 800557c:	e7f3      	b.n	8005566 <xTimerCreateTimerTask+0x3e>
 800557e:	2000      	movs	r0, #0
 8005580:	e7f1      	b.n	8005566 <xTimerCreateTimerTask+0x3e>
}
 8005582:	b008      	add	sp, #32
 8005584:	bd10      	pop	{r4, pc}
 8005586:	bf00      	nop
 8005588:	200048c8 	.word	0x200048c8
 800558c:	0800a0bc 	.word	0x0800a0bc
 8005590:	08005865 	.word	0x08005865
 8005594:	200048cc 	.word	0x200048cc

08005598 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8005598:	b1c0      	cbz	r0, 80055cc <xTimerGenericCommand+0x34>
{
 800559a:	b530      	push	{r4, r5, lr}
 800559c:	b085      	sub	sp, #20
 800559e:	4615      	mov	r5, r2
 80055a0:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
 80055a2:	4a17      	ldr	r2, [pc, #92]	; (8005600 <xTimerGenericCommand+0x68>)
 80055a4:	6810      	ldr	r0, [r2, #0]
 80055a6:	b340      	cbz	r0, 80055fa <xTimerGenericCommand+0x62>
 80055a8:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
 80055aa:	9101      	str	r1, [sp, #4]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80055ac:	9502      	str	r5, [sp, #8]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80055ae:	9403      	str	r4, [sp, #12]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80055b0:	2905      	cmp	r1, #5
 80055b2:	dc1c      	bgt.n	80055ee <xTimerGenericCommand+0x56>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80055b4:	f7ff fee2 	bl	800537c <xTaskGetSchedulerState>
 80055b8:	2802      	cmp	r0, #2
 80055ba:	d010      	beq.n	80055de <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80055bc:	2300      	movs	r3, #0
 80055be:	461a      	mov	r2, r3
 80055c0:	a901      	add	r1, sp, #4
 80055c2:	480f      	ldr	r0, [pc, #60]	; (8005600 <xTimerGenericCommand+0x68>)
 80055c4:	6800      	ldr	r0, [r0, #0]
 80055c6:	f7ff f81b 	bl	8004600 <xQueueGenericSend>
 80055ca:	e014      	b.n	80055f6 <xTimerGenericCommand+0x5e>
 80055cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d0:	f383 8811 	msr	BASEPRI, r3
 80055d4:	f3bf 8f6f 	isb	sy
 80055d8:	f3bf 8f4f 	dsb	sy
 80055dc:	e7fe      	b.n	80055dc <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80055de:	2300      	movs	r3, #0
 80055e0:	9a08      	ldr	r2, [sp, #32]
 80055e2:	a901      	add	r1, sp, #4
 80055e4:	4806      	ldr	r0, [pc, #24]	; (8005600 <xTimerGenericCommand+0x68>)
 80055e6:	6800      	ldr	r0, [r0, #0]
 80055e8:	f7ff f80a 	bl	8004600 <xQueueGenericSend>
 80055ec:	e003      	b.n	80055f6 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80055ee:	2300      	movs	r3, #0
 80055f0:	a901      	add	r1, sp, #4
 80055f2:	f7ff f8c9 	bl	8004788 <xQueueGenericSendFromISR>
}
 80055f6:	b005      	add	sp, #20
 80055f8:	bd30      	pop	{r4, r5, pc}
BaseType_t xReturn = pdFAIL;
 80055fa:	2000      	movs	r0, #0
	return xReturn;
 80055fc:	e7fb      	b.n	80055f6 <xTimerGenericCommand+0x5e>
 80055fe:	bf00      	nop
 8005600:	200048c8 	.word	0x200048c8

08005604 <prvSwitchTimerLists>:
{
 8005604:	b570      	push	{r4, r5, r6, lr}
 8005606:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005608:	4b1a      	ldr	r3, [pc, #104]	; (8005674 <prvSwitchTimerLists+0x70>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681a      	ldr	r2, [r3, #0]
 800560e:	b352      	cbz	r2, 8005666 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005614:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005616:	1d25      	adds	r5, r4, #4
 8005618:	4628      	mov	r0, r5
 800561a:	f7fe fc74 	bl	8003f06 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800561e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005620:	4620      	mov	r0, r4
 8005622:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005624:	69e3      	ldr	r3, [r4, #28]
 8005626:	2b01      	cmp	r3, #1
 8005628:	d1ee      	bne.n	8005608 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800562a:	69a3      	ldr	r3, [r4, #24]
 800562c:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 800562e:	429e      	cmp	r6, r3
 8005630:	d207      	bcs.n	8005642 <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005632:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005634:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005636:	4629      	mov	r1, r5
 8005638:	4b0e      	ldr	r3, [pc, #56]	; (8005674 <prvSwitchTimerLists+0x70>)
 800563a:	6818      	ldr	r0, [r3, #0]
 800563c:	f7fe fc49 	bl	8003ed2 <vListInsert>
 8005640:	e7e2      	b.n	8005608 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005642:	2100      	movs	r1, #0
 8005644:	9100      	str	r1, [sp, #0]
 8005646:	460b      	mov	r3, r1
 8005648:	4632      	mov	r2, r6
 800564a:	4620      	mov	r0, r4
 800564c:	f7ff ffa4 	bl	8005598 <xTimerGenericCommand>
				configASSERT( xResult );
 8005650:	2800      	cmp	r0, #0
 8005652:	d1d9      	bne.n	8005608 <prvSwitchTimerLists+0x4>
 8005654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005658:	f383 8811 	msr	BASEPRI, r3
 800565c:	f3bf 8f6f 	isb	sy
 8005660:	f3bf 8f4f 	dsb	sy
 8005664:	e7fe      	b.n	8005664 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
 8005666:	4a04      	ldr	r2, [pc, #16]	; (8005678 <prvSwitchTimerLists+0x74>)
 8005668:	6810      	ldr	r0, [r2, #0]
 800566a:	4902      	ldr	r1, [pc, #8]	; (8005674 <prvSwitchTimerLists+0x70>)
 800566c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 800566e:	6013      	str	r3, [r2, #0]
}
 8005670:	b002      	add	sp, #8
 8005672:	bd70      	pop	{r4, r5, r6, pc}
 8005674:	200047d4 	.word	0x200047d4
 8005678:	200047d8 	.word	0x200047d8

0800567c <prvSampleTimeNow>:
{
 800567c:	b538      	push	{r3, r4, r5, lr}
 800567e:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 8005680:	f7ff fc26 	bl	8004ed0 <xTaskGetTickCount>
 8005684:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 8005686:	4b07      	ldr	r3, [pc, #28]	; (80056a4 <prvSampleTimeNow+0x28>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4298      	cmp	r0, r3
 800568c:	d305      	bcc.n	800569a <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 800568e:	2300      	movs	r3, #0
 8005690:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 8005692:	4b04      	ldr	r3, [pc, #16]	; (80056a4 <prvSampleTimeNow+0x28>)
 8005694:	601c      	str	r4, [r3, #0]
}
 8005696:	4620      	mov	r0, r4
 8005698:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 800569a:	f7ff ffb3 	bl	8005604 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800569e:	2301      	movs	r3, #1
 80056a0:	602b      	str	r3, [r5, #0]
 80056a2:	e7f6      	b.n	8005692 <prvSampleTimeNow+0x16>
 80056a4:	2000487c 	.word	0x2000487c

080056a8 <prvProcessExpiredTimer>:
{
 80056a8:	b570      	push	{r4, r5, r6, lr}
 80056aa:	b082      	sub	sp, #8
 80056ac:	4605      	mov	r5, r0
 80056ae:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80056b0:	4b14      	ldr	r3, [pc, #80]	; (8005704 <prvProcessExpiredTimer+0x5c>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68db      	ldr	r3, [r3, #12]
 80056b6:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80056b8:	1d20      	adds	r0, r4, #4
 80056ba:	f7fe fc24 	bl	8003f06 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80056be:	69e3      	ldr	r3, [r4, #28]
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d004      	beq.n	80056ce <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80056c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056c6:	4620      	mov	r0, r4
 80056c8:	4798      	blx	r3
}
 80056ca:	b002      	add	sp, #8
 80056cc:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80056ce:	69a1      	ldr	r1, [r4, #24]
 80056d0:	462b      	mov	r3, r5
 80056d2:	4632      	mov	r2, r6
 80056d4:	4429      	add	r1, r5
 80056d6:	4620      	mov	r0, r4
 80056d8:	f7ff feca 	bl	8005470 <prvInsertTimerInActiveList>
 80056dc:	2800      	cmp	r0, #0
 80056de:	d0f1      	beq.n	80056c4 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80056e0:	2100      	movs	r1, #0
 80056e2:	9100      	str	r1, [sp, #0]
 80056e4:	460b      	mov	r3, r1
 80056e6:	462a      	mov	r2, r5
 80056e8:	4620      	mov	r0, r4
 80056ea:	f7ff ff55 	bl	8005598 <xTimerGenericCommand>
			configASSERT( xResult );
 80056ee:	2800      	cmp	r0, #0
 80056f0:	d1e8      	bne.n	80056c4 <prvProcessExpiredTimer+0x1c>
 80056f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056f6:	f383 8811 	msr	BASEPRI, r3
 80056fa:	f3bf 8f6f 	isb	sy
 80056fe:	f3bf 8f4f 	dsb	sy
 8005702:	e7fe      	b.n	8005702 <prvProcessExpiredTimer+0x5a>
 8005704:	200047d4 	.word	0x200047d4

08005708 <prvProcessTimerOrBlockTask>:
{
 8005708:	b570      	push	{r4, r5, r6, lr}
 800570a:	b082      	sub	sp, #8
 800570c:	4606      	mov	r6, r0
 800570e:	460c      	mov	r4, r1
	vTaskSuspendAll();
 8005710:	f7ff fbd6 	bl	8004ec0 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005714:	a801      	add	r0, sp, #4
 8005716:	f7ff ffb1 	bl	800567c <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 800571a:	9b01      	ldr	r3, [sp, #4]
 800571c:	bb23      	cbnz	r3, 8005768 <prvProcessTimerOrBlockTask+0x60>
 800571e:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005720:	b90c      	cbnz	r4, 8005726 <prvProcessTimerOrBlockTask+0x1e>
 8005722:	42b0      	cmp	r0, r6
 8005724:	d219      	bcs.n	800575a <prvProcessTimerOrBlockTask+0x52>
				if( xListWasEmpty != pdFALSE )
 8005726:	b12c      	cbz	r4, 8005734 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005728:	4b11      	ldr	r3, [pc, #68]	; (8005770 <prvProcessTimerOrBlockTask+0x68>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681c      	ldr	r4, [r3, #0]
 800572e:	fab4 f484 	clz	r4, r4
 8005732:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005734:	4622      	mov	r2, r4
 8005736:	1b71      	subs	r1, r6, r5
 8005738:	4b0e      	ldr	r3, [pc, #56]	; (8005774 <prvProcessTimerOrBlockTask+0x6c>)
 800573a:	6818      	ldr	r0, [r3, #0]
 800573c:	f7ff f956 	bl	80049ec <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005740:	f7ff fc5c 	bl	8004ffc <xTaskResumeAll>
 8005744:	b938      	cbnz	r0, 8005756 <prvProcessTimerOrBlockTask+0x4e>
					portYIELD_WITHIN_API();
 8005746:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800574a:	4b0b      	ldr	r3, [pc, #44]	; (8005778 <prvProcessTimerOrBlockTask+0x70>)
 800574c:	601a      	str	r2, [r3, #0]
 800574e:	f3bf 8f4f 	dsb	sy
 8005752:	f3bf 8f6f 	isb	sy
}
 8005756:	b002      	add	sp, #8
 8005758:	bd70      	pop	{r4, r5, r6, pc}
				( void ) xTaskResumeAll();
 800575a:	f7ff fc4f 	bl	8004ffc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800575e:	4629      	mov	r1, r5
 8005760:	4630      	mov	r0, r6
 8005762:	f7ff ffa1 	bl	80056a8 <prvProcessExpiredTimer>
 8005766:	e7f6      	b.n	8005756 <prvProcessTimerOrBlockTask+0x4e>
			( void ) xTaskResumeAll();
 8005768:	f7ff fc48 	bl	8004ffc <xTaskResumeAll>
}
 800576c:	e7f3      	b.n	8005756 <prvProcessTimerOrBlockTask+0x4e>
 800576e:	bf00      	nop
 8005770:	200047d8 	.word	0x200047d8
 8005774:	200048c8 	.word	0x200048c8
 8005778:	e000ed04 	.word	0xe000ed04

0800577c <prvProcessReceivedCommands>:
{
 800577c:	b530      	push	{r4, r5, lr}
 800577e:	b087      	sub	sp, #28
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005780:	2200      	movs	r2, #0
 8005782:	a903      	add	r1, sp, #12
 8005784:	4b36      	ldr	r3, [pc, #216]	; (8005860 <prvProcessReceivedCommands+0xe4>)
 8005786:	6818      	ldr	r0, [r3, #0]
 8005788:	f7ff f86e 	bl	8004868 <xQueueReceive>
 800578c:	2800      	cmp	r0, #0
 800578e:	d064      	beq.n	800585a <prvProcessReceivedCommands+0xde>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005790:	9b03      	ldr	r3, [sp, #12]
 8005792:	2b00      	cmp	r3, #0
 8005794:	dbf4      	blt.n	8005780 <prvProcessReceivedCommands+0x4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005796:	9c05      	ldr	r4, [sp, #20]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005798:	6963      	ldr	r3, [r4, #20]
 800579a:	b113      	cbz	r3, 80057a2 <prvProcessReceivedCommands+0x26>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800579c:	1d20      	adds	r0, r4, #4
 800579e:	f7fe fbb2 	bl	8003f06 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80057a2:	a802      	add	r0, sp, #8
 80057a4:	f7ff ff6a 	bl	800567c <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 80057a8:	9b03      	ldr	r3, [sp, #12]
 80057aa:	2b09      	cmp	r3, #9
 80057ac:	d8e8      	bhi.n	8005780 <prvProcessReceivedCommands+0x4>
 80057ae:	a201      	add	r2, pc, #4	; (adr r2, 80057b4 <prvProcessReceivedCommands+0x38>)
 80057b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057b4:	080057dd 	.word	0x080057dd
 80057b8:	080057dd 	.word	0x080057dd
 80057bc:	080057dd 	.word	0x080057dd
 80057c0:	08005781 	.word	0x08005781
 80057c4:	08005825 	.word	0x08005825
 80057c8:	0800584b 	.word	0x0800584b
 80057cc:	080057dd 	.word	0x080057dd
 80057d0:	080057dd 	.word	0x080057dd
 80057d4:	08005781 	.word	0x08005781
 80057d8:	08005825 	.word	0x08005825
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80057dc:	9904      	ldr	r1, [sp, #16]
 80057de:	69a5      	ldr	r5, [r4, #24]
 80057e0:	460b      	mov	r3, r1
 80057e2:	4602      	mov	r2, r0
 80057e4:	4429      	add	r1, r5
 80057e6:	4620      	mov	r0, r4
 80057e8:	f7ff fe42 	bl	8005470 <prvInsertTimerInActiveList>
 80057ec:	2800      	cmp	r0, #0
 80057ee:	d0c7      	beq.n	8005780 <prvProcessReceivedCommands+0x4>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80057f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057f2:	4620      	mov	r0, r4
 80057f4:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80057f6:	69e3      	ldr	r3, [r4, #28]
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d1c1      	bne.n	8005780 <prvProcessReceivedCommands+0x4>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80057fc:	69a2      	ldr	r2, [r4, #24]
 80057fe:	2100      	movs	r1, #0
 8005800:	9100      	str	r1, [sp, #0]
 8005802:	460b      	mov	r3, r1
 8005804:	9804      	ldr	r0, [sp, #16]
 8005806:	4402      	add	r2, r0
 8005808:	4620      	mov	r0, r4
 800580a:	f7ff fec5 	bl	8005598 <xTimerGenericCommand>
							configASSERT( xResult );
 800580e:	2800      	cmp	r0, #0
 8005810:	d1b6      	bne.n	8005780 <prvProcessReceivedCommands+0x4>
 8005812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005816:	f383 8811 	msr	BASEPRI, r3
 800581a:	f3bf 8f6f 	isb	sy
 800581e:	f3bf 8f4f 	dsb	sy
 8005822:	e7fe      	b.n	8005822 <prvProcessReceivedCommands+0xa6>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005824:	9904      	ldr	r1, [sp, #16]
 8005826:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005828:	b131      	cbz	r1, 8005838 <prvProcessReceivedCommands+0xbc>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800582a:	4603      	mov	r3, r0
 800582c:	4602      	mov	r2, r0
 800582e:	4401      	add	r1, r0
 8005830:	4620      	mov	r0, r4
 8005832:	f7ff fe1d 	bl	8005470 <prvInsertTimerInActiveList>
					break;
 8005836:	e7a3      	b.n	8005780 <prvProcessReceivedCommands+0x4>
 8005838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800583c:	f383 8811 	msr	BASEPRI, r3
 8005840:	f3bf 8f6f 	isb	sy
 8005844:	f3bf 8f4f 	dsb	sy
 8005848:	e7fe      	b.n	8005848 <prvProcessReceivedCommands+0xcc>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800584a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800584e:	2b00      	cmp	r3, #0
 8005850:	d196      	bne.n	8005780 <prvProcessReceivedCommands+0x4>
							vPortFree( pxTimer );
 8005852:	4620      	mov	r0, r4
 8005854:	f7fe fd62 	bl	800431c <vPortFree>
 8005858:	e792      	b.n	8005780 <prvProcessReceivedCommands+0x4>
}
 800585a:	b007      	add	sp, #28
 800585c:	bd30      	pop	{r4, r5, pc}
 800585e:	bf00      	nop
 8005860:	200048c8 	.word	0x200048c8

08005864 <prvTimerTask>:
{
 8005864:	b500      	push	{lr}
 8005866:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005868:	a801      	add	r0, sp, #4
 800586a:	f7ff fdf1 	bl	8005450 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800586e:	9901      	ldr	r1, [sp, #4]
 8005870:	f7ff ff4a 	bl	8005708 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 8005874:	f7ff ff82 	bl	800577c <prvProcessReceivedCommands>
 8005878:	e7f6      	b.n	8005868 <prvTimerTask+0x4>
	...

0800587c <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800587c:	b500      	push	{lr}
 800587e:	b087      	sub	sp, #28
  ADC_ChannelConfTypeDef sConfig = {0};
 8005880:	2300      	movs	r3, #0
 8005882:	9300      	str	r3, [sp, #0]
 8005884:	9301      	str	r3, [sp, #4]
 8005886:	9302      	str	r3, [sp, #8]
 8005888:	9303      	str	r3, [sp, #12]
 800588a:	9304      	str	r3, [sp, #16]
 800588c:	9305      	str	r3, [sp, #20]

  /** Common config 
  */
  hadc2.Instance = ADC2;
 800588e:	4816      	ldr	r0, [pc, #88]	; (80058e8 <MX_ADC2_Init+0x6c>)
 8005890:	4a16      	ldr	r2, [pc, #88]	; (80058ec <MX_ADC2_Init+0x70>)
 8005892:	6002      	str	r2, [r0, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8005894:	6043      	str	r3, [r0, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005896:	6083      	str	r3, [r0, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005898:	6103      	str	r3, [r0, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800589a:	7643      	strb	r3, [r0, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800589c:	f880 3020 	strb.w	r3, [r0, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80058a0:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80058a2:	2201      	movs	r2, #1
 80058a4:	6282      	str	r2, [r0, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80058a6:	60c3      	str	r3, [r0, #12]
  hadc2.Init.NbrOfConversion = 1;
 80058a8:	61c2      	str	r2, [r0, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80058aa:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80058ae:	2204      	movs	r2, #4
 80058b0:	6142      	str	r2, [r0, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80058b2:	7603      	strb	r3, [r0, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80058b4:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80058b6:	f7fb fe57 	bl	8001568 <HAL_ADC_Init>
 80058ba:	b978      	cbnz	r0, 80058dc <MX_ADC2_Init+0x60>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80058bc:	2301      	movs	r3, #1
 80058be:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80058c0:	9301      	str	r3, [sp, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80058c2:	2300      	movs	r3, #0
 80058c4:	9303      	str	r3, [sp, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80058c6:	9302      	str	r3, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80058c8:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 80058ca:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80058cc:	4669      	mov	r1, sp
 80058ce:	4806      	ldr	r0, [pc, #24]	; (80058e8 <MX_ADC2_Init+0x6c>)
 80058d0:	f7fb ff98 	bl	8001804 <HAL_ADC_ConfigChannel>
 80058d4:	b928      	cbnz	r0, 80058e2 <MX_ADC2_Init+0x66>
  {
    Error_Handler();
  }

}
 80058d6:	b007      	add	sp, #28
 80058d8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80058dc:	f000 f99a 	bl	8005c14 <Error_Handler>
 80058e0:	e7ec      	b.n	80058bc <MX_ADC2_Init+0x40>
    Error_Handler();
 80058e2:	f000 f997 	bl	8005c14 <Error_Handler>
}
 80058e6:	e7f6      	b.n	80058d6 <MX_ADC2_Init+0x5a>
 80058e8:	2000508c 	.word	0x2000508c
 80058ec:	50000100 	.word	0x50000100

080058f0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80058f0:	b510      	push	{r4, lr}
 80058f2:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058f4:	2300      	movs	r3, #0
 80058f6:	9303      	str	r3, [sp, #12]
 80058f8:	9304      	str	r3, [sp, #16]
 80058fa:	9305      	str	r3, [sp, #20]
 80058fc:	9306      	str	r3, [sp, #24]
 80058fe:	9307      	str	r3, [sp, #28]
  if(adcHandle->Instance==ADC2)
 8005900:	6802      	ldr	r2, [r0, #0]
 8005902:	4b1e      	ldr	r3, [pc, #120]	; (800597c <HAL_ADC_MspInit+0x8c>)
 8005904:	429a      	cmp	r2, r3
 8005906:	d001      	beq.n	800590c <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8005908:	b008      	add	sp, #32
 800590a:	bd10      	pop	{r4, pc}
 800590c:	4604      	mov	r4, r0
    __HAL_RCC_ADC12_CLK_ENABLE();
 800590e:	4b1c      	ldr	r3, [pc, #112]	; (8005980 <HAL_ADC_MspInit+0x90>)
 8005910:	695a      	ldr	r2, [r3, #20]
 8005912:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005916:	615a      	str	r2, [r3, #20]
 8005918:	695a      	ldr	r2, [r3, #20]
 800591a:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800591e:	9201      	str	r2, [sp, #4]
 8005920:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005922:	695a      	ldr	r2, [r3, #20]
 8005924:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005928:	615a      	str	r2, [r3, #20]
 800592a:	695b      	ldr	r3, [r3, #20]
 800592c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005930:	9302      	str	r3, [sp, #8]
 8005932:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8005934:	2350      	movs	r3, #80	; 0x50
 8005936:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005938:	2303      	movs	r3, #3
 800593a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800593c:	a903      	add	r1, sp, #12
 800593e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005942:	f7fc fa61 	bl	8001e08 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 8005946:	480f      	ldr	r0, [pc, #60]	; (8005984 <HAL_ADC_MspInit+0x94>)
 8005948:	4b0f      	ldr	r3, [pc, #60]	; (8005988 <HAL_ADC_MspInit+0x98>)
 800594a:	6003      	str	r3, [r0, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800594c:	2300      	movs	r3, #0
 800594e:	6043      	str	r3, [r0, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005950:	6083      	str	r3, [r0, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005952:	2280      	movs	r2, #128	; 0x80
 8005954:	60c2      	str	r2, [r0, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005956:	f44f 7280 	mov.w	r2, #256	; 0x100
 800595a:	6102      	str	r2, [r0, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800595c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005960:	6142      	str	r2, [r0, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8005962:	2220      	movs	r2, #32
 8005964:	6182      	str	r2, [r0, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8005966:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005968:	f7fc f9a8 	bl	8001cbc <HAL_DMA_Init>
 800596c:	b918      	cbnz	r0, 8005976 <HAL_ADC_MspInit+0x86>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800596e:	4b05      	ldr	r3, [pc, #20]	; (8005984 <HAL_ADC_MspInit+0x94>)
 8005970:	63a3      	str	r3, [r4, #56]	; 0x38
 8005972:	625c      	str	r4, [r3, #36]	; 0x24
}
 8005974:	e7c8      	b.n	8005908 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8005976:	f000 f94d 	bl	8005c14 <Error_Handler>
 800597a:	e7f8      	b.n	800596e <HAL_ADC_MspInit+0x7e>
 800597c:	50000100 	.word	0x50000100
 8005980:	40021000 	.word	0x40021000
 8005984:	200050dc 	.word	0x200050dc
 8005988:	40020408 	.word	0x40020408

0800598c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800598c:	b500      	push	{lr}
 800598e:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005990:	4b12      	ldr	r3, [pc, #72]	; (80059dc <MX_DMA_Init+0x50>)
 8005992:	695a      	ldr	r2, [r3, #20]
 8005994:	f042 0201 	orr.w	r2, r2, #1
 8005998:	615a      	str	r2, [r3, #20]
 800599a:	695a      	ldr	r2, [r3, #20]
 800599c:	f002 0201 	and.w	r2, r2, #1
 80059a0:	9200      	str	r2, [sp, #0]
 80059a2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80059a4:	695a      	ldr	r2, [r3, #20]
 80059a6:	f042 0202 	orr.w	r2, r2, #2
 80059aa:	615a      	str	r2, [r3, #20]
 80059ac:	695b      	ldr	r3, [r3, #20]
 80059ae:	f003 0302 	and.w	r3, r3, #2
 80059b2:	9301      	str	r3, [sp, #4]
 80059b4:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80059b6:	2200      	movs	r2, #0
 80059b8:	2105      	movs	r1, #5
 80059ba:	2011      	movs	r0, #17
 80059bc:	f7fc f918 	bl	8001bf0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80059c0:	2011      	movs	r0, #17
 80059c2:	f7fc f947 	bl	8001c54 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 7, 0);
 80059c6:	2200      	movs	r2, #0
 80059c8:	2107      	movs	r1, #7
 80059ca:	2038      	movs	r0, #56	; 0x38
 80059cc:	f7fc f910 	bl	8001bf0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80059d0:	2038      	movs	r0, #56	; 0x38
 80059d2:	f7fc f93f 	bl	8001c54 <HAL_NVIC_EnableIRQ>

}
 80059d6:	b003      	add	sp, #12
 80059d8:	f85d fb04 	ldr.w	pc, [sp], #4
 80059dc:	40021000 	.word	0x40021000

080059e0 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80059e0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN StartDefaultTask */
	L6206_init();
 80059e2:	f7fb fc09 	bl	80011f8 <L6206_init>
	L6206_enable(1,1);
 80059e6:	2101      	movs	r1, #1
 80059e8:	4608      	mov	r0, r1
 80059ea:	f7fb fc41 	bl	8001270 <L6206_enable>
	Controler_Init();
 80059ee:	f7fb fb07 	bl	8001000 <Controler_Init>

	while(1){
		L6206_setDuty(power,power);
		osDelay(200);
	}*/
	osDelay(1000);
 80059f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80059f6:	f7fe fa49 	bl	8003e8c <osDelay>
 80059fa:	e7fa      	b.n	80059f2 <StartDefaultTask+0x12>

080059fc <vApplicationMallocFailedHook>:
{
 80059fc:	4770      	bx	lr
	...

08005a00 <vApplicationGetIdleTaskMemory>:
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8005a00:	4b03      	ldr	r3, [pc, #12]	; (8005a10 <vApplicationGetIdleTaskMemory+0x10>)
 8005a02:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8005a04:	4b03      	ldr	r3, [pc, #12]	; (8005a14 <vApplicationGetIdleTaskMemory+0x14>)
 8005a06:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8005a08:	2380      	movs	r3, #128	; 0x80
 8005a0a:	6013      	str	r3, [r2, #0]
 8005a0c:	4770      	bx	lr
 8005a0e:	bf00      	nop
 8005a10:	20004ad0 	.word	0x20004ad0
 8005a14:	200048d0 	.word	0x200048d0

08005a18 <vApplicationGetTimerTaskMemory>:
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8005a18:	4b03      	ldr	r3, [pc, #12]	; (8005a28 <vApplicationGetTimerTaskMemory+0x10>)
 8005a1a:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8005a1c:	4b03      	ldr	r3, [pc, #12]	; (8005a2c <vApplicationGetTimerTaskMemory+0x14>)
 8005a1e:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8005a20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005a24:	6013      	str	r3, [r2, #0]
 8005a26:	4770      	bx	lr
 8005a28:	20004f24 	.word	0x20004f24
 8005a2c:	20004b24 	.word	0x20004b24

08005a30 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8005a30:	b530      	push	{r4, r5, lr}
 8005a32:	b089      	sub	sp, #36	; 0x24
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8005a34:	ac01      	add	r4, sp, #4
 8005a36:	4d07      	ldr	r5, [pc, #28]	; (8005a54 <MX_FREERTOS_Init+0x24>)
 8005a38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005a3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005a3c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005a40:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8005a44:	2100      	movs	r1, #0
 8005a46:	a801      	add	r0, sp, #4
 8005a48:	f7fe f9eb 	bl	8003e22 <osThreadCreate>
 8005a4c:	4b02      	ldr	r3, [pc, #8]	; (8005a58 <MX_FREERTOS_Init+0x28>)
 8005a4e:	6018      	str	r0, [r3, #0]
}
 8005a50:	b009      	add	sp, #36	; 0x24
 8005a52:	bd30      	pop	{r4, r5, pc}
 8005a54:	0800a030 	.word	0x0800a030
 8005a58:	20005120 	.word	0x20005120

08005a5c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005a5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a60:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a62:	2400      	movs	r4, #0
 8005a64:	9405      	str	r4, [sp, #20]
 8005a66:	9406      	str	r4, [sp, #24]
 8005a68:	9407      	str	r4, [sp, #28]
 8005a6a:	9408      	str	r4, [sp, #32]
 8005a6c:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a6e:	4b32      	ldr	r3, [pc, #200]	; (8005b38 <MX_GPIO_Init+0xdc>)
 8005a70:	695a      	ldr	r2, [r3, #20]
 8005a72:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8005a76:	615a      	str	r2, [r3, #20]
 8005a78:	695a      	ldr	r2, [r3, #20]
 8005a7a:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8005a7e:	9201      	str	r2, [sp, #4]
 8005a80:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005a82:	695a      	ldr	r2, [r3, #20]
 8005a84:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005a88:	615a      	str	r2, [r3, #20]
 8005a8a:	695a      	ldr	r2, [r3, #20]
 8005a8c:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8005a90:	9202      	str	r2, [sp, #8]
 8005a92:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a94:	695a      	ldr	r2, [r3, #20]
 8005a96:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005a9a:	615a      	str	r2, [r3, #20]
 8005a9c:	695a      	ldr	r2, [r3, #20]
 8005a9e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005aa2:	9203      	str	r2, [sp, #12]
 8005aa4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005aa6:	695a      	ldr	r2, [r3, #20]
 8005aa8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005aac:	615a      	str	r2, [r3, #20]
 8005aae:	695b      	ldr	r3, [r3, #20]
 8005ab0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ab4:	9304      	str	r3, [sp, #16]
 8005ab6:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_B_GPIO_Port, EN_B_Pin, GPIO_PIN_RESET);
 8005ab8:	4e20      	ldr	r6, [pc, #128]	; (8005b3c <MX_GPIO_Init+0xe0>)
 8005aba:	4622      	mov	r2, r4
 8005abc:	2102      	movs	r1, #2
 8005abe:	4630      	mov	r0, r6
 8005ac0:	f7fc fa72 	bl	8001fa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005ac4:	4f1e      	ldr	r7, [pc, #120]	; (8005b40 <MX_GPIO_Init+0xe4>)
 8005ac6:	4622      	mov	r2, r4
 8005ac8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005acc:	4638      	mov	r0, r7
 8005ace:	f7fc fa6b 	bl	8001fa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_A_GPIO_Port, EN_A_Pin, GPIO_PIN_RESET);
 8005ad2:	4622      	mov	r2, r4
 8005ad4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005ad8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005adc:	f7fc fa64 	bl	8001fa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_button_Pin;
 8005ae0:	f44f 5800 	mov.w	r8, #8192	; 0x2000
 8005ae4:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005ae8:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005aea:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_button_GPIO_Port, &GPIO_InitStruct);
 8005aec:	a905      	add	r1, sp, #20
 8005aee:	4630      	mov	r0, r6
 8005af0:	f7fc f98a 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN_B_Pin;
 8005af4:	2302      	movs	r3, #2
 8005af6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005af8:	2501      	movs	r5, #1
 8005afa:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005afc:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005afe:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(EN_B_GPIO_Port, &GPIO_InitStruct);
 8005b00:	a905      	add	r1, sp, #20
 8005b02:	4630      	mov	r0, r6
 8005b04:	f7fc f980 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8005b08:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b0c:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b0e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b10:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8005b12:	a905      	add	r1, sp, #20
 8005b14:	4638      	mov	r0, r7
 8005b16:	f7fc f977 	bl	8001e08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EN_A_Pin;
 8005b1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b1e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005b20:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b22:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b24:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(EN_A_GPIO_Port, &GPIO_InitStruct);
 8005b26:	a905      	add	r1, sp, #20
 8005b28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005b2c:	f7fc f96c 	bl	8001e08 <HAL_GPIO_Init>

}
 8005b30:	b00a      	add	sp, #40	; 0x28
 8005b32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b36:	bf00      	nop
 8005b38:	40021000 	.word	0x40021000
 8005b3c:	48000800 	.word	0x48000800
 8005b40:	48000400 	.word	0x48000400

08005b44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005b44:	b530      	push	{r4, r5, lr}
 8005b46:	b09f      	sub	sp, #124	; 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005b48:	2228      	movs	r2, #40	; 0x28
 8005b4a:	2100      	movs	r1, #0
 8005b4c:	a814      	add	r0, sp, #80	; 0x50
 8005b4e:	f000 fd26 	bl	800659e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005b52:	2400      	movs	r4, #0
 8005b54:	940f      	str	r4, [sp, #60]	; 0x3c
 8005b56:	9410      	str	r4, [sp, #64]	; 0x40
 8005b58:	9411      	str	r4, [sp, #68]	; 0x44
 8005b5a:	9412      	str	r4, [sp, #72]	; 0x48
 8005b5c:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005b5e:	223c      	movs	r2, #60	; 0x3c
 8005b60:	4621      	mov	r1, r4
 8005b62:	4668      	mov	r0, sp
 8005b64:	f000 fd1b 	bl	800659e <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005b68:	2201      	movs	r2, #1
 8005b6a:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005b6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b70:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005b72:	9218      	str	r2, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005b74:	2502      	movs	r5, #2
 8005b76:	951b      	str	r5, [sp, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005b78:	931c      	str	r3, [sp, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8005b7a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8005b7e:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005b80:	a814      	add	r0, sp, #80	; 0x50
 8005b82:	f7fc fa17 	bl	8001fb4 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005b86:	230f      	movs	r3, #15
 8005b88:	930f      	str	r3, [sp, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005b8a:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005b8c:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005b8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b92:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005b94:	9413      	str	r4, [sp, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005b96:	4629      	mov	r1, r5
 8005b98:	a80f      	add	r0, sp, #60	; 0x3c
 8005b9a:	f7fc fd63 	bl	8002664 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8005b9e:	f241 0383 	movw	r3, #4227	; 0x1083
 8005ba2:	9300      	str	r3, [sp, #0]
                              |RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005ba4:	9402      	str	r4, [sp, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005ba6:	9403      	str	r4, [sp, #12]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8005ba8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005bac:	9309      	str	r3, [sp, #36]	; 0x24
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8005bae:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005bb0:	4668      	mov	r0, sp
 8005bb2:	f7fc fe79 	bl	80028a8 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8005bb6:	b01f      	add	sp, #124	; 0x7c
 8005bb8:	bd30      	pop	{r4, r5, pc}

08005bba <main>:
{
 8005bba:	b508      	push	{r3, lr}
  HAL_Init();
 8005bbc:	f7fb fc6c 	bl	8001498 <HAL_Init>
  SystemClock_Config();
 8005bc0:	f7ff ffc0 	bl	8005b44 <SystemClock_Config>
  MX_GPIO_Init();
 8005bc4:	f7ff ff4a 	bl	8005a5c <MX_GPIO_Init>
  MX_DMA_Init();
 8005bc8:	f7ff fee0 	bl	800598c <MX_DMA_Init>
  MX_ADC2_Init();
 8005bcc:	f7ff fe56 	bl	800587c <MX_ADC2_Init>
  MX_TIM1_Init();
 8005bd0:	f000 f91e 	bl	8005e10 <MX_TIM1_Init>
  MX_TIM2_Init();
 8005bd4:	f000 fab8 	bl	8006148 <MX_TIM2_Init>
  MX_TIM4_Init();
 8005bd8:	f000 f952 	bl	8005e80 <MX_TIM4_Init>
  MX_TIM16_Init();
 8005bdc:	f000 fb16 	bl	800620c <MX_TIM16_Init>
  MX_TIM17_Init();
 8005be0:	f000 fb6a 	bl	80062b8 <MX_TIM17_Init>
  MX_USART2_UART_Init();
 8005be4:	f000 fbda 	bl	800639c <MX_USART2_UART_Init>
  MX_TIM7_Init();
 8005be8:	f000 f980 	bl	8005eec <MX_TIM7_Init>
  MX_USART1_UART_Init();
 8005bec:	f000 fbba 	bl	8006364 <MX_USART1_UART_Init>
  MX_FREERTOS_Init(); 
 8005bf0:	f7ff ff1e 	bl	8005a30 <MX_FREERTOS_Init>
  osKernelStart();
 8005bf4:	f7fe f910 	bl	8003e18 <osKernelStart>
 8005bf8:	e7fe      	b.n	8005bf8 <main+0x3e>
	...

08005bfc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bfc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8005bfe:	6802      	ldr	r2, [r0, #0]
 8005c00:	4b03      	ldr	r3, [pc, #12]	; (8005c10 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d000      	beq.n	8005c08 <HAL_TIM_PeriodElapsedCallback+0xc>
 8005c06:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8005c08:	f7fb fc58 	bl	80014bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8005c0c:	e7fb      	b.n	8005c06 <HAL_TIM_PeriodElapsedCallback+0xa>
 8005c0e:	bf00      	nop
 8005c10:	40001000 	.word	0x40001000

08005c14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005c14:	4770      	bx	lr
	...

08005c18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005c18:	b500      	push	{lr}
 8005c1a:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c1c:	4b0d      	ldr	r3, [pc, #52]	; (8005c54 <HAL_MspInit+0x3c>)
 8005c1e:	699a      	ldr	r2, [r3, #24]
 8005c20:	f042 0201 	orr.w	r2, r2, #1
 8005c24:	619a      	str	r2, [r3, #24]
 8005c26:	699a      	ldr	r2, [r3, #24]
 8005c28:	f002 0201 	and.w	r2, r2, #1
 8005c2c:	9200      	str	r2, [sp, #0]
 8005c2e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c30:	69da      	ldr	r2, [r3, #28]
 8005c32:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005c36:	61da      	str	r2, [r3, #28]
 8005c38:	69db      	ldr	r3, [r3, #28]
 8005c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c3e:	9301      	str	r3, [sp, #4]
 8005c40:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8005c42:	2200      	movs	r2, #0
 8005c44:	210f      	movs	r1, #15
 8005c46:	f06f 0001 	mvn.w	r0, #1
 8005c4a:	f7fb ffd1 	bl	8001bf0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c4e:	b003      	add	sp, #12
 8005c50:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c54:	40021000 	.word	0x40021000

08005c58 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005c58:	b500      	push	{lr}
 8005c5a:	b089      	sub	sp, #36	; 0x24
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	4601      	mov	r1, r0
 8005c60:	2036      	movs	r0, #54	; 0x36
 8005c62:	f7fb ffc5 	bl	8001bf0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8005c66:	2036      	movs	r0, #54	; 0x36
 8005c68:	f7fb fff4 	bl	8001c54 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8005c6c:	4b15      	ldr	r3, [pc, #84]	; (8005cc4 <HAL_InitTick+0x6c>)
 8005c6e:	69da      	ldr	r2, [r3, #28]
 8005c70:	f042 0210 	orr.w	r2, r2, #16
 8005c74:	61da      	str	r2, [r3, #28]
 8005c76:	69db      	ldr	r3, [r3, #28]
 8005c78:	f003 0310 	and.w	r3, r3, #16
 8005c7c:	9301      	str	r3, [sp, #4]
 8005c7e:	9b01      	ldr	r3, [sp, #4]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005c80:	a902      	add	r1, sp, #8
 8005c82:	a803      	add	r0, sp, #12
 8005c84:	f7fc fdf2 	bl	800286c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8005c88:	f7fc fdc4 	bl	8002814 <HAL_RCC_GetPCLK1Freq>
 8005c8c:	0043      	lsls	r3, r0, #1
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8005c8e:	480e      	ldr	r0, [pc, #56]	; (8005cc8 <HAL_InitTick+0x70>)
 8005c90:	fba0 2303 	umull	r2, r3, r0, r3
 8005c94:	0c9b      	lsrs	r3, r3, #18
 8005c96:	3b01      	subs	r3, #1
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8005c98:	480c      	ldr	r0, [pc, #48]	; (8005ccc <HAL_InitTick+0x74>)
 8005c9a:	4a0d      	ldr	r2, [pc, #52]	; (8005cd0 <HAL_InitTick+0x78>)
 8005c9c:	6002      	str	r2, [r0, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8005c9e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005ca2:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8005ca4:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005caa:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8005cac:	f7fd f9f0 	bl	8003090 <HAL_TIM_Base_Init>
 8005cb0:	b118      	cbz	r0, 8005cba <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
  }
  
  /* Return function status */
  return HAL_ERROR;
 8005cb2:	2001      	movs	r0, #1
}
 8005cb4:	b009      	add	sp, #36	; 0x24
 8005cb6:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim6);
 8005cba:	4804      	ldr	r0, [pc, #16]	; (8005ccc <HAL_InitTick+0x74>)
 8005cbc:	f7fd f8a4 	bl	8002e08 <HAL_TIM_Base_Start_IT>
 8005cc0:	e7f8      	b.n	8005cb4 <HAL_InitTick+0x5c>
 8005cc2:	bf00      	nop
 8005cc4:	40021000 	.word	0x40021000
 8005cc8:	431bde83 	.word	0x431bde83
 8005ccc:	20005124 	.word	0x20005124
 8005cd0:	40001000 	.word	0x40001000

08005cd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005cd4:	4770      	bx	lr

08005cd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005cd6:	e7fe      	b.n	8005cd6 <HardFault_Handler>

08005cd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005cd8:	e7fe      	b.n	8005cd8 <MemManage_Handler>

08005cda <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005cda:	e7fe      	b.n	8005cda <BusFault_Handler>

08005cdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005cdc:	e7fe      	b.n	8005cdc <UsageFault_Handler>

08005cde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005cde:	4770      	bx	lr

08005ce0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8005ce0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005ce2:	4802      	ldr	r0, [pc, #8]	; (8005cec <DMA1_Channel7_IRQHandler+0xc>)
 8005ce4:	f7fc f837 	bl	8001d56 <HAL_DMA_IRQHandler>
 8005ce8:	bd08      	pop	{r3, pc}
 8005cea:	bf00      	nop
 8005cec:	200052e4 	.word	0x200052e4

08005cf0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8005cf0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005cf2:	4802      	ldr	r0, [pc, #8]	; (8005cfc <USART1_IRQHandler+0xc>)
 8005cf4:	f7fd fd4a 	bl	800378c <HAL_UART_IRQHandler>
 8005cf8:	bd08      	pop	{r3, pc}
 8005cfa:	bf00      	nop
 8005cfc:	20005328 	.word	0x20005328

08005d00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8005d00:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005d02:	4802      	ldr	r0, [pc, #8]	; (8005d0c <USART2_IRQHandler+0xc>)
 8005d04:	f7fd fd42 	bl	800378c <HAL_UART_IRQHandler>
 8005d08:	bd08      	pop	{r3, pc}
 8005d0a:	bf00      	nop
 8005d0c:	200053a8 	.word	0x200053a8

08005d10 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles Timer 6 interrupt and DAC underrun interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005d10:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005d12:	4802      	ldr	r0, [pc, #8]	; (8005d1c <TIM6_DAC_IRQHandler+0xc>)
 8005d14:	f7fd f893 	bl	8002e3e <HAL_TIM_IRQHandler>
 8005d18:	bd08      	pop	{r3, pc}
 8005d1a:	bf00      	nop
 8005d1c:	20005124 	.word	0x20005124

08005d20 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8005d20:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8005d22:	4802      	ldr	r0, [pc, #8]	; (8005d2c <DMA2_Channel1_IRQHandler+0xc>)
 8005d24:	f7fc f817 	bl	8001d56 <HAL_DMA_IRQHandler>
 8005d28:	bd08      	pop	{r3, pc}
 8005d2a:	bf00      	nop
 8005d2c:	200050dc 	.word	0x200050dc

08005d30 <__io_putchar>:
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8005d30:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005d34:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8005d38:	f013 0f01 	tst.w	r3, #1
 8005d3c:	d011      	beq.n	8005d62 <__io_putchar+0x32>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8005d3e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005d42:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8005d46:	f013 0f01 	tst.w	r3, #1
 8005d4a:	d101      	bne.n	8005d50 <__io_putchar+0x20>
 8005d4c:	4770      	bx	lr
      __NOP();
 8005d4e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8005d50:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d0f9      	beq.n	8005d4e <__io_putchar+0x1e>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8005d5a:	b2c3      	uxtb	r3, r0
 8005d5c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005d60:	7013      	strb	r3, [r2, #0]
char **environ = __env;

int __io_putchar(int ch){
	ITM_SendChar(ch);
	return ch;
}
 8005d62:	4770      	bx	lr

08005d64 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d66:	460d      	mov	r5, r1
 8005d68:	4617      	mov	r7, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d6a:	2400      	movs	r4, #0
 8005d6c:	e005      	b.n	8005d7a <_read+0x16>
	{
		*ptr++ = __io_getchar();
 8005d6e:	1c6e      	adds	r6, r5, #1
 8005d70:	f3af 8000 	nop.w
 8005d74:	7028      	strb	r0, [r5, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d76:	3401      	adds	r4, #1
		*ptr++ = __io_getchar();
 8005d78:	4635      	mov	r5, r6
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d7a:	42bc      	cmp	r4, r7
 8005d7c:	dbf7      	blt.n	8005d6e <_read+0xa>
	}

return len;
}
 8005d7e:	4638      	mov	r0, r7
 8005d80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005d82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005d82:	b570      	push	{r4, r5, r6, lr}
 8005d84:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d86:	2400      	movs	r4, #0
 8005d88:	e005      	b.n	8005d96 <_write+0x14>
	{
		__io_putchar(*ptr++);
 8005d8a:	1c4d      	adds	r5, r1, #1
 8005d8c:	7808      	ldrb	r0, [r1, #0]
 8005d8e:	f7ff ffcf 	bl	8005d30 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d92:	3401      	adds	r4, #1
		__io_putchar(*ptr++);
 8005d94:	4629      	mov	r1, r5
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005d96:	42b4      	cmp	r4, r6
 8005d98:	dbf7      	blt.n	8005d8a <_write+0x8>
	}
	return len;
}
 8005d9a:	4630      	mov	r0, r6
 8005d9c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005da0 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8005da0:	b508      	push	{r3, lr}
 8005da2:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005da4:	4a0b      	ldr	r2, [pc, #44]	; (8005dd4 <_sbrk+0x34>)
 8005da6:	6812      	ldr	r2, [r2, #0]
 8005da8:	b142      	cbz	r2, 8005dbc <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 8005daa:	4a0a      	ldr	r2, [pc, #40]	; (8005dd4 <_sbrk+0x34>)
 8005dac:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8005dae:	4403      	add	r3, r0
 8005db0:	466a      	mov	r2, sp
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d806      	bhi.n	8005dc4 <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8005db6:	4a07      	ldr	r2, [pc, #28]	; (8005dd4 <_sbrk+0x34>)
 8005db8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8005dba:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8005dbc:	4906      	ldr	r1, [pc, #24]	; (8005dd8 <_sbrk+0x38>)
 8005dbe:	4a05      	ldr	r2, [pc, #20]	; (8005dd4 <_sbrk+0x34>)
 8005dc0:	6011      	str	r1, [r2, #0]
 8005dc2:	e7f2      	b.n	8005daa <_sbrk+0xa>
		errno = ENOMEM;
 8005dc4:	f000 fbb6 	bl	8006534 <__errno>
 8005dc8:	230c      	movs	r3, #12
 8005dca:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8005dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8005dd0:	bd08      	pop	{r3, pc}
 8005dd2:	bf00      	nop
 8005dd4:	20004f78 	.word	0x20004f78
 8005dd8:	20005438 	.word	0x20005438

08005ddc <_close>:

int _close(int file)
{
	return -1;
}
 8005ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8005de0:	4770      	bx	lr

08005de2 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8005de2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005de6:	604b      	str	r3, [r1, #4]
	return 0;
}
 8005de8:	2000      	movs	r0, #0
 8005dea:	4770      	bx	lr

08005dec <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8005dec:	2001      	movs	r0, #1
 8005dee:	4770      	bx	lr

08005df0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8005df0:	2000      	movs	r0, #0
 8005df2:	4770      	bx	lr

08005df4 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005df4:	4b05      	ldr	r3, [pc, #20]	; (8005e0c <SystemInit+0x18>)
 8005df6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005dfa:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005dfe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005e02:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005e06:	609a      	str	r2, [r3, #8]
 8005e08:	4770      	bx	lr
 8005e0a:	bf00      	nop
 8005e0c:	e000ed00 	.word	0xe000ed00

08005e10 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005e10:	b500      	push	{lr}
 8005e12:	b08d      	sub	sp, #52	; 0x34
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005e14:	2224      	movs	r2, #36	; 0x24
 8005e16:	2100      	movs	r1, #0
 8005e18:	a803      	add	r0, sp, #12
 8005e1a:	f000 fbc0 	bl	800659e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e1e:	2300      	movs	r3, #0
 8005e20:	9300      	str	r3, [sp, #0]
 8005e22:	9301      	str	r3, [sp, #4]
 8005e24:	9302      	str	r3, [sp, #8]

  htim1.Instance = TIM1;
 8005e26:	4814      	ldr	r0, [pc, #80]	; (8005e78 <MX_TIM1_Init+0x68>)
 8005e28:	4a14      	ldr	r2, [pc, #80]	; (8005e7c <MX_TIM1_Init+0x6c>)
 8005e2a:	6002      	str	r2, [r0, #0]
  htim1.Init.Prescaler = 0;
 8005e2c:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e2e:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 0xFFFF;
 8005e30:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005e34:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e36:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8005e38:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e3a:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005e40:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 4;
 8005e42:	2204      	movs	r2, #4
 8005e44:	9207      	str	r2, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005e46:	9309      	str	r3, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 4;
 8005e48:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005e4a:	a903      	add	r1, sp, #12
 8005e4c:	f7fd f952 	bl	80030f4 <HAL_TIM_Encoder_Init>
 8005e50:	b958      	cbnz	r0, 8005e6a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e52:	2300      	movs	r3, #0
 8005e54:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005e56:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e58:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005e5a:	4669      	mov	r1, sp
 8005e5c:	4806      	ldr	r0, [pc, #24]	; (8005e78 <MX_TIM1_Init+0x68>)
 8005e5e:	f7fd fb65 	bl	800352c <HAL_TIMEx_MasterConfigSynchronization>
 8005e62:	b928      	cbnz	r0, 8005e70 <MX_TIM1_Init+0x60>
  {
    Error_Handler();
  }

}
 8005e64:	b00d      	add	sp, #52	; 0x34
 8005e66:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8005e6a:	f7ff fed3 	bl	8005c14 <Error_Handler>
 8005e6e:	e7f0      	b.n	8005e52 <MX_TIM1_Init+0x42>
    Error_Handler();
 8005e70:	f7ff fed0 	bl	8005c14 <Error_Handler>
}
 8005e74:	e7f6      	b.n	8005e64 <MX_TIM1_Init+0x54>
 8005e76:	bf00      	nop
 8005e78:	200051e4 	.word	0x200051e4
 8005e7c:	40012c00 	.word	0x40012c00

08005e80 <MX_TIM4_Init>:
  HAL_TIM_MspPostInit(&htim2);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005e80:	b500      	push	{lr}
 8005e82:	b08d      	sub	sp, #52	; 0x34
  TIM_Encoder_InitTypeDef sConfig = {0};
 8005e84:	2224      	movs	r2, #36	; 0x24
 8005e86:	2100      	movs	r1, #0
 8005e88:	a803      	add	r0, sp, #12
 8005e8a:	f000 fb88 	bl	800659e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e8e:	2300      	movs	r3, #0
 8005e90:	9300      	str	r3, [sp, #0]
 8005e92:	9301      	str	r3, [sp, #4]
 8005e94:	9302      	str	r3, [sp, #8]

  htim4.Instance = TIM4;
 8005e96:	4813      	ldr	r0, [pc, #76]	; (8005ee4 <MX_TIM4_Init+0x64>)
 8005e98:	4a13      	ldr	r2, [pc, #76]	; (8005ee8 <MX_TIM4_Init+0x68>)
 8005e9a:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 0;
 8005e9c:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e9e:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 0xFFFF;
 8005ea0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005ea4:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ea6:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005ea8:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	9303      	str	r3, [sp, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005eae:	9305      	str	r3, [sp, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC1Filter = 4;
 8005eb0:	2204      	movs	r2, #4
 8005eb2:	9207      	str	r2, [sp, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005eb4:	9309      	str	r3, [sp, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 4;
 8005eb6:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005eb8:	a903      	add	r1, sp, #12
 8005eba:	f7fd f91b 	bl	80030f4 <HAL_TIM_Encoder_Init>
 8005ebe:	b950      	cbnz	r0, 8005ed6 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ec4:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005ec6:	4669      	mov	r1, sp
 8005ec8:	4806      	ldr	r0, [pc, #24]	; (8005ee4 <MX_TIM4_Init+0x64>)
 8005eca:	f7fd fb2f 	bl	800352c <HAL_TIMEx_MasterConfigSynchronization>
 8005ece:	b928      	cbnz	r0, 8005edc <MX_TIM4_Init+0x5c>
  {
    Error_Handler();
  }

}
 8005ed0:	b00d      	add	sp, #52	; 0x34
 8005ed2:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8005ed6:	f7ff fe9d 	bl	8005c14 <Error_Handler>
 8005eda:	e7f1      	b.n	8005ec0 <MX_TIM4_Init+0x40>
    Error_Handler();
 8005edc:	f7ff fe9a 	bl	8005c14 <Error_Handler>
}
 8005ee0:	e7f6      	b.n	8005ed0 <MX_TIM4_Init+0x50>
 8005ee2:	bf00      	nop
 8005ee4:	20005164 	.word	0x20005164
 8005ee8:	40000800 	.word	0x40000800

08005eec <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005eec:	b500      	push	{lr}
 8005eee:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	9301      	str	r3, [sp, #4]
 8005ef4:	9302      	str	r3, [sp, #8]
 8005ef6:	9303      	str	r3, [sp, #12]

  htim7.Instance = TIM7;
 8005ef8:	480e      	ldr	r0, [pc, #56]	; (8005f34 <MX_TIM7_Init+0x48>)
 8005efa:	4a0f      	ldr	r2, [pc, #60]	; (8005f38 <MX_TIM7_Init+0x4c>)
 8005efc:	6002      	str	r2, [r0, #0]
  htim7.Init.Prescaler = 71;
 8005efe:	2247      	movs	r2, #71	; 0x47
 8005f00:	6042      	str	r2, [r0, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005f02:	6083      	str	r3, [r0, #8]
  htim7.Init.Period = 9999;
 8005f04:	f242 720f 	movw	r2, #9999	; 0x270f
 8005f08:	60c2      	str	r2, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005f0a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005f0c:	f7fd f8c0 	bl	8003090 <HAL_TIM_Base_Init>
 8005f10:	b950      	cbnz	r0, 8005f28 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005f12:	2300      	movs	r3, #0
 8005f14:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005f16:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005f18:	a901      	add	r1, sp, #4
 8005f1a:	4806      	ldr	r0, [pc, #24]	; (8005f34 <MX_TIM7_Init+0x48>)
 8005f1c:	f7fd fb06 	bl	800352c <HAL_TIMEx_MasterConfigSynchronization>
 8005f20:	b928      	cbnz	r0, 8005f2e <MX_TIM7_Init+0x42>
  {
    Error_Handler();
  }

}
 8005f22:	b005      	add	sp, #20
 8005f24:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8005f28:	f7ff fe74 	bl	8005c14 <Error_Handler>
 8005f2c:	e7f1      	b.n	8005f12 <MX_TIM7_Init+0x26>
    Error_Handler();
 8005f2e:	f7ff fe71 	bl	8005c14 <Error_Handler>
}
 8005f32:	e7f6      	b.n	8005f22 <MX_TIM7_Init+0x36>
 8005f34:	200052a4 	.word	0x200052a4
 8005f38:	40001400 	.word	0x40001400

08005f3c <HAL_TIM_Encoder_MspInit>:
  HAL_TIM_MspPostInit(&htim17);

}

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8005f3c:	b500      	push	{lr}
 8005f3e:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f40:	2300      	movs	r3, #0
 8005f42:	9305      	str	r3, [sp, #20]
 8005f44:	9306      	str	r3, [sp, #24]
 8005f46:	9307      	str	r3, [sp, #28]
 8005f48:	9308      	str	r3, [sp, #32]
 8005f4a:	9309      	str	r3, [sp, #36]	; 0x24
  if(tim_encoderHandle->Instance==TIM1)
 8005f4c:	6803      	ldr	r3, [r0, #0]
 8005f4e:	4a24      	ldr	r2, [pc, #144]	; (8005fe0 <HAL_TIM_Encoder_MspInit+0xa4>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d005      	beq.n	8005f60 <HAL_TIM_Encoder_MspInit+0x24>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_encoderHandle->Instance==TIM4)
 8005f54:	4a23      	ldr	r2, [pc, #140]	; (8005fe4 <HAL_TIM_Encoder_MspInit+0xa8>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d022      	beq.n	8005fa0 <HAL_TIM_Encoder_MspInit+0x64>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8005f5a:	b00b      	add	sp, #44	; 0x2c
 8005f5c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005f60:	4b21      	ldr	r3, [pc, #132]	; (8005fe8 <HAL_TIM_Encoder_MspInit+0xac>)
 8005f62:	699a      	ldr	r2, [r3, #24]
 8005f64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f68:	619a      	str	r2, [r3, #24]
 8005f6a:	699a      	ldr	r2, [r3, #24]
 8005f6c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005f70:	9201      	str	r2, [sp, #4]
 8005f72:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f74:	695a      	ldr	r2, [r3, #20]
 8005f76:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005f7a:	615a      	str	r2, [r3, #20]
 8005f7c:	695b      	ldr	r3, [r3, #20]
 8005f7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f82:	9302      	str	r3, [sp, #8]
 8005f84:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005f86:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005f8a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f8c:	2302      	movs	r3, #2
 8005f8e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8005f90:	2306      	movs	r3, #6
 8005f92:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f94:	a905      	add	r1, sp, #20
 8005f96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005f9a:	f7fb ff35 	bl	8001e08 <HAL_GPIO_Init>
 8005f9e:	e7dc      	b.n	8005f5a <HAL_TIM_Encoder_MspInit+0x1e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005fa0:	4b11      	ldr	r3, [pc, #68]	; (8005fe8 <HAL_TIM_Encoder_MspInit+0xac>)
 8005fa2:	69da      	ldr	r2, [r3, #28]
 8005fa4:	f042 0204 	orr.w	r2, r2, #4
 8005fa8:	61da      	str	r2, [r3, #28]
 8005faa:	69da      	ldr	r2, [r3, #28]
 8005fac:	f002 0204 	and.w	r2, r2, #4
 8005fb0:	9203      	str	r2, [sp, #12]
 8005fb2:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005fb4:	695a      	ldr	r2, [r3, #20]
 8005fb6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005fba:	615a      	str	r2, [r3, #20]
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fc2:	9304      	str	r3, [sp, #16]
 8005fc4:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005fc6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005fca:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fcc:	2302      	movs	r3, #2
 8005fce:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8005fd0:	230a      	movs	r3, #10
 8005fd2:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fd4:	a905      	add	r1, sp, #20
 8005fd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005fda:	f7fb ff15 	bl	8001e08 <HAL_GPIO_Init>
}
 8005fde:	e7bc      	b.n	8005f5a <HAL_TIM_Encoder_MspInit+0x1e>
 8005fe0:	40012c00 	.word	0x40012c00
 8005fe4:	40000800 	.word	0x40000800
 8005fe8:	40021000 	.word	0x40021000

08005fec <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005fec:	b500      	push	{lr}
 8005fee:	b085      	sub	sp, #20

  if(tim_baseHandle->Instance==TIM2)
 8005ff0:	6803      	ldr	r3, [r0, #0]
 8005ff2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ff6:	d00b      	beq.n	8006010 <HAL_TIM_Base_MspInit+0x24>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM7)
 8005ff8:	4a20      	ldr	r2, [pc, #128]	; (800607c <HAL_TIM_Base_MspInit+0x90>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d014      	beq.n	8006028 <HAL_TIM_Base_MspInit+0x3c>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM16)
 8005ffe:	4a20      	ldr	r2, [pc, #128]	; (8006080 <HAL_TIM_Base_MspInit+0x94>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d024      	beq.n	800604e <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM17)
 8006004:	4a1f      	ldr	r2, [pc, #124]	; (8006084 <HAL_TIM_Base_MspInit+0x98>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d02c      	beq.n	8006064 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 800600a:	b005      	add	sp, #20
 800600c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006010:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8006014:	69da      	ldr	r2, [r3, #28]
 8006016:	f042 0201 	orr.w	r2, r2, #1
 800601a:	61da      	str	r2, [r3, #28]
 800601c:	69db      	ldr	r3, [r3, #28]
 800601e:	f003 0301 	and.w	r3, r3, #1
 8006022:	9300      	str	r3, [sp, #0]
 8006024:	9b00      	ldr	r3, [sp, #0]
 8006026:	e7f0      	b.n	800600a <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006028:	4b17      	ldr	r3, [pc, #92]	; (8006088 <HAL_TIM_Base_MspInit+0x9c>)
 800602a:	69da      	ldr	r2, [r3, #28]
 800602c:	f042 0220 	orr.w	r2, r2, #32
 8006030:	61da      	str	r2, [r3, #28]
 8006032:	69db      	ldr	r3, [r3, #28]
 8006034:	f003 0320 	and.w	r3, r3, #32
 8006038:	9301      	str	r3, [sp, #4]
 800603a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 800603c:	2200      	movs	r2, #0
 800603e:	2105      	movs	r1, #5
 8006040:	2037      	movs	r0, #55	; 0x37
 8006042:	f7fb fdd5 	bl	8001bf0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006046:	2037      	movs	r0, #55	; 0x37
 8006048:	f7fb fe04 	bl	8001c54 <HAL_NVIC_EnableIRQ>
 800604c:	e7dd      	b.n	800600a <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 800604e:	4b0e      	ldr	r3, [pc, #56]	; (8006088 <HAL_TIM_Base_MspInit+0x9c>)
 8006050:	699a      	ldr	r2, [r3, #24]
 8006052:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8006056:	619a      	str	r2, [r3, #24]
 8006058:	699b      	ldr	r3, [r3, #24]
 800605a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800605e:	9302      	str	r3, [sp, #8]
 8006060:	9b02      	ldr	r3, [sp, #8]
 8006062:	e7d2      	b.n	800600a <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8006064:	4b08      	ldr	r3, [pc, #32]	; (8006088 <HAL_TIM_Base_MspInit+0x9c>)
 8006066:	699a      	ldr	r2, [r3, #24]
 8006068:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800606c:	619a      	str	r2, [r3, #24]
 800606e:	699b      	ldr	r3, [r3, #24]
 8006070:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006074:	9303      	str	r3, [sp, #12]
 8006076:	9b03      	ldr	r3, [sp, #12]
}
 8006078:	e7c7      	b.n	800600a <HAL_TIM_Base_MspInit+0x1e>
 800607a:	bf00      	nop
 800607c:	40001400 	.word	0x40001400
 8006080:	40014400 	.word	0x40014400
 8006084:	40014800 	.word	0x40014800
 8006088:	40021000 	.word	0x40021000

0800608c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800608c:	b500      	push	{lr}
 800608e:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006090:	2300      	movs	r3, #0
 8006092:	9303      	str	r3, [sp, #12]
 8006094:	9304      	str	r3, [sp, #16]
 8006096:	9305      	str	r3, [sp, #20]
 8006098:	9306      	str	r3, [sp, #24]
 800609a:	9307      	str	r3, [sp, #28]
  if(timHandle->Instance==TIM2)
 800609c:	6803      	ldr	r3, [r0, #0]
 800609e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060a2:	d008      	beq.n	80060b6 <HAL_TIM_MspPostInit+0x2a>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM16)
 80060a4:	4a24      	ldr	r2, [pc, #144]	; (8006138 <HAL_TIM_MspPostInit+0xac>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d01c      	beq.n	80060e4 <HAL_TIM_MspPostInit+0x58>

  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM17)
 80060aa:	4a24      	ldr	r2, [pc, #144]	; (800613c <HAL_TIM_MspPostInit+0xb0>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d02e      	beq.n	800610e <HAL_TIM_MspPostInit+0x82>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80060b0:	b009      	add	sp, #36	; 0x24
 80060b2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80060b6:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80060ba:	695a      	ldr	r2, [r3, #20]
 80060bc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80060c0:	615a      	str	r2, [r3, #20]
 80060c2:	695b      	ldr	r3, [r3, #20]
 80060c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060c8:	9300      	str	r3, [sp, #0]
 80060ca:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80060cc:	2303      	movs	r3, #3
 80060ce:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060d0:	2302      	movs	r3, #2
 80060d2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80060d4:	2301      	movs	r3, #1
 80060d6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060d8:	a903      	add	r1, sp, #12
 80060da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80060de:	f7fb fe93 	bl	8001e08 <HAL_GPIO_Init>
 80060e2:	e7e5      	b.n	80060b0 <HAL_TIM_MspPostInit+0x24>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80060e4:	4b16      	ldr	r3, [pc, #88]	; (8006140 <HAL_TIM_MspPostInit+0xb4>)
 80060e6:	695a      	ldr	r2, [r3, #20]
 80060e8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80060ec:	615a      	str	r2, [r3, #20]
 80060ee:	695b      	ldr	r3, [r3, #20]
 80060f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060f4:	9301      	str	r3, [sp, #4]
 80060f6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80060f8:	2310      	movs	r3, #16
 80060fa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060fc:	2302      	movs	r3, #2
 80060fe:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8006100:	2301      	movs	r3, #1
 8006102:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006104:	a903      	add	r1, sp, #12
 8006106:	480f      	ldr	r0, [pc, #60]	; (8006144 <HAL_TIM_MspPostInit+0xb8>)
 8006108:	f7fb fe7e 	bl	8001e08 <HAL_GPIO_Init>
 800610c:	e7d0      	b.n	80060b0 <HAL_TIM_MspPostInit+0x24>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800610e:	4b0c      	ldr	r3, [pc, #48]	; (8006140 <HAL_TIM_MspPostInit+0xb4>)
 8006110:	695a      	ldr	r2, [r3, #20]
 8006112:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006116:	615a      	str	r2, [r3, #20]
 8006118:	695b      	ldr	r3, [r3, #20]
 800611a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800611e:	9302      	str	r3, [sp, #8]
 8006120:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8006122:	2320      	movs	r3, #32
 8006124:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006126:	2302      	movs	r3, #2
 8006128:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 800612a:	230a      	movs	r3, #10
 800612c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800612e:	a903      	add	r1, sp, #12
 8006130:	4804      	ldr	r0, [pc, #16]	; (8006144 <HAL_TIM_MspPostInit+0xb8>)
 8006132:	f7fb fe69 	bl	8001e08 <HAL_GPIO_Init>
}
 8006136:	e7bb      	b.n	80060b0 <HAL_TIM_MspPostInit+0x24>
 8006138:	40014400 	.word	0x40014400
 800613c:	40014800 	.word	0x40014800
 8006140:	40021000 	.word	0x40021000
 8006144:	48000400 	.word	0x48000400

08006148 <MX_TIM2_Init>:
{
 8006148:	b500      	push	{lr}
 800614a:	b08f      	sub	sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800614c:	2300      	movs	r3, #0
 800614e:	930a      	str	r3, [sp, #40]	; 0x28
 8006150:	930b      	str	r3, [sp, #44]	; 0x2c
 8006152:	930c      	str	r3, [sp, #48]	; 0x30
 8006154:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006156:	9307      	str	r3, [sp, #28]
 8006158:	9308      	str	r3, [sp, #32]
 800615a:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 800615c:	9300      	str	r3, [sp, #0]
 800615e:	9301      	str	r3, [sp, #4]
 8006160:	9302      	str	r3, [sp, #8]
 8006162:	9303      	str	r3, [sp, #12]
 8006164:	9304      	str	r3, [sp, #16]
 8006166:	9305      	str	r3, [sp, #20]
 8006168:	9306      	str	r3, [sp, #24]
  htim2.Instance = TIM2;
 800616a:	4827      	ldr	r0, [pc, #156]	; (8006208 <MX_TIM2_Init+0xc0>)
 800616c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006170:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 4;
 8006172:	2204      	movs	r2, #4
 8006174:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006176:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 1000;
 8006178:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800617c:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800617e:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006180:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006182:	f7fc ff85 	bl	8003090 <HAL_TIM_Base_Init>
 8006186:	bb60      	cbnz	r0, 80061e2 <MX_TIM2_Init+0x9a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006188:	a90e      	add	r1, sp, #56	; 0x38
 800618a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800618e:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006192:	481d      	ldr	r0, [pc, #116]	; (8006208 <MX_TIM2_Init+0xc0>)
 8006194:	f7fd f8ea 	bl	800336c <HAL_TIM_ConfigClockSource>
 8006198:	bb30      	cbnz	r0, 80061e8 <MX_TIM2_Init+0xa0>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800619a:	481b      	ldr	r0, [pc, #108]	; (8006208 <MX_TIM2_Init+0xc0>)
 800619c:	f7fc ff91 	bl	80030c2 <HAL_TIM_PWM_Init>
 80061a0:	bb28      	cbnz	r0, 80061ee <MX_TIM2_Init+0xa6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 80061a2:	2360      	movs	r3, #96	; 0x60
 80061a4:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80061a6:	2300      	movs	r3, #0
 80061a8:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80061aa:	a907      	add	r1, sp, #28
 80061ac:	4816      	ldr	r0, [pc, #88]	; (8006208 <MX_TIM2_Init+0xc0>)
 80061ae:	f7fd f9bd 	bl	800352c <HAL_TIMEx_MasterConfigSynchronization>
 80061b2:	b9f8      	cbnz	r0, 80061f4 <MX_TIM2_Init+0xac>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80061b4:	2360      	movs	r3, #96	; 0x60
 80061b6:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 80061b8:	2200      	movs	r2, #0
 80061ba:	9201      	str	r2, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80061bc:	9202      	str	r2, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80061be:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80061c0:	4669      	mov	r1, sp
 80061c2:	4811      	ldr	r0, [pc, #68]	; (8006208 <MX_TIM2_Init+0xc0>)
 80061c4:	f7fd f82c 	bl	8003220 <HAL_TIM_PWM_ConfigChannel>
 80061c8:	b9b8      	cbnz	r0, 80061fa <MX_TIM2_Init+0xb2>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80061ca:	2204      	movs	r2, #4
 80061cc:	4669      	mov	r1, sp
 80061ce:	480e      	ldr	r0, [pc, #56]	; (8006208 <MX_TIM2_Init+0xc0>)
 80061d0:	f7fd f826 	bl	8003220 <HAL_TIM_PWM_ConfigChannel>
 80061d4:	b9a0      	cbnz	r0, 8006200 <MX_TIM2_Init+0xb8>
  HAL_TIM_MspPostInit(&htim2);
 80061d6:	480c      	ldr	r0, [pc, #48]	; (8006208 <MX_TIM2_Init+0xc0>)
 80061d8:	f7ff ff58 	bl	800608c <HAL_TIM_MspPostInit>
}
 80061dc:	b00f      	add	sp, #60	; 0x3c
 80061de:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80061e2:	f7ff fd17 	bl	8005c14 <Error_Handler>
 80061e6:	e7cf      	b.n	8006188 <MX_TIM2_Init+0x40>
    Error_Handler();
 80061e8:	f7ff fd14 	bl	8005c14 <Error_Handler>
 80061ec:	e7d5      	b.n	800619a <MX_TIM2_Init+0x52>
    Error_Handler();
 80061ee:	f7ff fd11 	bl	8005c14 <Error_Handler>
 80061f2:	e7d6      	b.n	80061a2 <MX_TIM2_Init+0x5a>
    Error_Handler();
 80061f4:	f7ff fd0e 	bl	8005c14 <Error_Handler>
 80061f8:	e7dc      	b.n	80061b4 <MX_TIM2_Init+0x6c>
    Error_Handler();
 80061fa:	f7ff fd0b 	bl	8005c14 <Error_Handler>
 80061fe:	e7e4      	b.n	80061ca <MX_TIM2_Init+0x82>
    Error_Handler();
 8006200:	f7ff fd08 	bl	8005c14 <Error_Handler>
 8006204:	e7e7      	b.n	80061d6 <MX_TIM2_Init+0x8e>
 8006206:	bf00      	nop
 8006208:	20005224 	.word	0x20005224

0800620c <MX_TIM16_Init>:
{
 800620c:	b510      	push	{r4, lr}
 800620e:	b092      	sub	sp, #72	; 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006210:	2400      	movs	r4, #0
 8006212:	940b      	str	r4, [sp, #44]	; 0x2c
 8006214:	940c      	str	r4, [sp, #48]	; 0x30
 8006216:	940d      	str	r4, [sp, #52]	; 0x34
 8006218:	940e      	str	r4, [sp, #56]	; 0x38
 800621a:	940f      	str	r4, [sp, #60]	; 0x3c
 800621c:	9410      	str	r4, [sp, #64]	; 0x40
 800621e:	9411      	str	r4, [sp, #68]	; 0x44
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006220:	222c      	movs	r2, #44	; 0x2c
 8006222:	4621      	mov	r1, r4
 8006224:	4668      	mov	r0, sp
 8006226:	f000 f9ba 	bl	800659e <memset>
  htim16.Instance = TIM16;
 800622a:	4821      	ldr	r0, [pc, #132]	; (80062b0 <MX_TIM16_Init+0xa4>)
 800622c:	4b21      	ldr	r3, [pc, #132]	; (80062b4 <MX_TIM16_Init+0xa8>)
 800622e:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 4;
 8006230:	2304      	movs	r3, #4
 8006232:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006234:	6084      	str	r4, [r0, #8]
  htim16.Init.Period = 1000;
 8006236:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800623a:	60c3      	str	r3, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800623c:	6104      	str	r4, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 800623e:	6144      	str	r4, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006240:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8006242:	f7fc ff25 	bl	8003090 <HAL_TIM_Base_Init>
 8006246:	bb30      	cbnz	r0, 8006296 <MX_TIM16_Init+0x8a>
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8006248:	4819      	ldr	r0, [pc, #100]	; (80062b0 <MX_TIM16_Init+0xa4>)
 800624a:	f7fc ff3a 	bl	80030c2 <HAL_TIM_PWM_Init>
 800624e:	bb28      	cbnz	r0, 800629c <MX_TIM16_Init+0x90>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006250:	2360      	movs	r3, #96	; 0x60
 8006252:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8006254:	2200      	movs	r2, #0
 8006256:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006258:	920d      	str	r2, [sp, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800625a:	920e      	str	r2, [sp, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800625c:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800625e:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006260:	9211      	str	r2, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006262:	a90b      	add	r1, sp, #44	; 0x2c
 8006264:	4812      	ldr	r0, [pc, #72]	; (80062b0 <MX_TIM16_Init+0xa4>)
 8006266:	f7fc ffdb 	bl	8003220 <HAL_TIM_PWM_ConfigChannel>
 800626a:	b9d0      	cbnz	r0, 80062a2 <MX_TIM16_Init+0x96>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800626c:	2300      	movs	r3, #0
 800626e:	9300      	str	r3, [sp, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006270:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006272:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006274:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006276:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006278:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800627c:	9205      	str	r2, [sp, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800627e:	9306      	str	r3, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006280:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8006282:	4669      	mov	r1, sp
 8006284:	480a      	ldr	r0, [pc, #40]	; (80062b0 <MX_TIM16_Init+0xa4>)
 8006286:	f7fd f999 	bl	80035bc <HAL_TIMEx_ConfigBreakDeadTime>
 800628a:	b968      	cbnz	r0, 80062a8 <MX_TIM16_Init+0x9c>
  HAL_TIM_MspPostInit(&htim16);
 800628c:	4808      	ldr	r0, [pc, #32]	; (80062b0 <MX_TIM16_Init+0xa4>)
 800628e:	f7ff fefd 	bl	800608c <HAL_TIM_MspPostInit>
}
 8006292:	b012      	add	sp, #72	; 0x48
 8006294:	bd10      	pop	{r4, pc}
    Error_Handler();
 8006296:	f7ff fcbd 	bl	8005c14 <Error_Handler>
 800629a:	e7d5      	b.n	8006248 <MX_TIM16_Init+0x3c>
    Error_Handler();
 800629c:	f7ff fcba 	bl	8005c14 <Error_Handler>
 80062a0:	e7d6      	b.n	8006250 <MX_TIM16_Init+0x44>
    Error_Handler();
 80062a2:	f7ff fcb7 	bl	8005c14 <Error_Handler>
 80062a6:	e7e1      	b.n	800626c <MX_TIM16_Init+0x60>
    Error_Handler();
 80062a8:	f7ff fcb4 	bl	8005c14 <Error_Handler>
 80062ac:	e7ee      	b.n	800628c <MX_TIM16_Init+0x80>
 80062ae:	bf00      	nop
 80062b0:	20005264 	.word	0x20005264
 80062b4:	40014400 	.word	0x40014400

080062b8 <MX_TIM17_Init>:
{
 80062b8:	b510      	push	{r4, lr}
 80062ba:	b092      	sub	sp, #72	; 0x48
  TIM_OC_InitTypeDef sConfigOC = {0};
 80062bc:	2400      	movs	r4, #0
 80062be:	940b      	str	r4, [sp, #44]	; 0x2c
 80062c0:	940c      	str	r4, [sp, #48]	; 0x30
 80062c2:	940d      	str	r4, [sp, #52]	; 0x34
 80062c4:	940e      	str	r4, [sp, #56]	; 0x38
 80062c6:	940f      	str	r4, [sp, #60]	; 0x3c
 80062c8:	9410      	str	r4, [sp, #64]	; 0x40
 80062ca:	9411      	str	r4, [sp, #68]	; 0x44
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80062cc:	222c      	movs	r2, #44	; 0x2c
 80062ce:	4621      	mov	r1, r4
 80062d0:	4668      	mov	r0, sp
 80062d2:	f000 f964 	bl	800659e <memset>
  htim17.Instance = TIM17;
 80062d6:	4821      	ldr	r0, [pc, #132]	; (800635c <MX_TIM17_Init+0xa4>)
 80062d8:	4b21      	ldr	r3, [pc, #132]	; (8006360 <MX_TIM17_Init+0xa8>)
 80062da:	6003      	str	r3, [r0, #0]
  htim17.Init.Prescaler = 4;
 80062dc:	2304      	movs	r3, #4
 80062de:	6043      	str	r3, [r0, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80062e0:	6084      	str	r4, [r0, #8]
  htim17.Init.Period = 1000;
 80062e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80062e6:	60c3      	str	r3, [r0, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80062e8:	6104      	str	r4, [r0, #16]
  htim17.Init.RepetitionCounter = 0;
 80062ea:	6144      	str	r4, [r0, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80062ec:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80062ee:	f7fc fecf 	bl	8003090 <HAL_TIM_Base_Init>
 80062f2:	bb30      	cbnz	r0, 8006342 <MX_TIM17_Init+0x8a>
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 80062f4:	4819      	ldr	r0, [pc, #100]	; (800635c <MX_TIM17_Init+0xa4>)
 80062f6:	f7fc fee4 	bl	80030c2 <HAL_TIM_PWM_Init>
 80062fa:	bb28      	cbnz	r0, 8006348 <MX_TIM17_Init+0x90>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80062fc:	2360      	movs	r3, #96	; 0x60
 80062fe:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8006300:	2200      	movs	r2, #0
 8006302:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006304:	920d      	str	r2, [sp, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006306:	920e      	str	r2, [sp, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006308:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800630a:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800630c:	9211      	str	r2, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800630e:	a90b      	add	r1, sp, #44	; 0x2c
 8006310:	4812      	ldr	r0, [pc, #72]	; (800635c <MX_TIM17_Init+0xa4>)
 8006312:	f7fc ff85 	bl	8003220 <HAL_TIM_PWM_ConfigChannel>
 8006316:	b9d0      	cbnz	r0, 800634e <MX_TIM17_Init+0x96>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006318:	2300      	movs	r3, #0
 800631a:	9300      	str	r3, [sp, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800631c:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800631e:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006320:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006322:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006324:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006328:	9205      	str	r2, [sp, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800632a:	9306      	str	r3, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800632c:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 800632e:	4669      	mov	r1, sp
 8006330:	480a      	ldr	r0, [pc, #40]	; (800635c <MX_TIM17_Init+0xa4>)
 8006332:	f7fd f943 	bl	80035bc <HAL_TIMEx_ConfigBreakDeadTime>
 8006336:	b968      	cbnz	r0, 8006354 <MX_TIM17_Init+0x9c>
  HAL_TIM_MspPostInit(&htim17);
 8006338:	4808      	ldr	r0, [pc, #32]	; (800635c <MX_TIM17_Init+0xa4>)
 800633a:	f7ff fea7 	bl	800608c <HAL_TIM_MspPostInit>
}
 800633e:	b012      	add	sp, #72	; 0x48
 8006340:	bd10      	pop	{r4, pc}
    Error_Handler();
 8006342:	f7ff fc67 	bl	8005c14 <Error_Handler>
 8006346:	e7d5      	b.n	80062f4 <MX_TIM17_Init+0x3c>
    Error_Handler();
 8006348:	f7ff fc64 	bl	8005c14 <Error_Handler>
 800634c:	e7d6      	b.n	80062fc <MX_TIM17_Init+0x44>
    Error_Handler();
 800634e:	f7ff fc61 	bl	8005c14 <Error_Handler>
 8006352:	e7e1      	b.n	8006318 <MX_TIM17_Init+0x60>
    Error_Handler();
 8006354:	f7ff fc5e 	bl	8005c14 <Error_Handler>
 8006358:	e7ee      	b.n	8006338 <MX_TIM17_Init+0x80>
 800635a:	bf00      	nop
 800635c:	200051a4 	.word	0x200051a4
 8006360:	40014800 	.word	0x40014800

08006364 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006364:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8006366:	480b      	ldr	r0, [pc, #44]	; (8006394 <MX_USART1_UART_Init+0x30>)
 8006368:	4b0b      	ldr	r3, [pc, #44]	; (8006398 <MX_USART1_UART_Init+0x34>)
 800636a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 800636c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8006370:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006372:	2300      	movs	r3, #0
 8006374:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006376:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006378:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800637a:	220c      	movs	r2, #12
 800637c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800637e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8006380:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006382:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006384:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006386:	f7fd fd0e 	bl	8003da6 <HAL_UART_Init>
 800638a:	b900      	cbnz	r0, 800638e <MX_USART1_UART_Init+0x2a>
 800638c:	bd08      	pop	{r3, pc}
  {
    Error_Handler();
 800638e:	f7ff fc41 	bl	8005c14 <Error_Handler>
  }

}
 8006392:	e7fb      	b.n	800638c <MX_USART1_UART_Init+0x28>
 8006394:	20005328 	.word	0x20005328
 8006398:	40013800 	.word	0x40013800

0800639c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800639c:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 800639e:	480b      	ldr	r0, [pc, #44]	; (80063cc <MX_USART2_UART_Init+0x30>)
 80063a0:	4b0b      	ldr	r3, [pc, #44]	; (80063d0 <MX_USART2_UART_Init+0x34>)
 80063a2:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 80063a4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80063a8:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80063aa:	2300      	movs	r3, #0
 80063ac:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80063ae:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80063b0:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80063b2:	220c      	movs	r2, #12
 80063b4:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80063b6:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80063b8:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80063ba:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80063bc:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80063be:	f7fd fcf2 	bl	8003da6 <HAL_UART_Init>
 80063c2:	b900      	cbnz	r0, 80063c6 <MX_USART2_UART_Init+0x2a>
 80063c4:	bd08      	pop	{r3, pc}
  {
    Error_Handler();
 80063c6:	f7ff fc25 	bl	8005c14 <Error_Handler>
  }

}
 80063ca:	e7fb      	b.n	80063c4 <MX_USART2_UART_Init+0x28>
 80063cc:	200053a8 	.word	0x200053a8
 80063d0:	40004400 	.word	0x40004400

080063d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80063d4:	b510      	push	{r4, lr}
 80063d6:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063d8:	2300      	movs	r3, #0
 80063da:	9305      	str	r3, [sp, #20]
 80063dc:	9306      	str	r3, [sp, #24]
 80063de:	9307      	str	r3, [sp, #28]
 80063e0:	9308      	str	r3, [sp, #32]
 80063e2:	9309      	str	r3, [sp, #36]	; 0x24
  if(uartHandle->Instance==USART1)
 80063e4:	6803      	ldr	r3, [r0, #0]
 80063e6:	4a38      	ldr	r2, [pc, #224]	; (80064c8 <HAL_UART_MspInit+0xf4>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d005      	beq.n	80063f8 <HAL_UART_MspInit+0x24>
 80063ec:	4604      	mov	r4, r0
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 80063ee:	4a37      	ldr	r2, [pc, #220]	; (80064cc <HAL_UART_MspInit+0xf8>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d029      	beq.n	8006448 <HAL_UART_MspInit+0x74>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80063f4:	b00a      	add	sp, #40	; 0x28
 80063f6:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80063f8:	4b35      	ldr	r3, [pc, #212]	; (80064d0 <HAL_UART_MspInit+0xfc>)
 80063fa:	699a      	ldr	r2, [r3, #24]
 80063fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006400:	619a      	str	r2, [r3, #24]
 8006402:	699a      	ldr	r2, [r3, #24]
 8006404:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8006408:	9201      	str	r2, [sp, #4]
 800640a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800640c:	695a      	ldr	r2, [r3, #20]
 800640e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8006412:	615a      	str	r2, [r3, #20]
 8006414:	695b      	ldr	r3, [r3, #20]
 8006416:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800641a:	9302      	str	r3, [sp, #8]
 800641c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800641e:	2330      	movs	r3, #48	; 0x30
 8006420:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006422:	2302      	movs	r3, #2
 8006424:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006426:	2303      	movs	r3, #3
 8006428:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800642a:	2307      	movs	r3, #7
 800642c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800642e:	a905      	add	r1, sp, #20
 8006430:	4828      	ldr	r0, [pc, #160]	; (80064d4 <HAL_UART_MspInit+0x100>)
 8006432:	f7fb fce9 	bl	8001e08 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8006436:	2200      	movs	r2, #0
 8006438:	2105      	movs	r1, #5
 800643a:	2025      	movs	r0, #37	; 0x25
 800643c:	f7fb fbd8 	bl	8001bf0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006440:	2025      	movs	r0, #37	; 0x25
 8006442:	f7fb fc07 	bl	8001c54 <HAL_NVIC_EnableIRQ>
 8006446:	e7d5      	b.n	80063f4 <HAL_UART_MspInit+0x20>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006448:	4b21      	ldr	r3, [pc, #132]	; (80064d0 <HAL_UART_MspInit+0xfc>)
 800644a:	69da      	ldr	r2, [r3, #28]
 800644c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8006450:	61da      	str	r2, [r3, #28]
 8006452:	69da      	ldr	r2, [r3, #28]
 8006454:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8006458:	9203      	str	r2, [sp, #12]
 800645a:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800645c:	695a      	ldr	r2, [r3, #20]
 800645e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8006462:	615a      	str	r2, [r3, #20]
 8006464:	695b      	ldr	r3, [r3, #20]
 8006466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800646a:	9304      	str	r3, [sp, #16]
 800646c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800646e:	230c      	movs	r3, #12
 8006470:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006472:	2302      	movs	r3, #2
 8006474:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006476:	2303      	movs	r3, #3
 8006478:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800647a:	2307      	movs	r3, #7
 800647c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800647e:	a905      	add	r1, sp, #20
 8006480:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006484:	f7fb fcc0 	bl	8001e08 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8006488:	4813      	ldr	r0, [pc, #76]	; (80064d8 <HAL_UART_MspInit+0x104>)
 800648a:	4b14      	ldr	r3, [pc, #80]	; (80064dc <HAL_UART_MspInit+0x108>)
 800648c:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800648e:	2310      	movs	r3, #16
 8006490:	6043      	str	r3, [r0, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006492:	2300      	movs	r3, #0
 8006494:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006496:	2280      	movs	r2, #128	; 0x80
 8006498:	60c2      	str	r2, [r0, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800649a:	6103      	str	r3, [r0, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800649c:	6143      	str	r3, [r0, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800649e:	6183      	str	r3, [r0, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80064a0:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80064a2:	f7fb fc0b 	bl	8001cbc <HAL_DMA_Init>
 80064a6:	b958      	cbnz	r0, 80064c0 <HAL_UART_MspInit+0xec>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80064a8:	4b0b      	ldr	r3, [pc, #44]	; (80064d8 <HAL_UART_MspInit+0x104>)
 80064aa:	66a3      	str	r3, [r4, #104]	; 0x68
 80064ac:	625c      	str	r4, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 9, 0);
 80064ae:	2200      	movs	r2, #0
 80064b0:	2109      	movs	r1, #9
 80064b2:	2026      	movs	r0, #38	; 0x26
 80064b4:	f7fb fb9c 	bl	8001bf0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80064b8:	2026      	movs	r0, #38	; 0x26
 80064ba:	f7fb fbcb 	bl	8001c54 <HAL_NVIC_EnableIRQ>
}
 80064be:	e799      	b.n	80063f4 <HAL_UART_MspInit+0x20>
      Error_Handler();
 80064c0:	f7ff fba8 	bl	8005c14 <Error_Handler>
 80064c4:	e7f0      	b.n	80064a8 <HAL_UART_MspInit+0xd4>
 80064c6:	bf00      	nop
 80064c8:	40013800 	.word	0x40013800
 80064cc:	40004400 	.word	0x40004400
 80064d0:	40021000 	.word	0x40021000
 80064d4:	48000800 	.word	0x48000800
 80064d8:	200052e4 	.word	0x200052e4
 80064dc:	40020080 	.word	0x40020080

080064e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80064e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006518 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80064e4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80064e6:	e003      	b.n	80064f0 <LoopCopyDataInit>

080064e8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80064e8:	4b0c      	ldr	r3, [pc, #48]	; (800651c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80064ea:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80064ec:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80064ee:	3104      	adds	r1, #4

080064f0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80064f0:	480b      	ldr	r0, [pc, #44]	; (8006520 <LoopForever+0xa>)
	ldr	r3, =_edata
 80064f2:	4b0c      	ldr	r3, [pc, #48]	; (8006524 <LoopForever+0xe>)
	adds	r2, r0, r1
 80064f4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80064f6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80064f8:	d3f6      	bcc.n	80064e8 <CopyDataInit>
	ldr	r2, =_sbss
 80064fa:	4a0b      	ldr	r2, [pc, #44]	; (8006528 <LoopForever+0x12>)
	b	LoopFillZerobss
 80064fc:	e002      	b.n	8006504 <LoopFillZerobss>

080064fe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80064fe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006500:	f842 3b04 	str.w	r3, [r2], #4

08006504 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8006504:	4b09      	ldr	r3, [pc, #36]	; (800652c <LoopForever+0x16>)
	cmp	r2, r3
 8006506:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8006508:	d3f9      	bcc.n	80064fe <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800650a:	f7ff fc73 	bl	8005df4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800650e:	f000 f817 	bl	8006540 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006512:	f7ff fb52 	bl	8005bba <main>

08006516 <LoopForever>:

LoopForever:
    b LoopForever
 8006516:	e7fe      	b.n	8006516 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006518:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 800651c:	0800a3c8 	.word	0x0800a3c8
	ldr	r0, =_sdata
 8006520:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8006524:	20000680 	.word	0x20000680
	ldr	r2, =_sbss
 8006528:	20000680 	.word	0x20000680
	ldr	r3, = _ebss
 800652c:	20005438 	.word	0x20005438

08006530 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006530:	e7fe      	b.n	8006530 <ADC1_2_IRQHandler>
	...

08006534 <__errno>:
 8006534:	4b01      	ldr	r3, [pc, #4]	; (800653c <__errno+0x8>)
 8006536:	6818      	ldr	r0, [r3, #0]
 8006538:	4770      	bx	lr
 800653a:	bf00      	nop
 800653c:	20000010 	.word	0x20000010

08006540 <__libc_init_array>:
 8006540:	b570      	push	{r4, r5, r6, lr}
 8006542:	4e0d      	ldr	r6, [pc, #52]	; (8006578 <__libc_init_array+0x38>)
 8006544:	4c0d      	ldr	r4, [pc, #52]	; (800657c <__libc_init_array+0x3c>)
 8006546:	1ba4      	subs	r4, r4, r6
 8006548:	10a4      	asrs	r4, r4, #2
 800654a:	2500      	movs	r5, #0
 800654c:	42a5      	cmp	r5, r4
 800654e:	d109      	bne.n	8006564 <__libc_init_array+0x24>
 8006550:	4e0b      	ldr	r6, [pc, #44]	; (8006580 <__libc_init_array+0x40>)
 8006552:	4c0c      	ldr	r4, [pc, #48]	; (8006584 <__libc_init_array+0x44>)
 8006554:	f003 fd60 	bl	800a018 <_init>
 8006558:	1ba4      	subs	r4, r4, r6
 800655a:	10a4      	asrs	r4, r4, #2
 800655c:	2500      	movs	r5, #0
 800655e:	42a5      	cmp	r5, r4
 8006560:	d105      	bne.n	800656e <__libc_init_array+0x2e>
 8006562:	bd70      	pop	{r4, r5, r6, pc}
 8006564:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006568:	4798      	blx	r3
 800656a:	3501      	adds	r5, #1
 800656c:	e7ee      	b.n	800654c <__libc_init_array+0xc>
 800656e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006572:	4798      	blx	r3
 8006574:	3501      	adds	r5, #1
 8006576:	e7f2      	b.n	800655e <__libc_init_array+0x1e>
 8006578:	0800a3c0 	.word	0x0800a3c0
 800657c:	0800a3c0 	.word	0x0800a3c0
 8006580:	0800a3c0 	.word	0x0800a3c0
 8006584:	0800a3c4 	.word	0x0800a3c4

08006588 <memcpy>:
 8006588:	b510      	push	{r4, lr}
 800658a:	1e43      	subs	r3, r0, #1
 800658c:	440a      	add	r2, r1
 800658e:	4291      	cmp	r1, r2
 8006590:	d100      	bne.n	8006594 <memcpy+0xc>
 8006592:	bd10      	pop	{r4, pc}
 8006594:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006598:	f803 4f01 	strb.w	r4, [r3, #1]!
 800659c:	e7f7      	b.n	800658e <memcpy+0x6>

0800659e <memset>:
 800659e:	4402      	add	r2, r0
 80065a0:	4603      	mov	r3, r0
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d100      	bne.n	80065a8 <memset+0xa>
 80065a6:	4770      	bx	lr
 80065a8:	f803 1b01 	strb.w	r1, [r3], #1
 80065ac:	e7f9      	b.n	80065a2 <memset+0x4>
	...

080065b0 <printf>:
 80065b0:	b40f      	push	{r0, r1, r2, r3}
 80065b2:	4b0a      	ldr	r3, [pc, #40]	; (80065dc <printf+0x2c>)
 80065b4:	b513      	push	{r0, r1, r4, lr}
 80065b6:	681c      	ldr	r4, [r3, #0]
 80065b8:	b124      	cbz	r4, 80065c4 <printf+0x14>
 80065ba:	69a3      	ldr	r3, [r4, #24]
 80065bc:	b913      	cbnz	r3, 80065c4 <printf+0x14>
 80065be:	4620      	mov	r0, r4
 80065c0:	f002 f87a 	bl	80086b8 <__sinit>
 80065c4:	ab05      	add	r3, sp, #20
 80065c6:	9a04      	ldr	r2, [sp, #16]
 80065c8:	68a1      	ldr	r1, [r4, #8]
 80065ca:	9301      	str	r3, [sp, #4]
 80065cc:	4620      	mov	r0, r4
 80065ce:	f000 f807 	bl	80065e0 <_vfprintf_r>
 80065d2:	b002      	add	sp, #8
 80065d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065d8:	b004      	add	sp, #16
 80065da:	4770      	bx	lr
 80065dc:	20000010 	.word	0x20000010

080065e0 <_vfprintf_r>:
 80065e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065e4:	b0bd      	sub	sp, #244	; 0xf4
 80065e6:	4688      	mov	r8, r1
 80065e8:	4615      	mov	r5, r2
 80065ea:	461c      	mov	r4, r3
 80065ec:	461f      	mov	r7, r3
 80065ee:	4683      	mov	fp, r0
 80065f0:	f002 fa12 	bl	8008a18 <_localeconv_r>
 80065f4:	6803      	ldr	r3, [r0, #0]
 80065f6:	930d      	str	r3, [sp, #52]	; 0x34
 80065f8:	4618      	mov	r0, r3
 80065fa:	f7f9 fe39 	bl	8000270 <strlen>
 80065fe:	9009      	str	r0, [sp, #36]	; 0x24
 8006600:	f1bb 0f00 	cmp.w	fp, #0
 8006604:	d005      	beq.n	8006612 <_vfprintf_r+0x32>
 8006606:	f8db 3018 	ldr.w	r3, [fp, #24]
 800660a:	b913      	cbnz	r3, 8006612 <_vfprintf_r+0x32>
 800660c:	4658      	mov	r0, fp
 800660e:	f002 f853 	bl	80086b8 <__sinit>
 8006612:	4b99      	ldr	r3, [pc, #612]	; (8006878 <_vfprintf_r+0x298>)
 8006614:	4598      	cmp	r8, r3
 8006616:	d137      	bne.n	8006688 <_vfprintf_r+0xa8>
 8006618:	f8db 8004 	ldr.w	r8, [fp, #4]
 800661c:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8006620:	07d8      	lsls	r0, r3, #31
 8006622:	d407      	bmi.n	8006634 <_vfprintf_r+0x54>
 8006624:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006628:	0599      	lsls	r1, r3, #22
 800662a:	d403      	bmi.n	8006634 <_vfprintf_r+0x54>
 800662c:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8006630:	f002 fa02 	bl	8008a38 <__retarget_lock_acquire_recursive>
 8006634:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8006638:	049a      	lsls	r2, r3, #18
 800663a:	d409      	bmi.n	8006650 <_vfprintf_r+0x70>
 800663c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006640:	f8a8 300c 	strh.w	r3, [r8, #12]
 8006644:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8006648:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800664c:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
 8006650:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006654:	071e      	lsls	r6, r3, #28
 8006656:	d502      	bpl.n	800665e <_vfprintf_r+0x7e>
 8006658:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800665c:	bb03      	cbnz	r3, 80066a0 <_vfprintf_r+0xc0>
 800665e:	4641      	mov	r1, r8
 8006660:	4658      	mov	r0, fp
 8006662:	f001 f839 	bl	80076d8 <__swsetup_r>
 8006666:	b1d8      	cbz	r0, 80066a0 <_vfprintf_r+0xc0>
 8006668:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 800666c:	07dd      	lsls	r5, r3, #31
 800666e:	d407      	bmi.n	8006680 <_vfprintf_r+0xa0>
 8006670:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006674:	059c      	lsls	r4, r3, #22
 8006676:	d403      	bmi.n	8006680 <_vfprintf_r+0xa0>
 8006678:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 800667c:	f002 f9dd 	bl	8008a3a <__retarget_lock_release_recursive>
 8006680:	f04f 33ff 	mov.w	r3, #4294967295
 8006684:	930a      	str	r3, [sp, #40]	; 0x28
 8006686:	e026      	b.n	80066d6 <_vfprintf_r+0xf6>
 8006688:	4b7c      	ldr	r3, [pc, #496]	; (800687c <_vfprintf_r+0x29c>)
 800668a:	4598      	cmp	r8, r3
 800668c:	d102      	bne.n	8006694 <_vfprintf_r+0xb4>
 800668e:	f8db 8008 	ldr.w	r8, [fp, #8]
 8006692:	e7c3      	b.n	800661c <_vfprintf_r+0x3c>
 8006694:	4b7a      	ldr	r3, [pc, #488]	; (8006880 <_vfprintf_r+0x2a0>)
 8006696:	4598      	cmp	r8, r3
 8006698:	bf08      	it	eq
 800669a:	f8db 800c 	ldreq.w	r8, [fp, #12]
 800669e:	e7bd      	b.n	800661c <_vfprintf_r+0x3c>
 80066a0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80066a4:	f003 021a 	and.w	r2, r3, #26
 80066a8:	2a0a      	cmp	r2, #10
 80066aa:	d118      	bne.n	80066de <_vfprintf_r+0xfe>
 80066ac:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 80066b0:	2a00      	cmp	r2, #0
 80066b2:	db14      	blt.n	80066de <_vfprintf_r+0xfe>
 80066b4:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 80066b8:	07d0      	lsls	r0, r2, #31
 80066ba:	d405      	bmi.n	80066c8 <_vfprintf_r+0xe8>
 80066bc:	0599      	lsls	r1, r3, #22
 80066be:	d403      	bmi.n	80066c8 <_vfprintf_r+0xe8>
 80066c0:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 80066c4:	f002 f9b9 	bl	8008a3a <__retarget_lock_release_recursive>
 80066c8:	4623      	mov	r3, r4
 80066ca:	462a      	mov	r2, r5
 80066cc:	4641      	mov	r1, r8
 80066ce:	4658      	mov	r0, fp
 80066d0:	f000 ffc2 	bl	8007658 <__sbprintf>
 80066d4:	900a      	str	r0, [sp, #40]	; 0x28
 80066d6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80066d8:	b03d      	add	sp, #244	; 0xf4
 80066da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066de:	ed9f 7b64 	vldr	d7, [pc, #400]	; 8006870 <_vfprintf_r+0x290>
 80066e2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80066e6:	2300      	movs	r3, #0
 80066e8:	ac2c      	add	r4, sp, #176	; 0xb0
 80066ea:	941f      	str	r4, [sp, #124]	; 0x7c
 80066ec:	9321      	str	r3, [sp, #132]	; 0x84
 80066ee:	9320      	str	r3, [sp, #128]	; 0x80
 80066f0:	9505      	str	r5, [sp, #20]
 80066f2:	9303      	str	r3, [sp, #12]
 80066f4:	9311      	str	r3, [sp, #68]	; 0x44
 80066f6:	9310      	str	r3, [sp, #64]	; 0x40
 80066f8:	930a      	str	r3, [sp, #40]	; 0x28
 80066fa:	9d05      	ldr	r5, [sp, #20]
 80066fc:	462b      	mov	r3, r5
 80066fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006702:	b112      	cbz	r2, 800670a <_vfprintf_r+0x12a>
 8006704:	2a25      	cmp	r2, #37	; 0x25
 8006706:	f040 8083 	bne.w	8006810 <_vfprintf_r+0x230>
 800670a:	9b05      	ldr	r3, [sp, #20]
 800670c:	1aee      	subs	r6, r5, r3
 800670e:	d00d      	beq.n	800672c <_vfprintf_r+0x14c>
 8006710:	e884 0048 	stmia.w	r4, {r3, r6}
 8006714:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006716:	4433      	add	r3, r6
 8006718:	9321      	str	r3, [sp, #132]	; 0x84
 800671a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800671c:	3301      	adds	r3, #1
 800671e:	2b07      	cmp	r3, #7
 8006720:	9320      	str	r3, [sp, #128]	; 0x80
 8006722:	dc77      	bgt.n	8006814 <_vfprintf_r+0x234>
 8006724:	3408      	adds	r4, #8
 8006726:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006728:	4433      	add	r3, r6
 800672a:	930a      	str	r3, [sp, #40]	; 0x28
 800672c:	782b      	ldrb	r3, [r5, #0]
 800672e:	2b00      	cmp	r3, #0
 8006730:	f000 8739 	beq.w	80075a6 <_vfprintf_r+0xfc6>
 8006734:	2300      	movs	r3, #0
 8006736:	1c69      	adds	r1, r5, #1
 8006738:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800673c:	461a      	mov	r2, r3
 800673e:	f04f 3aff 	mov.w	sl, #4294967295
 8006742:	930b      	str	r3, [sp, #44]	; 0x2c
 8006744:	461d      	mov	r5, r3
 8006746:	200a      	movs	r0, #10
 8006748:	1c4e      	adds	r6, r1, #1
 800674a:	7809      	ldrb	r1, [r1, #0]
 800674c:	9605      	str	r6, [sp, #20]
 800674e:	9102      	str	r1, [sp, #8]
 8006750:	9902      	ldr	r1, [sp, #8]
 8006752:	3920      	subs	r1, #32
 8006754:	2958      	cmp	r1, #88	; 0x58
 8006756:	f200 841d 	bhi.w	8006f94 <_vfprintf_r+0x9b4>
 800675a:	e8df f011 	tbh	[pc, r1, lsl #1]
 800675e:	00b3      	.short	0x00b3
 8006760:	041b041b 	.word	0x041b041b
 8006764:	041b00b8 	.word	0x041b00b8
 8006768:	041b041b 	.word	0x041b041b
 800676c:	041b041b 	.word	0x041b041b
 8006770:	00bb041b 	.word	0x00bb041b
 8006774:	041b0065 	.word	0x041b0065
 8006778:	00c700c4 	.word	0x00c700c4
 800677c:	00e4041b 	.word	0x00e4041b
 8006780:	00e700e7 	.word	0x00e700e7
 8006784:	00e700e7 	.word	0x00e700e7
 8006788:	00e700e7 	.word	0x00e700e7
 800678c:	00e700e7 	.word	0x00e700e7
 8006790:	041b00e7 	.word	0x041b00e7
 8006794:	041b041b 	.word	0x041b041b
 8006798:	041b041b 	.word	0x041b041b
 800679c:	041b041b 	.word	0x041b041b
 80067a0:	041b041b 	.word	0x041b041b
 80067a4:	011b041b 	.word	0x011b041b
 80067a8:	041b0131 	.word	0x041b0131
 80067ac:	041b0131 	.word	0x041b0131
 80067b0:	041b041b 	.word	0x041b041b
 80067b4:	00fa041b 	.word	0x00fa041b
 80067b8:	041b041b 	.word	0x041b041b
 80067bc:	041b0346 	.word	0x041b0346
 80067c0:	041b041b 	.word	0x041b041b
 80067c4:	041b041b 	.word	0x041b041b
 80067c8:	041b03ad 	.word	0x041b03ad
 80067cc:	0093041b 	.word	0x0093041b
 80067d0:	041b041b 	.word	0x041b041b
 80067d4:	041b041b 	.word	0x041b041b
 80067d8:	041b041b 	.word	0x041b041b
 80067dc:	041b041b 	.word	0x041b041b
 80067e0:	041b041b 	.word	0x041b041b
 80067e4:	006b010d 	.word	0x006b010d
 80067e8:	01310131 	.word	0x01310131
 80067ec:	00fd0131 	.word	0x00fd0131
 80067f0:	041b006b 	.word	0x041b006b
 80067f4:	0100041b 	.word	0x0100041b
 80067f8:	0328041b 	.word	0x0328041b
 80067fc:	037c0348 	.word	0x037c0348
 8006800:	041b0107 	.word	0x041b0107
 8006804:	041b038d 	.word	0x041b038d
 8006808:	041b03af 	.word	0x041b03af
 800680c:	03c7041b 	.word	0x03c7041b
 8006810:	461d      	mov	r5, r3
 8006812:	e773      	b.n	80066fc <_vfprintf_r+0x11c>
 8006814:	aa1f      	add	r2, sp, #124	; 0x7c
 8006816:	4641      	mov	r1, r8
 8006818:	4658      	mov	r0, fp
 800681a:	f002 fec0 	bl	800959e <__sprint_r>
 800681e:	2800      	cmp	r0, #0
 8006820:	f040 8699 	bne.w	8007556 <_vfprintf_r+0xf76>
 8006824:	ac2c      	add	r4, sp, #176	; 0xb0
 8006826:	e77e      	b.n	8006726 <_vfprintf_r+0x146>
 8006828:	2301      	movs	r3, #1
 800682a:	222b      	movs	r2, #43	; 0x2b
 800682c:	9905      	ldr	r1, [sp, #20]
 800682e:	e78b      	b.n	8006748 <_vfprintf_r+0x168>
 8006830:	460f      	mov	r7, r1
 8006832:	e7fb      	b.n	800682c <_vfprintf_r+0x24c>
 8006834:	b10b      	cbz	r3, 800683a <_vfprintf_r+0x25a>
 8006836:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800683a:	06aa      	lsls	r2, r5, #26
 800683c:	f140 80b0 	bpl.w	80069a0 <_vfprintf_r+0x3c0>
 8006840:	3707      	adds	r7, #7
 8006842:	f027 0707 	bic.w	r7, r7, #7
 8006846:	f107 0308 	add.w	r3, r7, #8
 800684a:	e9d7 6700 	ldrd	r6, r7, [r7]
 800684e:	9304      	str	r3, [sp, #16]
 8006850:	2e00      	cmp	r6, #0
 8006852:	f177 0300 	sbcs.w	r3, r7, #0
 8006856:	da06      	bge.n	8006866 <_vfprintf_r+0x286>
 8006858:	4276      	negs	r6, r6
 800685a:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800685e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8006862:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8006866:	2301      	movs	r3, #1
 8006868:	e2d0      	b.n	8006e0c <_vfprintf_r+0x82c>
 800686a:	bf00      	nop
 800686c:	f3af 8000 	nop.w
	...
 8006878:	0800a170 	.word	0x0800a170
 800687c:	0800a190 	.word	0x0800a190
 8006880:	0800a150 	.word	0x0800a150
 8006884:	b10b      	cbz	r3, 800688a <_vfprintf_r+0x2aa>
 8006886:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800688a:	4ba2      	ldr	r3, [pc, #648]	; (8006b14 <_vfprintf_r+0x534>)
 800688c:	9311      	str	r3, [sp, #68]	; 0x44
 800688e:	06a9      	lsls	r1, r5, #26
 8006890:	f140 8331 	bpl.w	8006ef6 <_vfprintf_r+0x916>
 8006894:	3707      	adds	r7, #7
 8006896:	f027 0707 	bic.w	r7, r7, #7
 800689a:	f107 0308 	add.w	r3, r7, #8
 800689e:	e9d7 6700 	ldrd	r6, r7, [r7]
 80068a2:	9304      	str	r3, [sp, #16]
 80068a4:	07eb      	lsls	r3, r5, #31
 80068a6:	d50b      	bpl.n	80068c0 <_vfprintf_r+0x2e0>
 80068a8:	ea56 0307 	orrs.w	r3, r6, r7
 80068ac:	d008      	beq.n	80068c0 <_vfprintf_r+0x2e0>
 80068ae:	2330      	movs	r3, #48	; 0x30
 80068b0:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80068b4:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80068b8:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 80068bc:	f045 0502 	orr.w	r5, r5, #2
 80068c0:	2302      	movs	r3, #2
 80068c2:	e2a0      	b.n	8006e06 <_vfprintf_r+0x826>
 80068c4:	2a00      	cmp	r2, #0
 80068c6:	d1b1      	bne.n	800682c <_vfprintf_r+0x24c>
 80068c8:	2301      	movs	r3, #1
 80068ca:	2220      	movs	r2, #32
 80068cc:	e7ae      	b.n	800682c <_vfprintf_r+0x24c>
 80068ce:	f045 0501 	orr.w	r5, r5, #1
 80068d2:	e7ab      	b.n	800682c <_vfprintf_r+0x24c>
 80068d4:	683e      	ldr	r6, [r7, #0]
 80068d6:	960b      	str	r6, [sp, #44]	; 0x2c
 80068d8:	2e00      	cmp	r6, #0
 80068da:	f107 0104 	add.w	r1, r7, #4
 80068de:	daa7      	bge.n	8006830 <_vfprintf_r+0x250>
 80068e0:	4276      	negs	r6, r6
 80068e2:	960b      	str	r6, [sp, #44]	; 0x2c
 80068e4:	460f      	mov	r7, r1
 80068e6:	f045 0504 	orr.w	r5, r5, #4
 80068ea:	e79f      	b.n	800682c <_vfprintf_r+0x24c>
 80068ec:	9905      	ldr	r1, [sp, #20]
 80068ee:	1c4e      	adds	r6, r1, #1
 80068f0:	7809      	ldrb	r1, [r1, #0]
 80068f2:	9102      	str	r1, [sp, #8]
 80068f4:	292a      	cmp	r1, #42	; 0x2a
 80068f6:	d010      	beq.n	800691a <_vfprintf_r+0x33a>
 80068f8:	f04f 0a00 	mov.w	sl, #0
 80068fc:	9605      	str	r6, [sp, #20]
 80068fe:	9902      	ldr	r1, [sp, #8]
 8006900:	3930      	subs	r1, #48	; 0x30
 8006902:	2909      	cmp	r1, #9
 8006904:	f63f af24 	bhi.w	8006750 <_vfprintf_r+0x170>
 8006908:	fb00 1a0a 	mla	sl, r0, sl, r1
 800690c:	9905      	ldr	r1, [sp, #20]
 800690e:	460e      	mov	r6, r1
 8006910:	f816 1b01 	ldrb.w	r1, [r6], #1
 8006914:	9102      	str	r1, [sp, #8]
 8006916:	9605      	str	r6, [sp, #20]
 8006918:	e7f1      	b.n	80068fe <_vfprintf_r+0x31e>
 800691a:	6839      	ldr	r1, [r7, #0]
 800691c:	9605      	str	r6, [sp, #20]
 800691e:	ea41 7ae1 	orr.w	sl, r1, r1, asr #31
 8006922:	3704      	adds	r7, #4
 8006924:	e782      	b.n	800682c <_vfprintf_r+0x24c>
 8006926:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800692a:	e77f      	b.n	800682c <_vfprintf_r+0x24c>
 800692c:	2100      	movs	r1, #0
 800692e:	910b      	str	r1, [sp, #44]	; 0x2c
 8006930:	9902      	ldr	r1, [sp, #8]
 8006932:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006934:	3930      	subs	r1, #48	; 0x30
 8006936:	fb00 1106 	mla	r1, r0, r6, r1
 800693a:	910b      	str	r1, [sp, #44]	; 0x2c
 800693c:	9905      	ldr	r1, [sp, #20]
 800693e:	460e      	mov	r6, r1
 8006940:	f816 1b01 	ldrb.w	r1, [r6], #1
 8006944:	9102      	str	r1, [sp, #8]
 8006946:	9902      	ldr	r1, [sp, #8]
 8006948:	9605      	str	r6, [sp, #20]
 800694a:	3930      	subs	r1, #48	; 0x30
 800694c:	2909      	cmp	r1, #9
 800694e:	d9ef      	bls.n	8006930 <_vfprintf_r+0x350>
 8006950:	e6fe      	b.n	8006750 <_vfprintf_r+0x170>
 8006952:	f045 0508 	orr.w	r5, r5, #8
 8006956:	e769      	b.n	800682c <_vfprintf_r+0x24c>
 8006958:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800695c:	e766      	b.n	800682c <_vfprintf_r+0x24c>
 800695e:	9905      	ldr	r1, [sp, #20]
 8006960:	7809      	ldrb	r1, [r1, #0]
 8006962:	296c      	cmp	r1, #108	; 0x6c
 8006964:	d105      	bne.n	8006972 <_vfprintf_r+0x392>
 8006966:	9905      	ldr	r1, [sp, #20]
 8006968:	3101      	adds	r1, #1
 800696a:	9105      	str	r1, [sp, #20]
 800696c:	f045 0520 	orr.w	r5, r5, #32
 8006970:	e75c      	b.n	800682c <_vfprintf_r+0x24c>
 8006972:	f045 0510 	orr.w	r5, r5, #16
 8006976:	e759      	b.n	800682c <_vfprintf_r+0x24c>
 8006978:	1d3b      	adds	r3, r7, #4
 800697a:	9304      	str	r3, [sp, #16]
 800697c:	2600      	movs	r6, #0
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8006984:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8006988:	f04f 0a01 	mov.w	sl, #1
 800698c:	9608      	str	r6, [sp, #32]
 800698e:	f10d 0988 	add.w	r9, sp, #136	; 0x88
 8006992:	e11e      	b.n	8006bd2 <_vfprintf_r+0x5f2>
 8006994:	b10b      	cbz	r3, 800699a <_vfprintf_r+0x3ba>
 8006996:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800699a:	f045 0510 	orr.w	r5, r5, #16
 800699e:	e74c      	b.n	800683a <_vfprintf_r+0x25a>
 80069a0:	f015 0f10 	tst.w	r5, #16
 80069a4:	f107 0304 	add.w	r3, r7, #4
 80069a8:	d003      	beq.n	80069b2 <_vfprintf_r+0x3d2>
 80069aa:	683e      	ldr	r6, [r7, #0]
 80069ac:	9304      	str	r3, [sp, #16]
 80069ae:	17f7      	asrs	r7, r6, #31
 80069b0:	e74e      	b.n	8006850 <_vfprintf_r+0x270>
 80069b2:	683e      	ldr	r6, [r7, #0]
 80069b4:	9304      	str	r3, [sp, #16]
 80069b6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80069ba:	bf18      	it	ne
 80069bc:	b236      	sxthne	r6, r6
 80069be:	e7f6      	b.n	80069ae <_vfprintf_r+0x3ce>
 80069c0:	b10b      	cbz	r3, 80069c6 <_vfprintf_r+0x3e6>
 80069c2:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80069c6:	3707      	adds	r7, #7
 80069c8:	f027 0707 	bic.w	r7, r7, #7
 80069cc:	f107 0308 	add.w	r3, r7, #8
 80069d0:	9304      	str	r3, [sp, #16]
 80069d2:	ed97 7b00 	vldr	d7, [r7]
 80069d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80069da:	9b06      	ldr	r3, [sp, #24]
 80069dc:	9312      	str	r3, [sp, #72]	; 0x48
 80069de:	9b07      	ldr	r3, [sp, #28]
 80069e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80069e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80069e6:	f04f 32ff 	mov.w	r2, #4294967295
 80069ea:	4b4b      	ldr	r3, [pc, #300]	; (8006b18 <_vfprintf_r+0x538>)
 80069ec:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80069f0:	f7fa f898 	bl	8000b24 <__aeabi_dcmpun>
 80069f4:	2800      	cmp	r0, #0
 80069f6:	f040 85e3 	bne.w	80075c0 <_vfprintf_r+0xfe0>
 80069fa:	f04f 32ff 	mov.w	r2, #4294967295
 80069fe:	4b46      	ldr	r3, [pc, #280]	; (8006b18 <_vfprintf_r+0x538>)
 8006a00:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8006a04:	f7fa f870 	bl	8000ae8 <__aeabi_dcmple>
 8006a08:	2800      	cmp	r0, #0
 8006a0a:	f040 85d9 	bne.w	80075c0 <_vfprintf_r+0xfe0>
 8006a0e:	2200      	movs	r2, #0
 8006a10:	2300      	movs	r3, #0
 8006a12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a16:	f7fa f85d 	bl	8000ad4 <__aeabi_dcmplt>
 8006a1a:	b110      	cbz	r0, 8006a22 <_vfprintf_r+0x442>
 8006a1c:	232d      	movs	r3, #45	; 0x2d
 8006a1e:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8006a22:	4b3e      	ldr	r3, [pc, #248]	; (8006b1c <_vfprintf_r+0x53c>)
 8006a24:	4a3e      	ldr	r2, [pc, #248]	; (8006b20 <_vfprintf_r+0x540>)
 8006a26:	9902      	ldr	r1, [sp, #8]
 8006a28:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8006a2c:	2947      	cmp	r1, #71	; 0x47
 8006a2e:	bfcc      	ite	gt
 8006a30:	4691      	movgt	r9, r2
 8006a32:	4699      	movle	r9, r3
 8006a34:	f04f 0a03 	mov.w	sl, #3
 8006a38:	2600      	movs	r6, #0
 8006a3a:	9608      	str	r6, [sp, #32]
 8006a3c:	e0c9      	b.n	8006bd2 <_vfprintf_r+0x5f2>
 8006a3e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006a42:	d022      	beq.n	8006a8a <_vfprintf_r+0x4aa>
 8006a44:	9b02      	ldr	r3, [sp, #8]
 8006a46:	f023 0320 	bic.w	r3, r3, #32
 8006a4a:	2b47      	cmp	r3, #71	; 0x47
 8006a4c:	d104      	bne.n	8006a58 <_vfprintf_r+0x478>
 8006a4e:	f1ba 0f00 	cmp.w	sl, #0
 8006a52:	bf08      	it	eq
 8006a54:	f04f 0a01 	moveq.w	sl, #1
 8006a58:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8006a5c:	9314      	str	r3, [sp, #80]	; 0x50
 8006a5e:	9b07      	ldr	r3, [sp, #28]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	da15      	bge.n	8006a90 <_vfprintf_r+0x4b0>
 8006a64:	9b06      	ldr	r3, [sp, #24]
 8006a66:	930e      	str	r3, [sp, #56]	; 0x38
 8006a68:	9b07      	ldr	r3, [sp, #28]
 8006a6a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006a6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a70:	232d      	movs	r3, #45	; 0x2d
 8006a72:	930c      	str	r3, [sp, #48]	; 0x30
 8006a74:	9b02      	ldr	r3, [sp, #8]
 8006a76:	f023 0720 	bic.w	r7, r3, #32
 8006a7a:	2f46      	cmp	r7, #70	; 0x46
 8006a7c:	d00e      	beq.n	8006a9c <_vfprintf_r+0x4bc>
 8006a7e:	2f45      	cmp	r7, #69	; 0x45
 8006a80:	d146      	bne.n	8006b10 <_vfprintf_r+0x530>
 8006a82:	f10a 0601 	add.w	r6, sl, #1
 8006a86:	2102      	movs	r1, #2
 8006a88:	e00a      	b.n	8006aa0 <_vfprintf_r+0x4c0>
 8006a8a:	f04f 0a06 	mov.w	sl, #6
 8006a8e:	e7e3      	b.n	8006a58 <_vfprintf_r+0x478>
 8006a90:	ed9d 7b06 	vldr	d7, [sp, #24]
 8006a94:	2300      	movs	r3, #0
 8006a96:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8006a9a:	e7ea      	b.n	8006a72 <_vfprintf_r+0x492>
 8006a9c:	4656      	mov	r6, sl
 8006a9e:	2103      	movs	r1, #3
 8006aa0:	ab1d      	add	r3, sp, #116	; 0x74
 8006aa2:	9301      	str	r3, [sp, #4]
 8006aa4:	ab1a      	add	r3, sp, #104	; 0x68
 8006aa6:	9300      	str	r3, [sp, #0]
 8006aa8:	4632      	mov	r2, r6
 8006aaa:	ab19      	add	r3, sp, #100	; 0x64
 8006aac:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8006ab0:	4658      	mov	r0, fp
 8006ab2:	f000 ff0d 	bl	80078d0 <_dtoa_r>
 8006ab6:	2f47      	cmp	r7, #71	; 0x47
 8006ab8:	4681      	mov	r9, r0
 8006aba:	d102      	bne.n	8006ac2 <_vfprintf_r+0x4e2>
 8006abc:	07eb      	lsls	r3, r5, #31
 8006abe:	f140 858c 	bpl.w	80075da <_vfprintf_r+0xffa>
 8006ac2:	eb09 0306 	add.w	r3, r9, r6
 8006ac6:	2f46      	cmp	r7, #70	; 0x46
 8006ac8:	9303      	str	r3, [sp, #12]
 8006aca:	d111      	bne.n	8006af0 <_vfprintf_r+0x510>
 8006acc:	f899 3000 	ldrb.w	r3, [r9]
 8006ad0:	2b30      	cmp	r3, #48	; 0x30
 8006ad2:	d109      	bne.n	8006ae8 <_vfprintf_r+0x508>
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006adc:	f7f9 fff0 	bl	8000ac0 <__aeabi_dcmpeq>
 8006ae0:	b910      	cbnz	r0, 8006ae8 <_vfprintf_r+0x508>
 8006ae2:	f1c6 0601 	rsb	r6, r6, #1
 8006ae6:	9619      	str	r6, [sp, #100]	; 0x64
 8006ae8:	9a03      	ldr	r2, [sp, #12]
 8006aea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006aec:	441a      	add	r2, r3
 8006aee:	9203      	str	r2, [sp, #12]
 8006af0:	2200      	movs	r2, #0
 8006af2:	2300      	movs	r3, #0
 8006af4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006af8:	f7f9 ffe2 	bl	8000ac0 <__aeabi_dcmpeq>
 8006afc:	b990      	cbnz	r0, 8006b24 <_vfprintf_r+0x544>
 8006afe:	2230      	movs	r2, #48	; 0x30
 8006b00:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b02:	9903      	ldr	r1, [sp, #12]
 8006b04:	4299      	cmp	r1, r3
 8006b06:	d90f      	bls.n	8006b28 <_vfprintf_r+0x548>
 8006b08:	1c59      	adds	r1, r3, #1
 8006b0a:	911d      	str	r1, [sp, #116]	; 0x74
 8006b0c:	701a      	strb	r2, [r3, #0]
 8006b0e:	e7f7      	b.n	8006b00 <_vfprintf_r+0x520>
 8006b10:	4656      	mov	r6, sl
 8006b12:	e7b8      	b.n	8006a86 <_vfprintf_r+0x4a6>
 8006b14:	0800a0fc 	.word	0x0800a0fc
 8006b18:	7fefffff 	.word	0x7fefffff
 8006b1c:	0800a0ec 	.word	0x0800a0ec
 8006b20:	0800a0f0 	.word	0x0800a0f0
 8006b24:	9b03      	ldr	r3, [sp, #12]
 8006b26:	931d      	str	r3, [sp, #116]	; 0x74
 8006b28:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b2a:	2f47      	cmp	r7, #71	; 0x47
 8006b2c:	eba3 0309 	sub.w	r3, r3, r9
 8006b30:	9303      	str	r3, [sp, #12]
 8006b32:	f040 80f8 	bne.w	8006d26 <_vfprintf_r+0x746>
 8006b36:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b38:	1cdf      	adds	r7, r3, #3
 8006b3a:	db02      	blt.n	8006b42 <_vfprintf_r+0x562>
 8006b3c:	459a      	cmp	sl, r3
 8006b3e:	f280 811f 	bge.w	8006d80 <_vfprintf_r+0x7a0>
 8006b42:	9b02      	ldr	r3, [sp, #8]
 8006b44:	3b02      	subs	r3, #2
 8006b46:	9302      	str	r3, [sp, #8]
 8006b48:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006b4a:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8006b4e:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 8006b52:	1e53      	subs	r3, r2, #1
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	9319      	str	r3, [sp, #100]	; 0x64
 8006b58:	bfb6      	itet	lt
 8006b5a:	f1c2 0301 	rsblt	r3, r2, #1
 8006b5e:	222b      	movge	r2, #43	; 0x2b
 8006b60:	222d      	movlt	r2, #45	; 0x2d
 8006b62:	2b09      	cmp	r3, #9
 8006b64:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8006b68:	f340 80fa 	ble.w	8006d60 <_vfprintf_r+0x780>
 8006b6c:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8006b70:	260a      	movs	r6, #10
 8006b72:	fb93 f0f6 	sdiv	r0, r3, r6
 8006b76:	fb06 3310 	mls	r3, r6, r0, r3
 8006b7a:	3330      	adds	r3, #48	; 0x30
 8006b7c:	2809      	cmp	r0, #9
 8006b7e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006b82:	f102 31ff 	add.w	r1, r2, #4294967295
 8006b86:	4603      	mov	r3, r0
 8006b88:	f300 80e3 	bgt.w	8006d52 <_vfprintf_r+0x772>
 8006b8c:	3330      	adds	r3, #48	; 0x30
 8006b8e:	f801 3c01 	strb.w	r3, [r1, #-1]
 8006b92:	3a02      	subs	r2, #2
 8006b94:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8006b98:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8006b9c:	4282      	cmp	r2, r0
 8006b9e:	4619      	mov	r1, r3
 8006ba0:	f0c0 80d9 	bcc.w	8006d56 <_vfprintf_r+0x776>
 8006ba4:	9a03      	ldr	r2, [sp, #12]
 8006ba6:	ab1b      	add	r3, sp, #108	; 0x6c
 8006ba8:	1acb      	subs	r3, r1, r3
 8006baa:	2a01      	cmp	r2, #1
 8006bac:	9310      	str	r3, [sp, #64]	; 0x40
 8006bae:	eb03 0a02 	add.w	sl, r3, r2
 8006bb2:	dc03      	bgt.n	8006bbc <_vfprintf_r+0x5dc>
 8006bb4:	f015 0301 	ands.w	r3, r5, #1
 8006bb8:	9308      	str	r3, [sp, #32]
 8006bba:	d003      	beq.n	8006bc4 <_vfprintf_r+0x5e4>
 8006bbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bbe:	449a      	add	sl, r3
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	9308      	str	r3, [sp, #32]
 8006bc4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006bc6:	b113      	cbz	r3, 8006bce <_vfprintf_r+0x5ee>
 8006bc8:	232d      	movs	r3, #45	; 0x2d
 8006bca:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8006bce:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8006bd0:	2600      	movs	r6, #0
 8006bd2:	4556      	cmp	r6, sl
 8006bd4:	4633      	mov	r3, r6
 8006bd6:	bfb8      	it	lt
 8006bd8:	4653      	movlt	r3, sl
 8006bda:	930c      	str	r3, [sp, #48]	; 0x30
 8006bdc:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8006be0:	b113      	cbz	r3, 8006be8 <_vfprintf_r+0x608>
 8006be2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006be4:	3301      	adds	r3, #1
 8006be6:	930c      	str	r3, [sp, #48]	; 0x30
 8006be8:	f015 0302 	ands.w	r3, r5, #2
 8006bec:	9314      	str	r3, [sp, #80]	; 0x50
 8006bee:	bf1e      	ittt	ne
 8006bf0:	9b0c      	ldrne	r3, [sp, #48]	; 0x30
 8006bf2:	3302      	addne	r3, #2
 8006bf4:	930c      	strne	r3, [sp, #48]	; 0x30
 8006bf6:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8006bfa:	9315      	str	r3, [sp, #84]	; 0x54
 8006bfc:	d114      	bne.n	8006c28 <_vfprintf_r+0x648>
 8006bfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c02:	1a9f      	subs	r7, r3, r2
 8006c04:	2f00      	cmp	r7, #0
 8006c06:	dd0f      	ble.n	8006c28 <_vfprintf_r+0x648>
 8006c08:	4ba8      	ldr	r3, [pc, #672]	; (8006eac <_vfprintf_r+0x8cc>)
 8006c0a:	6023      	str	r3, [r4, #0]
 8006c0c:	2f10      	cmp	r7, #16
 8006c0e:	f300 81d3 	bgt.w	8006fb8 <_vfprintf_r+0x9d8>
 8006c12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c14:	6067      	str	r7, [r4, #4]
 8006c16:	441f      	add	r7, r3
 8006c18:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c1a:	9721      	str	r7, [sp, #132]	; 0x84
 8006c1c:	3301      	adds	r3, #1
 8006c1e:	2b07      	cmp	r3, #7
 8006c20:	9320      	str	r3, [sp, #128]	; 0x80
 8006c22:	f300 81e0 	bgt.w	8006fe6 <_vfprintf_r+0xa06>
 8006c26:	3408      	adds	r4, #8
 8006c28:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8006c2c:	b173      	cbz	r3, 8006c4c <_vfprintf_r+0x66c>
 8006c2e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8006c32:	6023      	str	r3, [r4, #0]
 8006c34:	2301      	movs	r3, #1
 8006c36:	6063      	str	r3, [r4, #4]
 8006c38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c3a:	3301      	adds	r3, #1
 8006c3c:	9321      	str	r3, [sp, #132]	; 0x84
 8006c3e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c40:	3301      	adds	r3, #1
 8006c42:	2b07      	cmp	r3, #7
 8006c44:	9320      	str	r3, [sp, #128]	; 0x80
 8006c46:	f300 81d8 	bgt.w	8006ffa <_vfprintf_r+0xa1a>
 8006c4a:	3408      	adds	r4, #8
 8006c4c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006c4e:	b16b      	cbz	r3, 8006c6c <_vfprintf_r+0x68c>
 8006c50:	ab18      	add	r3, sp, #96	; 0x60
 8006c52:	6023      	str	r3, [r4, #0]
 8006c54:	2302      	movs	r3, #2
 8006c56:	6063      	str	r3, [r4, #4]
 8006c58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c5a:	3302      	adds	r3, #2
 8006c5c:	9321      	str	r3, [sp, #132]	; 0x84
 8006c5e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c60:	3301      	adds	r3, #1
 8006c62:	2b07      	cmp	r3, #7
 8006c64:	9320      	str	r3, [sp, #128]	; 0x80
 8006c66:	f300 81d2 	bgt.w	800700e <_vfprintf_r+0xa2e>
 8006c6a:	3408      	adds	r4, #8
 8006c6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006c6e:	2b80      	cmp	r3, #128	; 0x80
 8006c70:	d114      	bne.n	8006c9c <_vfprintf_r+0x6bc>
 8006c72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c76:	1a9f      	subs	r7, r3, r2
 8006c78:	2f00      	cmp	r7, #0
 8006c7a:	dd0f      	ble.n	8006c9c <_vfprintf_r+0x6bc>
 8006c7c:	4b8c      	ldr	r3, [pc, #560]	; (8006eb0 <_vfprintf_r+0x8d0>)
 8006c7e:	6023      	str	r3, [r4, #0]
 8006c80:	2f10      	cmp	r7, #16
 8006c82:	f300 81ce 	bgt.w	8007022 <_vfprintf_r+0xa42>
 8006c86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c88:	6067      	str	r7, [r4, #4]
 8006c8a:	441f      	add	r7, r3
 8006c8c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c8e:	9721      	str	r7, [sp, #132]	; 0x84
 8006c90:	3301      	adds	r3, #1
 8006c92:	2b07      	cmp	r3, #7
 8006c94:	9320      	str	r3, [sp, #128]	; 0x80
 8006c96:	f300 81dd 	bgt.w	8007054 <_vfprintf_r+0xa74>
 8006c9a:	3408      	adds	r4, #8
 8006c9c:	eba6 060a 	sub.w	r6, r6, sl
 8006ca0:	2e00      	cmp	r6, #0
 8006ca2:	dd0f      	ble.n	8006cc4 <_vfprintf_r+0x6e4>
 8006ca4:	4f82      	ldr	r7, [pc, #520]	; (8006eb0 <_vfprintf_r+0x8d0>)
 8006ca6:	6027      	str	r7, [r4, #0]
 8006ca8:	2e10      	cmp	r6, #16
 8006caa:	f300 81dd 	bgt.w	8007068 <_vfprintf_r+0xa88>
 8006cae:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006cb0:	9821      	ldr	r0, [sp, #132]	; 0x84
 8006cb2:	6066      	str	r6, [r4, #4]
 8006cb4:	3301      	adds	r3, #1
 8006cb6:	4406      	add	r6, r0
 8006cb8:	2b07      	cmp	r3, #7
 8006cba:	9621      	str	r6, [sp, #132]	; 0x84
 8006cbc:	9320      	str	r3, [sp, #128]	; 0x80
 8006cbe:	f300 81ea 	bgt.w	8007096 <_vfprintf_r+0xab6>
 8006cc2:	3408      	adds	r4, #8
 8006cc4:	05e9      	lsls	r1, r5, #23
 8006cc6:	f100 81f0 	bmi.w	80070aa <_vfprintf_r+0xaca>
 8006cca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ccc:	e884 0600 	stmia.w	r4, {r9, sl}
 8006cd0:	4453      	add	r3, sl
 8006cd2:	9321      	str	r3, [sp, #132]	; 0x84
 8006cd4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006cd6:	3301      	adds	r3, #1
 8006cd8:	2b07      	cmp	r3, #7
 8006cda:	9320      	str	r3, [sp, #128]	; 0x80
 8006cdc:	f340 841b 	ble.w	8007516 <_vfprintf_r+0xf36>
 8006ce0:	aa1f      	add	r2, sp, #124	; 0x7c
 8006ce2:	4641      	mov	r1, r8
 8006ce4:	4658      	mov	r0, fp
 8006ce6:	f002 fc5a 	bl	800959e <__sprint_r>
 8006cea:	2800      	cmp	r0, #0
 8006cec:	f040 8433 	bne.w	8007556 <_vfprintf_r+0xf76>
 8006cf0:	ac2c      	add	r4, sp, #176	; 0xb0
 8006cf2:	0768      	lsls	r0, r5, #29
 8006cf4:	f100 8412 	bmi.w	800751c <_vfprintf_r+0xf3c>
 8006cf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cfa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006cfc:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006cfe:	428a      	cmp	r2, r1
 8006d00:	bfac      	ite	ge
 8006d02:	189b      	addge	r3, r3, r2
 8006d04:	185b      	addlt	r3, r3, r1
 8006d06:	930a      	str	r3, [sp, #40]	; 0x28
 8006d08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d0a:	b13b      	cbz	r3, 8006d1c <_vfprintf_r+0x73c>
 8006d0c:	aa1f      	add	r2, sp, #124	; 0x7c
 8006d0e:	4641      	mov	r1, r8
 8006d10:	4658      	mov	r0, fp
 8006d12:	f002 fc44 	bl	800959e <__sprint_r>
 8006d16:	2800      	cmp	r0, #0
 8006d18:	f040 841d 	bne.w	8007556 <_vfprintf_r+0xf76>
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	9320      	str	r3, [sp, #128]	; 0x80
 8006d20:	9f04      	ldr	r7, [sp, #16]
 8006d22:	ac2c      	add	r4, sp, #176	; 0xb0
 8006d24:	e4e9      	b.n	80066fa <_vfprintf_r+0x11a>
 8006d26:	9b02      	ldr	r3, [sp, #8]
 8006d28:	2b65      	cmp	r3, #101	; 0x65
 8006d2a:	f77f af0d 	ble.w	8006b48 <_vfprintf_r+0x568>
 8006d2e:	9b02      	ldr	r3, [sp, #8]
 8006d30:	2b66      	cmp	r3, #102	; 0x66
 8006d32:	d125      	bne.n	8006d80 <_vfprintf_r+0x7a0>
 8006d34:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	dd1a      	ble.n	8006d70 <_vfprintf_r+0x790>
 8006d3a:	f1ba 0f00 	cmp.w	sl, #0
 8006d3e:	d101      	bne.n	8006d44 <_vfprintf_r+0x764>
 8006d40:	07ee      	lsls	r6, r5, #31
 8006d42:	d502      	bpl.n	8006d4a <_vfprintf_r+0x76a>
 8006d44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d46:	4413      	add	r3, r2
 8006d48:	4453      	add	r3, sl
 8006d4a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006d4c:	9208      	str	r2, [sp, #32]
 8006d4e:	469a      	mov	sl, r3
 8006d50:	e738      	b.n	8006bc4 <_vfprintf_r+0x5e4>
 8006d52:	460a      	mov	r2, r1
 8006d54:	e70d      	b.n	8006b72 <_vfprintf_r+0x592>
 8006d56:	f812 1b01 	ldrb.w	r1, [r2], #1
 8006d5a:	f803 1b01 	strb.w	r1, [r3], #1
 8006d5e:	e71d      	b.n	8006b9c <_vfprintf_r+0x5bc>
 8006d60:	2230      	movs	r2, #48	; 0x30
 8006d62:	4413      	add	r3, r2
 8006d64:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8006d68:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8006d6c:	a91c      	add	r1, sp, #112	; 0x70
 8006d6e:	e719      	b.n	8006ba4 <_vfprintf_r+0x5c4>
 8006d70:	f1ba 0f00 	cmp.w	sl, #0
 8006d74:	d101      	bne.n	8006d7a <_vfprintf_r+0x79a>
 8006d76:	07ed      	lsls	r5, r5, #31
 8006d78:	d515      	bpl.n	8006da6 <_vfprintf_r+0x7c6>
 8006d7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d7c:	3301      	adds	r3, #1
 8006d7e:	e7e3      	b.n	8006d48 <_vfprintf_r+0x768>
 8006d80:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006d82:	9b03      	ldr	r3, [sp, #12]
 8006d84:	429a      	cmp	r2, r3
 8006d86:	db06      	blt.n	8006d96 <_vfprintf_r+0x7b6>
 8006d88:	07e8      	lsls	r0, r5, #31
 8006d8a:	d50e      	bpl.n	8006daa <_vfprintf_r+0x7ca>
 8006d8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d8e:	4413      	add	r3, r2
 8006d90:	2267      	movs	r2, #103	; 0x67
 8006d92:	9202      	str	r2, [sp, #8]
 8006d94:	e7d9      	b.n	8006d4a <_vfprintf_r+0x76a>
 8006d96:	9b03      	ldr	r3, [sp, #12]
 8006d98:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d9a:	2a00      	cmp	r2, #0
 8006d9c:	440b      	add	r3, r1
 8006d9e:	dcf7      	bgt.n	8006d90 <_vfprintf_r+0x7b0>
 8006da0:	f1c2 0201 	rsb	r2, r2, #1
 8006da4:	e7f3      	b.n	8006d8e <_vfprintf_r+0x7ae>
 8006da6:	2301      	movs	r3, #1
 8006da8:	e7cf      	b.n	8006d4a <_vfprintf_r+0x76a>
 8006daa:	4613      	mov	r3, r2
 8006dac:	e7f0      	b.n	8006d90 <_vfprintf_r+0x7b0>
 8006dae:	b10b      	cbz	r3, 8006db4 <_vfprintf_r+0x7d4>
 8006db0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006db4:	f015 0f20 	tst.w	r5, #32
 8006db8:	f107 0304 	add.w	r3, r7, #4
 8006dbc:	d008      	beq.n	8006dd0 <_vfprintf_r+0x7f0>
 8006dbe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006dc0:	683a      	ldr	r2, [r7, #0]
 8006dc2:	17ce      	asrs	r6, r1, #31
 8006dc4:	4608      	mov	r0, r1
 8006dc6:	4631      	mov	r1, r6
 8006dc8:	e9c2 0100 	strd	r0, r1, [r2]
 8006dcc:	461f      	mov	r7, r3
 8006dce:	e494      	b.n	80066fa <_vfprintf_r+0x11a>
 8006dd0:	06e9      	lsls	r1, r5, #27
 8006dd2:	d503      	bpl.n	8006ddc <_vfprintf_r+0x7fc>
 8006dd4:	683a      	ldr	r2, [r7, #0]
 8006dd6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006dd8:	6011      	str	r1, [r2, #0]
 8006dda:	e7f7      	b.n	8006dcc <_vfprintf_r+0x7ec>
 8006ddc:	066a      	lsls	r2, r5, #25
 8006dde:	d5f9      	bpl.n	8006dd4 <_vfprintf_r+0x7f4>
 8006de0:	683a      	ldr	r2, [r7, #0]
 8006de2:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 8006de6:	8011      	strh	r1, [r2, #0]
 8006de8:	e7f0      	b.n	8006dcc <_vfprintf_r+0x7ec>
 8006dea:	f045 0510 	orr.w	r5, r5, #16
 8006dee:	f015 0320 	ands.w	r3, r5, #32
 8006df2:	d022      	beq.n	8006e3a <_vfprintf_r+0x85a>
 8006df4:	3707      	adds	r7, #7
 8006df6:	f027 0707 	bic.w	r7, r7, #7
 8006dfa:	f107 0308 	add.w	r3, r7, #8
 8006dfe:	e9d7 6700 	ldrd	r6, r7, [r7]
 8006e02:	9304      	str	r3, [sp, #16]
 8006e04:	2300      	movs	r3, #0
 8006e06:	2200      	movs	r2, #0
 8006e08:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006e0c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006e10:	f000 83e8 	beq.w	80075e4 <_vfprintf_r+0x1004>
 8006e14:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8006e18:	9208      	str	r2, [sp, #32]
 8006e1a:	ea56 0207 	orrs.w	r2, r6, r7
 8006e1e:	f040 83e6 	bne.w	80075ee <_vfprintf_r+0x100e>
 8006e22:	f1ba 0f00 	cmp.w	sl, #0
 8006e26:	f000 80a9 	beq.w	8006f7c <_vfprintf_r+0x99c>
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	d075      	beq.n	8006f1a <_vfprintf_r+0x93a>
 8006e2e:	2b02      	cmp	r3, #2
 8006e30:	f000 8090 	beq.w	8006f54 <_vfprintf_r+0x974>
 8006e34:	2600      	movs	r6, #0
 8006e36:	2700      	movs	r7, #0
 8006e38:	e3df      	b.n	80075fa <_vfprintf_r+0x101a>
 8006e3a:	1d3a      	adds	r2, r7, #4
 8006e3c:	f015 0110 	ands.w	r1, r5, #16
 8006e40:	9204      	str	r2, [sp, #16]
 8006e42:	d002      	beq.n	8006e4a <_vfprintf_r+0x86a>
 8006e44:	683e      	ldr	r6, [r7, #0]
 8006e46:	2700      	movs	r7, #0
 8006e48:	e7dd      	b.n	8006e06 <_vfprintf_r+0x826>
 8006e4a:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8006e4e:	d0f9      	beq.n	8006e44 <_vfprintf_r+0x864>
 8006e50:	883e      	ldrh	r6, [r7, #0]
 8006e52:	2700      	movs	r7, #0
 8006e54:	e7d6      	b.n	8006e04 <_vfprintf_r+0x824>
 8006e56:	1d3b      	adds	r3, r7, #4
 8006e58:	9304      	str	r3, [sp, #16]
 8006e5a:	2330      	movs	r3, #48	; 0x30
 8006e5c:	2278      	movs	r2, #120	; 0x78
 8006e5e:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8006e62:	4b14      	ldr	r3, [pc, #80]	; (8006eb4 <_vfprintf_r+0x8d4>)
 8006e64:	683e      	ldr	r6, [r7, #0]
 8006e66:	9311      	str	r3, [sp, #68]	; 0x44
 8006e68:	2700      	movs	r7, #0
 8006e6a:	f045 0502 	orr.w	r5, r5, #2
 8006e6e:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8006e72:	2302      	movs	r3, #2
 8006e74:	9202      	str	r2, [sp, #8]
 8006e76:	e7c6      	b.n	8006e06 <_vfprintf_r+0x826>
 8006e78:	1d3b      	adds	r3, r7, #4
 8006e7a:	2600      	movs	r6, #0
 8006e7c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006e80:	9304      	str	r3, [sp, #16]
 8006e82:	f8d7 9000 	ldr.w	r9, [r7]
 8006e86:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8006e8a:	d00a      	beq.n	8006ea2 <_vfprintf_r+0x8c2>
 8006e8c:	4652      	mov	r2, sl
 8006e8e:	4631      	mov	r1, r6
 8006e90:	4648      	mov	r0, r9
 8006e92:	f7f9 f99d 	bl	80001d0 <memchr>
 8006e96:	2800      	cmp	r0, #0
 8006e98:	f000 808c 	beq.w	8006fb4 <_vfprintf_r+0x9d4>
 8006e9c:	eba0 0a09 	sub.w	sl, r0, r9
 8006ea0:	e5cb      	b.n	8006a3a <_vfprintf_r+0x45a>
 8006ea2:	4648      	mov	r0, r9
 8006ea4:	f7f9 f9e4 	bl	8000270 <strlen>
 8006ea8:	4682      	mov	sl, r0
 8006eaa:	e5c6      	b.n	8006a3a <_vfprintf_r+0x45a>
 8006eac:	0800a120 	.word	0x0800a120
 8006eb0:	0800a130 	.word	0x0800a130
 8006eb4:	0800a10d 	.word	0x0800a10d
 8006eb8:	f045 0510 	orr.w	r5, r5, #16
 8006ebc:	06ae      	lsls	r6, r5, #26
 8006ebe:	d509      	bpl.n	8006ed4 <_vfprintf_r+0x8f4>
 8006ec0:	3707      	adds	r7, #7
 8006ec2:	f027 0707 	bic.w	r7, r7, #7
 8006ec6:	f107 0308 	add.w	r3, r7, #8
 8006eca:	e9d7 6700 	ldrd	r6, r7, [r7]
 8006ece:	9304      	str	r3, [sp, #16]
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	e798      	b.n	8006e06 <_vfprintf_r+0x826>
 8006ed4:	1d3b      	adds	r3, r7, #4
 8006ed6:	f015 0f10 	tst.w	r5, #16
 8006eda:	9304      	str	r3, [sp, #16]
 8006edc:	d001      	beq.n	8006ee2 <_vfprintf_r+0x902>
 8006ede:	683e      	ldr	r6, [r7, #0]
 8006ee0:	e002      	b.n	8006ee8 <_vfprintf_r+0x908>
 8006ee2:	0668      	lsls	r0, r5, #25
 8006ee4:	d5fb      	bpl.n	8006ede <_vfprintf_r+0x8fe>
 8006ee6:	883e      	ldrh	r6, [r7, #0]
 8006ee8:	2700      	movs	r7, #0
 8006eea:	e7f1      	b.n	8006ed0 <_vfprintf_r+0x8f0>
 8006eec:	b10b      	cbz	r3, 8006ef2 <_vfprintf_r+0x912>
 8006eee:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006ef2:	4ba2      	ldr	r3, [pc, #648]	; (800717c <_vfprintf_r+0xb9c>)
 8006ef4:	e4ca      	b.n	800688c <_vfprintf_r+0x2ac>
 8006ef6:	1d3b      	adds	r3, r7, #4
 8006ef8:	f015 0f10 	tst.w	r5, #16
 8006efc:	9304      	str	r3, [sp, #16]
 8006efe:	d001      	beq.n	8006f04 <_vfprintf_r+0x924>
 8006f00:	683e      	ldr	r6, [r7, #0]
 8006f02:	e002      	b.n	8006f0a <_vfprintf_r+0x92a>
 8006f04:	066a      	lsls	r2, r5, #25
 8006f06:	d5fb      	bpl.n	8006f00 <_vfprintf_r+0x920>
 8006f08:	883e      	ldrh	r6, [r7, #0]
 8006f0a:	2700      	movs	r7, #0
 8006f0c:	e4ca      	b.n	80068a4 <_vfprintf_r+0x2c4>
 8006f0e:	464b      	mov	r3, r9
 8006f10:	e374      	b.n	80075fc <_vfprintf_r+0x101c>
 8006f12:	2f00      	cmp	r7, #0
 8006f14:	bf08      	it	eq
 8006f16:	2e0a      	cmpeq	r6, #10
 8006f18:	d205      	bcs.n	8006f26 <_vfprintf_r+0x946>
 8006f1a:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 8006f1e:	3630      	adds	r6, #48	; 0x30
 8006f20:	f809 6d41 	strb.w	r6, [r9, #-65]!
 8006f24:	e385      	b.n	8007632 <_vfprintf_r+0x1052>
 8006f26:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8006f2a:	4630      	mov	r0, r6
 8006f2c:	4639      	mov	r1, r7
 8006f2e:	220a      	movs	r2, #10
 8006f30:	2300      	movs	r3, #0
 8006f32:	f7f9 fe85 	bl	8000c40 <__aeabi_uldivmod>
 8006f36:	3230      	adds	r2, #48	; 0x30
 8006f38:	f809 2d01 	strb.w	r2, [r9, #-1]!
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	4630      	mov	r0, r6
 8006f40:	4639      	mov	r1, r7
 8006f42:	220a      	movs	r2, #10
 8006f44:	f7f9 fe7c 	bl	8000c40 <__aeabi_uldivmod>
 8006f48:	4606      	mov	r6, r0
 8006f4a:	460f      	mov	r7, r1
 8006f4c:	ea56 0307 	orrs.w	r3, r6, r7
 8006f50:	d1eb      	bne.n	8006f2a <_vfprintf_r+0x94a>
 8006f52:	e36e      	b.n	8007632 <_vfprintf_r+0x1052>
 8006f54:	2600      	movs	r6, #0
 8006f56:	2700      	movs	r7, #0
 8006f58:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8006f5c:	f006 030f 	and.w	r3, r6, #15
 8006f60:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006f62:	5cd3      	ldrb	r3, [r2, r3]
 8006f64:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8006f68:	0933      	lsrs	r3, r6, #4
 8006f6a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8006f6e:	093a      	lsrs	r2, r7, #4
 8006f70:	461e      	mov	r6, r3
 8006f72:	4617      	mov	r7, r2
 8006f74:	ea56 0307 	orrs.w	r3, r6, r7
 8006f78:	d1f0      	bne.n	8006f5c <_vfprintf_r+0x97c>
 8006f7a:	e35a      	b.n	8007632 <_vfprintf_r+0x1052>
 8006f7c:	b93b      	cbnz	r3, 8006f8e <_vfprintf_r+0x9ae>
 8006f7e:	07e8      	lsls	r0, r5, #31
 8006f80:	d505      	bpl.n	8006f8e <_vfprintf_r+0x9ae>
 8006f82:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 8006f86:	2330      	movs	r3, #48	; 0x30
 8006f88:	f809 3d41 	strb.w	r3, [r9, #-65]!
 8006f8c:	e351      	b.n	8007632 <_vfprintf_r+0x1052>
 8006f8e:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8006f92:	e34e      	b.n	8007632 <_vfprintf_r+0x1052>
 8006f94:	b10b      	cbz	r3, 8006f9a <_vfprintf_r+0x9ba>
 8006f96:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006f9a:	9b02      	ldr	r3, [sp, #8]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	f000 8302 	beq.w	80075a6 <_vfprintf_r+0xfc6>
 8006fa2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8006fa6:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8006faa:	2600      	movs	r6, #0
 8006fac:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8006fb0:	9704      	str	r7, [sp, #16]
 8006fb2:	e4e9      	b.n	8006988 <_vfprintf_r+0x3a8>
 8006fb4:	4606      	mov	r6, r0
 8006fb6:	e540      	b.n	8006a3a <_vfprintf_r+0x45a>
 8006fb8:	2310      	movs	r3, #16
 8006fba:	6063      	str	r3, [r4, #4]
 8006fbc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fbe:	3310      	adds	r3, #16
 8006fc0:	9321      	str	r3, [sp, #132]	; 0x84
 8006fc2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	2b07      	cmp	r3, #7
 8006fc8:	9320      	str	r3, [sp, #128]	; 0x80
 8006fca:	dc02      	bgt.n	8006fd2 <_vfprintf_r+0x9f2>
 8006fcc:	3408      	adds	r4, #8
 8006fce:	3f10      	subs	r7, #16
 8006fd0:	e61a      	b.n	8006c08 <_vfprintf_r+0x628>
 8006fd2:	aa1f      	add	r2, sp, #124	; 0x7c
 8006fd4:	4641      	mov	r1, r8
 8006fd6:	4658      	mov	r0, fp
 8006fd8:	f002 fae1 	bl	800959e <__sprint_r>
 8006fdc:	2800      	cmp	r0, #0
 8006fde:	f040 82ba 	bne.w	8007556 <_vfprintf_r+0xf76>
 8006fe2:	ac2c      	add	r4, sp, #176	; 0xb0
 8006fe4:	e7f3      	b.n	8006fce <_vfprintf_r+0x9ee>
 8006fe6:	aa1f      	add	r2, sp, #124	; 0x7c
 8006fe8:	4641      	mov	r1, r8
 8006fea:	4658      	mov	r0, fp
 8006fec:	f002 fad7 	bl	800959e <__sprint_r>
 8006ff0:	2800      	cmp	r0, #0
 8006ff2:	f040 82b0 	bne.w	8007556 <_vfprintf_r+0xf76>
 8006ff6:	ac2c      	add	r4, sp, #176	; 0xb0
 8006ff8:	e616      	b.n	8006c28 <_vfprintf_r+0x648>
 8006ffa:	aa1f      	add	r2, sp, #124	; 0x7c
 8006ffc:	4641      	mov	r1, r8
 8006ffe:	4658      	mov	r0, fp
 8007000:	f002 facd 	bl	800959e <__sprint_r>
 8007004:	2800      	cmp	r0, #0
 8007006:	f040 82a6 	bne.w	8007556 <_vfprintf_r+0xf76>
 800700a:	ac2c      	add	r4, sp, #176	; 0xb0
 800700c:	e61e      	b.n	8006c4c <_vfprintf_r+0x66c>
 800700e:	aa1f      	add	r2, sp, #124	; 0x7c
 8007010:	4641      	mov	r1, r8
 8007012:	4658      	mov	r0, fp
 8007014:	f002 fac3 	bl	800959e <__sprint_r>
 8007018:	2800      	cmp	r0, #0
 800701a:	f040 829c 	bne.w	8007556 <_vfprintf_r+0xf76>
 800701e:	ac2c      	add	r4, sp, #176	; 0xb0
 8007020:	e624      	b.n	8006c6c <_vfprintf_r+0x68c>
 8007022:	2210      	movs	r2, #16
 8007024:	6062      	str	r2, [r4, #4]
 8007026:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007028:	3210      	adds	r2, #16
 800702a:	9221      	str	r2, [sp, #132]	; 0x84
 800702c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800702e:	3201      	adds	r2, #1
 8007030:	2a07      	cmp	r2, #7
 8007032:	9220      	str	r2, [sp, #128]	; 0x80
 8007034:	dc02      	bgt.n	800703c <_vfprintf_r+0xa5c>
 8007036:	3408      	adds	r4, #8
 8007038:	3f10      	subs	r7, #16
 800703a:	e620      	b.n	8006c7e <_vfprintf_r+0x69e>
 800703c:	aa1f      	add	r2, sp, #124	; 0x7c
 800703e:	4641      	mov	r1, r8
 8007040:	4658      	mov	r0, fp
 8007042:	9314      	str	r3, [sp, #80]	; 0x50
 8007044:	f002 faab 	bl	800959e <__sprint_r>
 8007048:	2800      	cmp	r0, #0
 800704a:	f040 8284 	bne.w	8007556 <_vfprintf_r+0xf76>
 800704e:	ac2c      	add	r4, sp, #176	; 0xb0
 8007050:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007052:	e7f1      	b.n	8007038 <_vfprintf_r+0xa58>
 8007054:	aa1f      	add	r2, sp, #124	; 0x7c
 8007056:	4641      	mov	r1, r8
 8007058:	4658      	mov	r0, fp
 800705a:	f002 faa0 	bl	800959e <__sprint_r>
 800705e:	2800      	cmp	r0, #0
 8007060:	f040 8279 	bne.w	8007556 <_vfprintf_r+0xf76>
 8007064:	ac2c      	add	r4, sp, #176	; 0xb0
 8007066:	e619      	b.n	8006c9c <_vfprintf_r+0x6bc>
 8007068:	2310      	movs	r3, #16
 800706a:	6063      	str	r3, [r4, #4]
 800706c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800706e:	3310      	adds	r3, #16
 8007070:	9321      	str	r3, [sp, #132]	; 0x84
 8007072:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007074:	3301      	adds	r3, #1
 8007076:	2b07      	cmp	r3, #7
 8007078:	9320      	str	r3, [sp, #128]	; 0x80
 800707a:	dc02      	bgt.n	8007082 <_vfprintf_r+0xaa2>
 800707c:	3408      	adds	r4, #8
 800707e:	3e10      	subs	r6, #16
 8007080:	e611      	b.n	8006ca6 <_vfprintf_r+0x6c6>
 8007082:	aa1f      	add	r2, sp, #124	; 0x7c
 8007084:	4641      	mov	r1, r8
 8007086:	4658      	mov	r0, fp
 8007088:	f002 fa89 	bl	800959e <__sprint_r>
 800708c:	2800      	cmp	r0, #0
 800708e:	f040 8262 	bne.w	8007556 <_vfprintf_r+0xf76>
 8007092:	ac2c      	add	r4, sp, #176	; 0xb0
 8007094:	e7f3      	b.n	800707e <_vfprintf_r+0xa9e>
 8007096:	aa1f      	add	r2, sp, #124	; 0x7c
 8007098:	4641      	mov	r1, r8
 800709a:	4658      	mov	r0, fp
 800709c:	f002 fa7f 	bl	800959e <__sprint_r>
 80070a0:	2800      	cmp	r0, #0
 80070a2:	f040 8258 	bne.w	8007556 <_vfprintf_r+0xf76>
 80070a6:	ac2c      	add	r4, sp, #176	; 0xb0
 80070a8:	e60c      	b.n	8006cc4 <_vfprintf_r+0x6e4>
 80070aa:	9b02      	ldr	r3, [sp, #8]
 80070ac:	2b65      	cmp	r3, #101	; 0x65
 80070ae:	f340 81ad 	ble.w	800740c <_vfprintf_r+0xe2c>
 80070b2:	2200      	movs	r2, #0
 80070b4:	2300      	movs	r3, #0
 80070b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070ba:	f7f9 fd01 	bl	8000ac0 <__aeabi_dcmpeq>
 80070be:	2800      	cmp	r0, #0
 80070c0:	d062      	beq.n	8007188 <_vfprintf_r+0xba8>
 80070c2:	4b2f      	ldr	r3, [pc, #188]	; (8007180 <_vfprintf_r+0xba0>)
 80070c4:	6023      	str	r3, [r4, #0]
 80070c6:	2301      	movs	r3, #1
 80070c8:	6063      	str	r3, [r4, #4]
 80070ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070cc:	3301      	adds	r3, #1
 80070ce:	9321      	str	r3, [sp, #132]	; 0x84
 80070d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80070d2:	3301      	adds	r3, #1
 80070d4:	2b07      	cmp	r3, #7
 80070d6:	9320      	str	r3, [sp, #128]	; 0x80
 80070d8:	dc25      	bgt.n	8007126 <_vfprintf_r+0xb46>
 80070da:	3408      	adds	r4, #8
 80070dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80070de:	9a03      	ldr	r2, [sp, #12]
 80070e0:	4293      	cmp	r3, r2
 80070e2:	db02      	blt.n	80070ea <_vfprintf_r+0xb0a>
 80070e4:	07ea      	lsls	r2, r5, #31
 80070e6:	f57f ae04 	bpl.w	8006cf2 <_vfprintf_r+0x712>
 80070ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070ec:	6023      	str	r3, [r4, #0]
 80070ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070f0:	6063      	str	r3, [r4, #4]
 80070f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070f6:	4413      	add	r3, r2
 80070f8:	9321      	str	r3, [sp, #132]	; 0x84
 80070fa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80070fc:	3301      	adds	r3, #1
 80070fe:	2b07      	cmp	r3, #7
 8007100:	9320      	str	r3, [sp, #128]	; 0x80
 8007102:	dc1a      	bgt.n	800713a <_vfprintf_r+0xb5a>
 8007104:	3408      	adds	r4, #8
 8007106:	9b03      	ldr	r3, [sp, #12]
 8007108:	1e5e      	subs	r6, r3, #1
 800710a:	2e00      	cmp	r6, #0
 800710c:	f77f adf1 	ble.w	8006cf2 <_vfprintf_r+0x712>
 8007110:	4f1c      	ldr	r7, [pc, #112]	; (8007184 <_vfprintf_r+0xba4>)
 8007112:	f04f 0910 	mov.w	r9, #16
 8007116:	2e10      	cmp	r6, #16
 8007118:	6027      	str	r7, [r4, #0]
 800711a:	dc18      	bgt.n	800714e <_vfprintf_r+0xb6e>
 800711c:	6066      	str	r6, [r4, #4]
 800711e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007120:	441e      	add	r6, r3
 8007122:	9621      	str	r6, [sp, #132]	; 0x84
 8007124:	e5d6      	b.n	8006cd4 <_vfprintf_r+0x6f4>
 8007126:	aa1f      	add	r2, sp, #124	; 0x7c
 8007128:	4641      	mov	r1, r8
 800712a:	4658      	mov	r0, fp
 800712c:	f002 fa37 	bl	800959e <__sprint_r>
 8007130:	2800      	cmp	r0, #0
 8007132:	f040 8210 	bne.w	8007556 <_vfprintf_r+0xf76>
 8007136:	ac2c      	add	r4, sp, #176	; 0xb0
 8007138:	e7d0      	b.n	80070dc <_vfprintf_r+0xafc>
 800713a:	aa1f      	add	r2, sp, #124	; 0x7c
 800713c:	4641      	mov	r1, r8
 800713e:	4658      	mov	r0, fp
 8007140:	f002 fa2d 	bl	800959e <__sprint_r>
 8007144:	2800      	cmp	r0, #0
 8007146:	f040 8206 	bne.w	8007556 <_vfprintf_r+0xf76>
 800714a:	ac2c      	add	r4, sp, #176	; 0xb0
 800714c:	e7db      	b.n	8007106 <_vfprintf_r+0xb26>
 800714e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007150:	f8c4 9004 	str.w	r9, [r4, #4]
 8007154:	3310      	adds	r3, #16
 8007156:	9321      	str	r3, [sp, #132]	; 0x84
 8007158:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800715a:	3301      	adds	r3, #1
 800715c:	2b07      	cmp	r3, #7
 800715e:	9320      	str	r3, [sp, #128]	; 0x80
 8007160:	dc02      	bgt.n	8007168 <_vfprintf_r+0xb88>
 8007162:	3408      	adds	r4, #8
 8007164:	3e10      	subs	r6, #16
 8007166:	e7d6      	b.n	8007116 <_vfprintf_r+0xb36>
 8007168:	aa1f      	add	r2, sp, #124	; 0x7c
 800716a:	4641      	mov	r1, r8
 800716c:	4658      	mov	r0, fp
 800716e:	f002 fa16 	bl	800959e <__sprint_r>
 8007172:	2800      	cmp	r0, #0
 8007174:	f040 81ef 	bne.w	8007556 <_vfprintf_r+0xf76>
 8007178:	ac2c      	add	r4, sp, #176	; 0xb0
 800717a:	e7f3      	b.n	8007164 <_vfprintf_r+0xb84>
 800717c:	0800a10d 	.word	0x0800a10d
 8007180:	0800a11e 	.word	0x0800a11e
 8007184:	0800a130 	.word	0x0800a130
 8007188:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800718a:	2b00      	cmp	r3, #0
 800718c:	dc7a      	bgt.n	8007284 <_vfprintf_r+0xca4>
 800718e:	4b9d      	ldr	r3, [pc, #628]	; (8007404 <_vfprintf_r+0xe24>)
 8007190:	6023      	str	r3, [r4, #0]
 8007192:	2301      	movs	r3, #1
 8007194:	6063      	str	r3, [r4, #4]
 8007196:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007198:	3301      	adds	r3, #1
 800719a:	9321      	str	r3, [sp, #132]	; 0x84
 800719c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800719e:	3301      	adds	r3, #1
 80071a0:	2b07      	cmp	r3, #7
 80071a2:	9320      	str	r3, [sp, #128]	; 0x80
 80071a4:	dc44      	bgt.n	8007230 <_vfprintf_r+0xc50>
 80071a6:	3408      	adds	r4, #8
 80071a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80071aa:	b923      	cbnz	r3, 80071b6 <_vfprintf_r+0xbd6>
 80071ac:	9b03      	ldr	r3, [sp, #12]
 80071ae:	b913      	cbnz	r3, 80071b6 <_vfprintf_r+0xbd6>
 80071b0:	07eb      	lsls	r3, r5, #31
 80071b2:	f57f ad9e 	bpl.w	8006cf2 <_vfprintf_r+0x712>
 80071b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071b8:	6023      	str	r3, [r4, #0]
 80071ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071bc:	6063      	str	r3, [r4, #4]
 80071be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071c0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071c2:	4413      	add	r3, r2
 80071c4:	9321      	str	r3, [sp, #132]	; 0x84
 80071c6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80071c8:	3301      	adds	r3, #1
 80071ca:	2b07      	cmp	r3, #7
 80071cc:	9320      	str	r3, [sp, #128]	; 0x80
 80071ce:	dc39      	bgt.n	8007244 <_vfprintf_r+0xc64>
 80071d0:	f104 0308 	add.w	r3, r4, #8
 80071d4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80071d6:	2e00      	cmp	r6, #0
 80071d8:	da19      	bge.n	800720e <_vfprintf_r+0xc2e>
 80071da:	4f8b      	ldr	r7, [pc, #556]	; (8007408 <_vfprintf_r+0xe28>)
 80071dc:	4276      	negs	r6, r6
 80071de:	2410      	movs	r4, #16
 80071e0:	2e10      	cmp	r6, #16
 80071e2:	601f      	str	r7, [r3, #0]
 80071e4:	dc38      	bgt.n	8007258 <_vfprintf_r+0xc78>
 80071e6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80071e8:	605e      	str	r6, [r3, #4]
 80071ea:	4416      	add	r6, r2
 80071ec:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80071ee:	9621      	str	r6, [sp, #132]	; 0x84
 80071f0:	3201      	adds	r2, #1
 80071f2:	2a07      	cmp	r2, #7
 80071f4:	f103 0308 	add.w	r3, r3, #8
 80071f8:	9220      	str	r2, [sp, #128]	; 0x80
 80071fa:	dd08      	ble.n	800720e <_vfprintf_r+0xc2e>
 80071fc:	aa1f      	add	r2, sp, #124	; 0x7c
 80071fe:	4641      	mov	r1, r8
 8007200:	4658      	mov	r0, fp
 8007202:	f002 f9cc 	bl	800959e <__sprint_r>
 8007206:	2800      	cmp	r0, #0
 8007208:	f040 81a5 	bne.w	8007556 <_vfprintf_r+0xf76>
 800720c:	ab2c      	add	r3, sp, #176	; 0xb0
 800720e:	9a03      	ldr	r2, [sp, #12]
 8007210:	605a      	str	r2, [r3, #4]
 8007212:	9903      	ldr	r1, [sp, #12]
 8007214:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007216:	f8c3 9000 	str.w	r9, [r3]
 800721a:	440a      	add	r2, r1
 800721c:	9221      	str	r2, [sp, #132]	; 0x84
 800721e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007220:	3201      	adds	r2, #1
 8007222:	2a07      	cmp	r2, #7
 8007224:	9220      	str	r2, [sp, #128]	; 0x80
 8007226:	f73f ad5b 	bgt.w	8006ce0 <_vfprintf_r+0x700>
 800722a:	f103 0408 	add.w	r4, r3, #8
 800722e:	e560      	b.n	8006cf2 <_vfprintf_r+0x712>
 8007230:	aa1f      	add	r2, sp, #124	; 0x7c
 8007232:	4641      	mov	r1, r8
 8007234:	4658      	mov	r0, fp
 8007236:	f002 f9b2 	bl	800959e <__sprint_r>
 800723a:	2800      	cmp	r0, #0
 800723c:	f040 818b 	bne.w	8007556 <_vfprintf_r+0xf76>
 8007240:	ac2c      	add	r4, sp, #176	; 0xb0
 8007242:	e7b1      	b.n	80071a8 <_vfprintf_r+0xbc8>
 8007244:	aa1f      	add	r2, sp, #124	; 0x7c
 8007246:	4641      	mov	r1, r8
 8007248:	4658      	mov	r0, fp
 800724a:	f002 f9a8 	bl	800959e <__sprint_r>
 800724e:	2800      	cmp	r0, #0
 8007250:	f040 8181 	bne.w	8007556 <_vfprintf_r+0xf76>
 8007254:	ab2c      	add	r3, sp, #176	; 0xb0
 8007256:	e7bd      	b.n	80071d4 <_vfprintf_r+0xbf4>
 8007258:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800725a:	605c      	str	r4, [r3, #4]
 800725c:	3210      	adds	r2, #16
 800725e:	9221      	str	r2, [sp, #132]	; 0x84
 8007260:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007262:	3201      	adds	r2, #1
 8007264:	2a07      	cmp	r2, #7
 8007266:	9220      	str	r2, [sp, #128]	; 0x80
 8007268:	dc02      	bgt.n	8007270 <_vfprintf_r+0xc90>
 800726a:	3308      	adds	r3, #8
 800726c:	3e10      	subs	r6, #16
 800726e:	e7b7      	b.n	80071e0 <_vfprintf_r+0xc00>
 8007270:	aa1f      	add	r2, sp, #124	; 0x7c
 8007272:	4641      	mov	r1, r8
 8007274:	4658      	mov	r0, fp
 8007276:	f002 f992 	bl	800959e <__sprint_r>
 800727a:	2800      	cmp	r0, #0
 800727c:	f040 816b 	bne.w	8007556 <_vfprintf_r+0xf76>
 8007280:	ab2c      	add	r3, sp, #176	; 0xb0
 8007282:	e7f3      	b.n	800726c <_vfprintf_r+0xc8c>
 8007284:	9b08      	ldr	r3, [sp, #32]
 8007286:	9a03      	ldr	r2, [sp, #12]
 8007288:	4293      	cmp	r3, r2
 800728a:	bfa8      	it	ge
 800728c:	4613      	movge	r3, r2
 800728e:	2b00      	cmp	r3, #0
 8007290:	461e      	mov	r6, r3
 8007292:	dd0b      	ble.n	80072ac <_vfprintf_r+0xccc>
 8007294:	6063      	str	r3, [r4, #4]
 8007296:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007298:	f8c4 9000 	str.w	r9, [r4]
 800729c:	4433      	add	r3, r6
 800729e:	9321      	str	r3, [sp, #132]	; 0x84
 80072a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80072a2:	3301      	adds	r3, #1
 80072a4:	2b07      	cmp	r3, #7
 80072a6:	9320      	str	r3, [sp, #128]	; 0x80
 80072a8:	dc62      	bgt.n	8007370 <_vfprintf_r+0xd90>
 80072aa:	3408      	adds	r4, #8
 80072ac:	9b08      	ldr	r3, [sp, #32]
 80072ae:	2e00      	cmp	r6, #0
 80072b0:	bfa8      	it	ge
 80072b2:	1b9b      	subge	r3, r3, r6
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	461e      	mov	r6, r3
 80072b8:	dd0f      	ble.n	80072da <_vfprintf_r+0xcfa>
 80072ba:	4f53      	ldr	r7, [pc, #332]	; (8007408 <_vfprintf_r+0xe28>)
 80072bc:	f04f 0a10 	mov.w	sl, #16
 80072c0:	2e10      	cmp	r6, #16
 80072c2:	6027      	str	r7, [r4, #0]
 80072c4:	dc5e      	bgt.n	8007384 <_vfprintf_r+0xda4>
 80072c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072c8:	6066      	str	r6, [r4, #4]
 80072ca:	441e      	add	r6, r3
 80072cc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80072ce:	9621      	str	r6, [sp, #132]	; 0x84
 80072d0:	3301      	adds	r3, #1
 80072d2:	2b07      	cmp	r3, #7
 80072d4:	9320      	str	r3, [sp, #128]	; 0x80
 80072d6:	dc6c      	bgt.n	80073b2 <_vfprintf_r+0xdd2>
 80072d8:	3408      	adds	r4, #8
 80072da:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80072dc:	9a03      	ldr	r2, [sp, #12]
 80072de:	4293      	cmp	r3, r2
 80072e0:	db01      	blt.n	80072e6 <_vfprintf_r+0xd06>
 80072e2:	07ef      	lsls	r7, r5, #31
 80072e4:	d50d      	bpl.n	8007302 <_vfprintf_r+0xd22>
 80072e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80072e8:	6023      	str	r3, [r4, #0]
 80072ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072ec:	6063      	str	r3, [r4, #4]
 80072ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072f2:	4413      	add	r3, r2
 80072f4:	9321      	str	r3, [sp, #132]	; 0x84
 80072f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80072f8:	3301      	adds	r3, #1
 80072fa:	2b07      	cmp	r3, #7
 80072fc:	9320      	str	r3, [sp, #128]	; 0x80
 80072fe:	dc62      	bgt.n	80073c6 <_vfprintf_r+0xde6>
 8007300:	3408      	adds	r4, #8
 8007302:	9b03      	ldr	r3, [sp, #12]
 8007304:	9a08      	ldr	r2, [sp, #32]
 8007306:	1a9e      	subs	r6, r3, r2
 8007308:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800730a:	9a03      	ldr	r2, [sp, #12]
 800730c:	1ad3      	subs	r3, r2, r3
 800730e:	429e      	cmp	r6, r3
 8007310:	bfa8      	it	ge
 8007312:	461e      	movge	r6, r3
 8007314:	2e00      	cmp	r6, #0
 8007316:	dd0c      	ble.n	8007332 <_vfprintf_r+0xd52>
 8007318:	9b08      	ldr	r3, [sp, #32]
 800731a:	444b      	add	r3, r9
 800731c:	e884 0048 	stmia.w	r4, {r3, r6}
 8007320:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007322:	4433      	add	r3, r6
 8007324:	9321      	str	r3, [sp, #132]	; 0x84
 8007326:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007328:	3301      	adds	r3, #1
 800732a:	2b07      	cmp	r3, #7
 800732c:	9320      	str	r3, [sp, #128]	; 0x80
 800732e:	dc54      	bgt.n	80073da <_vfprintf_r+0xdfa>
 8007330:	3408      	adds	r4, #8
 8007332:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007334:	9a03      	ldr	r2, [sp, #12]
 8007336:	2e00      	cmp	r6, #0
 8007338:	eba2 0303 	sub.w	r3, r2, r3
 800733c:	bfac      	ite	ge
 800733e:	1b9e      	subge	r6, r3, r6
 8007340:	461e      	movlt	r6, r3
 8007342:	2e00      	cmp	r6, #0
 8007344:	f77f acd5 	ble.w	8006cf2 <_vfprintf_r+0x712>
 8007348:	4f2f      	ldr	r7, [pc, #188]	; (8007408 <_vfprintf_r+0xe28>)
 800734a:	f04f 0910 	mov.w	r9, #16
 800734e:	2e10      	cmp	r6, #16
 8007350:	6027      	str	r7, [r4, #0]
 8007352:	f77f aee3 	ble.w	800711c <_vfprintf_r+0xb3c>
 8007356:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007358:	f8c4 9004 	str.w	r9, [r4, #4]
 800735c:	3310      	adds	r3, #16
 800735e:	9321      	str	r3, [sp, #132]	; 0x84
 8007360:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007362:	3301      	adds	r3, #1
 8007364:	2b07      	cmp	r3, #7
 8007366:	9320      	str	r3, [sp, #128]	; 0x80
 8007368:	dc41      	bgt.n	80073ee <_vfprintf_r+0xe0e>
 800736a:	3408      	adds	r4, #8
 800736c:	3e10      	subs	r6, #16
 800736e:	e7ee      	b.n	800734e <_vfprintf_r+0xd6e>
 8007370:	aa1f      	add	r2, sp, #124	; 0x7c
 8007372:	4641      	mov	r1, r8
 8007374:	4658      	mov	r0, fp
 8007376:	f002 f912 	bl	800959e <__sprint_r>
 800737a:	2800      	cmp	r0, #0
 800737c:	f040 80eb 	bne.w	8007556 <_vfprintf_r+0xf76>
 8007380:	ac2c      	add	r4, sp, #176	; 0xb0
 8007382:	e793      	b.n	80072ac <_vfprintf_r+0xccc>
 8007384:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007386:	f8c4 a004 	str.w	sl, [r4, #4]
 800738a:	3310      	adds	r3, #16
 800738c:	9321      	str	r3, [sp, #132]	; 0x84
 800738e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007390:	3301      	adds	r3, #1
 8007392:	2b07      	cmp	r3, #7
 8007394:	9320      	str	r3, [sp, #128]	; 0x80
 8007396:	dc02      	bgt.n	800739e <_vfprintf_r+0xdbe>
 8007398:	3408      	adds	r4, #8
 800739a:	3e10      	subs	r6, #16
 800739c:	e790      	b.n	80072c0 <_vfprintf_r+0xce0>
 800739e:	aa1f      	add	r2, sp, #124	; 0x7c
 80073a0:	4641      	mov	r1, r8
 80073a2:	4658      	mov	r0, fp
 80073a4:	f002 f8fb 	bl	800959e <__sprint_r>
 80073a8:	2800      	cmp	r0, #0
 80073aa:	f040 80d4 	bne.w	8007556 <_vfprintf_r+0xf76>
 80073ae:	ac2c      	add	r4, sp, #176	; 0xb0
 80073b0:	e7f3      	b.n	800739a <_vfprintf_r+0xdba>
 80073b2:	aa1f      	add	r2, sp, #124	; 0x7c
 80073b4:	4641      	mov	r1, r8
 80073b6:	4658      	mov	r0, fp
 80073b8:	f002 f8f1 	bl	800959e <__sprint_r>
 80073bc:	2800      	cmp	r0, #0
 80073be:	f040 80ca 	bne.w	8007556 <_vfprintf_r+0xf76>
 80073c2:	ac2c      	add	r4, sp, #176	; 0xb0
 80073c4:	e789      	b.n	80072da <_vfprintf_r+0xcfa>
 80073c6:	aa1f      	add	r2, sp, #124	; 0x7c
 80073c8:	4641      	mov	r1, r8
 80073ca:	4658      	mov	r0, fp
 80073cc:	f002 f8e7 	bl	800959e <__sprint_r>
 80073d0:	2800      	cmp	r0, #0
 80073d2:	f040 80c0 	bne.w	8007556 <_vfprintf_r+0xf76>
 80073d6:	ac2c      	add	r4, sp, #176	; 0xb0
 80073d8:	e793      	b.n	8007302 <_vfprintf_r+0xd22>
 80073da:	aa1f      	add	r2, sp, #124	; 0x7c
 80073dc:	4641      	mov	r1, r8
 80073de:	4658      	mov	r0, fp
 80073e0:	f002 f8dd 	bl	800959e <__sprint_r>
 80073e4:	2800      	cmp	r0, #0
 80073e6:	f040 80b6 	bne.w	8007556 <_vfprintf_r+0xf76>
 80073ea:	ac2c      	add	r4, sp, #176	; 0xb0
 80073ec:	e7a1      	b.n	8007332 <_vfprintf_r+0xd52>
 80073ee:	aa1f      	add	r2, sp, #124	; 0x7c
 80073f0:	4641      	mov	r1, r8
 80073f2:	4658      	mov	r0, fp
 80073f4:	f002 f8d3 	bl	800959e <__sprint_r>
 80073f8:	2800      	cmp	r0, #0
 80073fa:	f040 80ac 	bne.w	8007556 <_vfprintf_r+0xf76>
 80073fe:	ac2c      	add	r4, sp, #176	; 0xb0
 8007400:	e7b4      	b.n	800736c <_vfprintf_r+0xd8c>
 8007402:	bf00      	nop
 8007404:	0800a11e 	.word	0x0800a11e
 8007408:	0800a130 	.word	0x0800a130
 800740c:	9b03      	ldr	r3, [sp, #12]
 800740e:	2b01      	cmp	r3, #1
 8007410:	dc01      	bgt.n	8007416 <_vfprintf_r+0xe36>
 8007412:	07ee      	lsls	r6, r5, #31
 8007414:	d576      	bpl.n	8007504 <_vfprintf_r+0xf24>
 8007416:	2301      	movs	r3, #1
 8007418:	6063      	str	r3, [r4, #4]
 800741a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800741c:	f8c4 9000 	str.w	r9, [r4]
 8007420:	3301      	adds	r3, #1
 8007422:	9321      	str	r3, [sp, #132]	; 0x84
 8007424:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007426:	3301      	adds	r3, #1
 8007428:	2b07      	cmp	r3, #7
 800742a:	9320      	str	r3, [sp, #128]	; 0x80
 800742c:	dc36      	bgt.n	800749c <_vfprintf_r+0xebc>
 800742e:	3408      	adds	r4, #8
 8007430:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007432:	6023      	str	r3, [r4, #0]
 8007434:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007436:	6063      	str	r3, [r4, #4]
 8007438:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800743a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800743c:	4413      	add	r3, r2
 800743e:	9321      	str	r3, [sp, #132]	; 0x84
 8007440:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007442:	3301      	adds	r3, #1
 8007444:	2b07      	cmp	r3, #7
 8007446:	9320      	str	r3, [sp, #128]	; 0x80
 8007448:	dc31      	bgt.n	80074ae <_vfprintf_r+0xece>
 800744a:	3408      	adds	r4, #8
 800744c:	2300      	movs	r3, #0
 800744e:	2200      	movs	r2, #0
 8007450:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007454:	f7f9 fb34 	bl	8000ac0 <__aeabi_dcmpeq>
 8007458:	9b03      	ldr	r3, [sp, #12]
 800745a:	1e5e      	subs	r6, r3, #1
 800745c:	2800      	cmp	r0, #0
 800745e:	d12f      	bne.n	80074c0 <_vfprintf_r+0xee0>
 8007460:	f109 0301 	add.w	r3, r9, #1
 8007464:	e884 0048 	stmia.w	r4, {r3, r6}
 8007468:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800746a:	9a03      	ldr	r2, [sp, #12]
 800746c:	3b01      	subs	r3, #1
 800746e:	4413      	add	r3, r2
 8007470:	9321      	str	r3, [sp, #132]	; 0x84
 8007472:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007474:	3301      	adds	r3, #1
 8007476:	2b07      	cmp	r3, #7
 8007478:	9320      	str	r3, [sp, #128]	; 0x80
 800747a:	dd4a      	ble.n	8007512 <_vfprintf_r+0xf32>
 800747c:	aa1f      	add	r2, sp, #124	; 0x7c
 800747e:	4641      	mov	r1, r8
 8007480:	4658      	mov	r0, fp
 8007482:	f002 f88c 	bl	800959e <__sprint_r>
 8007486:	2800      	cmp	r0, #0
 8007488:	d165      	bne.n	8007556 <_vfprintf_r+0xf76>
 800748a:	ac2c      	add	r4, sp, #176	; 0xb0
 800748c:	ab1b      	add	r3, sp, #108	; 0x6c
 800748e:	6023      	str	r3, [r4, #0]
 8007490:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007492:	6063      	str	r3, [r4, #4]
 8007494:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007496:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007498:	4413      	add	r3, r2
 800749a:	e41a      	b.n	8006cd2 <_vfprintf_r+0x6f2>
 800749c:	aa1f      	add	r2, sp, #124	; 0x7c
 800749e:	4641      	mov	r1, r8
 80074a0:	4658      	mov	r0, fp
 80074a2:	f002 f87c 	bl	800959e <__sprint_r>
 80074a6:	2800      	cmp	r0, #0
 80074a8:	d155      	bne.n	8007556 <_vfprintf_r+0xf76>
 80074aa:	ac2c      	add	r4, sp, #176	; 0xb0
 80074ac:	e7c0      	b.n	8007430 <_vfprintf_r+0xe50>
 80074ae:	aa1f      	add	r2, sp, #124	; 0x7c
 80074b0:	4641      	mov	r1, r8
 80074b2:	4658      	mov	r0, fp
 80074b4:	f002 f873 	bl	800959e <__sprint_r>
 80074b8:	2800      	cmp	r0, #0
 80074ba:	d14c      	bne.n	8007556 <_vfprintf_r+0xf76>
 80074bc:	ac2c      	add	r4, sp, #176	; 0xb0
 80074be:	e7c5      	b.n	800744c <_vfprintf_r+0xe6c>
 80074c0:	2e00      	cmp	r6, #0
 80074c2:	dde3      	ble.n	800748c <_vfprintf_r+0xeac>
 80074c4:	4f60      	ldr	r7, [pc, #384]	; (8007648 <_vfprintf_r+0x1068>)
 80074c6:	f04f 0910 	mov.w	r9, #16
 80074ca:	2e10      	cmp	r6, #16
 80074cc:	6027      	str	r7, [r4, #0]
 80074ce:	dc04      	bgt.n	80074da <_vfprintf_r+0xefa>
 80074d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80074d2:	6066      	str	r6, [r4, #4]
 80074d4:	441e      	add	r6, r3
 80074d6:	9621      	str	r6, [sp, #132]	; 0x84
 80074d8:	e7cb      	b.n	8007472 <_vfprintf_r+0xe92>
 80074da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80074dc:	f8c4 9004 	str.w	r9, [r4, #4]
 80074e0:	3310      	adds	r3, #16
 80074e2:	9321      	str	r3, [sp, #132]	; 0x84
 80074e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80074e6:	3301      	adds	r3, #1
 80074e8:	2b07      	cmp	r3, #7
 80074ea:	9320      	str	r3, [sp, #128]	; 0x80
 80074ec:	dc02      	bgt.n	80074f4 <_vfprintf_r+0xf14>
 80074ee:	3408      	adds	r4, #8
 80074f0:	3e10      	subs	r6, #16
 80074f2:	e7ea      	b.n	80074ca <_vfprintf_r+0xeea>
 80074f4:	aa1f      	add	r2, sp, #124	; 0x7c
 80074f6:	4641      	mov	r1, r8
 80074f8:	4658      	mov	r0, fp
 80074fa:	f002 f850 	bl	800959e <__sprint_r>
 80074fe:	bb50      	cbnz	r0, 8007556 <_vfprintf_r+0xf76>
 8007500:	ac2c      	add	r4, sp, #176	; 0xb0
 8007502:	e7f5      	b.n	80074f0 <_vfprintf_r+0xf10>
 8007504:	2301      	movs	r3, #1
 8007506:	6063      	str	r3, [r4, #4]
 8007508:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800750a:	f8c4 9000 	str.w	r9, [r4]
 800750e:	3301      	adds	r3, #1
 8007510:	e7ae      	b.n	8007470 <_vfprintf_r+0xe90>
 8007512:	3408      	adds	r4, #8
 8007514:	e7ba      	b.n	800748c <_vfprintf_r+0xeac>
 8007516:	3408      	adds	r4, #8
 8007518:	f7ff bbeb 	b.w	8006cf2 <_vfprintf_r+0x712>
 800751c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800751e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007520:	1a9d      	subs	r5, r3, r2
 8007522:	2d00      	cmp	r5, #0
 8007524:	f77f abe8 	ble.w	8006cf8 <_vfprintf_r+0x718>
 8007528:	2610      	movs	r6, #16
 800752a:	4b48      	ldr	r3, [pc, #288]	; (800764c <_vfprintf_r+0x106c>)
 800752c:	6023      	str	r3, [r4, #0]
 800752e:	2d10      	cmp	r5, #16
 8007530:	dc24      	bgt.n	800757c <_vfprintf_r+0xf9c>
 8007532:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007534:	6065      	str	r5, [r4, #4]
 8007536:	441d      	add	r5, r3
 8007538:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800753a:	9521      	str	r5, [sp, #132]	; 0x84
 800753c:	3301      	adds	r3, #1
 800753e:	2b07      	cmp	r3, #7
 8007540:	9320      	str	r3, [sp, #128]	; 0x80
 8007542:	f77f abd9 	ble.w	8006cf8 <_vfprintf_r+0x718>
 8007546:	aa1f      	add	r2, sp, #124	; 0x7c
 8007548:	4641      	mov	r1, r8
 800754a:	4658      	mov	r0, fp
 800754c:	f002 f827 	bl	800959e <__sprint_r>
 8007550:	2800      	cmp	r0, #0
 8007552:	f43f abd1 	beq.w	8006cf8 <_vfprintf_r+0x718>
 8007556:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 800755a:	07d9      	lsls	r1, r3, #31
 800755c:	d407      	bmi.n	800756e <_vfprintf_r+0xf8e>
 800755e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8007562:	059a      	lsls	r2, r3, #22
 8007564:	d403      	bmi.n	800756e <_vfprintf_r+0xf8e>
 8007566:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 800756a:	f001 fa66 	bl	8008a3a <__retarget_lock_release_recursive>
 800756e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8007572:	065b      	lsls	r3, r3, #25
 8007574:	f57f a8af 	bpl.w	80066d6 <_vfprintf_r+0xf6>
 8007578:	f7ff b882 	b.w	8006680 <_vfprintf_r+0xa0>
 800757c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800757e:	6066      	str	r6, [r4, #4]
 8007580:	3310      	adds	r3, #16
 8007582:	9321      	str	r3, [sp, #132]	; 0x84
 8007584:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007586:	3301      	adds	r3, #1
 8007588:	2b07      	cmp	r3, #7
 800758a:	9320      	str	r3, [sp, #128]	; 0x80
 800758c:	dc02      	bgt.n	8007594 <_vfprintf_r+0xfb4>
 800758e:	3408      	adds	r4, #8
 8007590:	3d10      	subs	r5, #16
 8007592:	e7ca      	b.n	800752a <_vfprintf_r+0xf4a>
 8007594:	aa1f      	add	r2, sp, #124	; 0x7c
 8007596:	4641      	mov	r1, r8
 8007598:	4658      	mov	r0, fp
 800759a:	f002 f800 	bl	800959e <__sprint_r>
 800759e:	2800      	cmp	r0, #0
 80075a0:	d1d9      	bne.n	8007556 <_vfprintf_r+0xf76>
 80075a2:	ac2c      	add	r4, sp, #176	; 0xb0
 80075a4:	e7f4      	b.n	8007590 <_vfprintf_r+0xfb0>
 80075a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075a8:	b913      	cbnz	r3, 80075b0 <_vfprintf_r+0xfd0>
 80075aa:	2300      	movs	r3, #0
 80075ac:	9320      	str	r3, [sp, #128]	; 0x80
 80075ae:	e7d2      	b.n	8007556 <_vfprintf_r+0xf76>
 80075b0:	aa1f      	add	r2, sp, #124	; 0x7c
 80075b2:	4641      	mov	r1, r8
 80075b4:	4658      	mov	r0, fp
 80075b6:	f001 fff2 	bl	800959e <__sprint_r>
 80075ba:	2800      	cmp	r0, #0
 80075bc:	d0f5      	beq.n	80075aa <_vfprintf_r+0xfca>
 80075be:	e7ca      	b.n	8007556 <_vfprintf_r+0xf76>
 80075c0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80075c4:	4610      	mov	r0, r2
 80075c6:	4619      	mov	r1, r3
 80075c8:	f7f9 faac 	bl	8000b24 <__aeabi_dcmpun>
 80075cc:	2800      	cmp	r0, #0
 80075ce:	f43f aa36 	beq.w	8006a3e <_vfprintf_r+0x45e>
 80075d2:	4b1f      	ldr	r3, [pc, #124]	; (8007650 <_vfprintf_r+0x1070>)
 80075d4:	4a1f      	ldr	r2, [pc, #124]	; (8007654 <_vfprintf_r+0x1074>)
 80075d6:	f7ff ba26 	b.w	8006a26 <_vfprintf_r+0x446>
 80075da:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80075dc:	1a1b      	subs	r3, r3, r0
 80075de:	9303      	str	r3, [sp, #12]
 80075e0:	f7ff baa9 	b.w	8006b36 <_vfprintf_r+0x556>
 80075e4:	ea56 0207 	orrs.w	r2, r6, r7
 80075e8:	9508      	str	r5, [sp, #32]
 80075ea:	f43f ac1e 	beq.w	8006e2a <_vfprintf_r+0x84a>
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	f43f ac8f 	beq.w	8006f12 <_vfprintf_r+0x932>
 80075f4:	2b02      	cmp	r3, #2
 80075f6:	f43f acaf 	beq.w	8006f58 <_vfprintf_r+0x978>
 80075fa:	ab2c      	add	r3, sp, #176	; 0xb0
 80075fc:	08f1      	lsrs	r1, r6, #3
 80075fe:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8007602:	08f8      	lsrs	r0, r7, #3
 8007604:	f006 0207 	and.w	r2, r6, #7
 8007608:	4607      	mov	r7, r0
 800760a:	460e      	mov	r6, r1
 800760c:	3230      	adds	r2, #48	; 0x30
 800760e:	ea56 0107 	orrs.w	r1, r6, r7
 8007612:	f103 39ff 	add.w	r9, r3, #4294967295
 8007616:	f803 2c01 	strb.w	r2, [r3, #-1]
 800761a:	f47f ac78 	bne.w	8006f0e <_vfprintf_r+0x92e>
 800761e:	9908      	ldr	r1, [sp, #32]
 8007620:	07cd      	lsls	r5, r1, #31
 8007622:	d506      	bpl.n	8007632 <_vfprintf_r+0x1052>
 8007624:	2a30      	cmp	r2, #48	; 0x30
 8007626:	d004      	beq.n	8007632 <_vfprintf_r+0x1052>
 8007628:	2230      	movs	r2, #48	; 0x30
 800762a:	f809 2c01 	strb.w	r2, [r9, #-1]
 800762e:	f1a3 0902 	sub.w	r9, r3, #2
 8007632:	4656      	mov	r6, sl
 8007634:	2300      	movs	r3, #0
 8007636:	f10d 0ab0 	add.w	sl, sp, #176	; 0xb0
 800763a:	9d08      	ldr	r5, [sp, #32]
 800763c:	9308      	str	r3, [sp, #32]
 800763e:	ebaa 0a09 	sub.w	sl, sl, r9
 8007642:	f7ff bac6 	b.w	8006bd2 <_vfprintf_r+0x5f2>
 8007646:	bf00      	nop
 8007648:	0800a130 	.word	0x0800a130
 800764c:	0800a120 	.word	0x0800a120
 8007650:	0800a0f4 	.word	0x0800a0f4
 8007654:	0800a0f8 	.word	0x0800a0f8

08007658 <__sbprintf>:
 8007658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800765a:	460c      	mov	r4, r1
 800765c:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8007660:	461f      	mov	r7, r3
 8007662:	8989      	ldrh	r1, [r1, #12]
 8007664:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007666:	9319      	str	r3, [sp, #100]	; 0x64
 8007668:	89e3      	ldrh	r3, [r4, #14]
 800766a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800766e:	f021 0102 	bic.w	r1, r1, #2
 8007672:	6a23      	ldr	r3, [r4, #32]
 8007674:	f8ad 100c 	strh.w	r1, [sp, #12]
 8007678:	9308      	str	r3, [sp, #32]
 800767a:	a91a      	add	r1, sp, #104	; 0x68
 800767c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800767e:	930a      	str	r3, [sp, #40]	; 0x28
 8007680:	4615      	mov	r5, r2
 8007682:	2300      	movs	r3, #0
 8007684:	4606      	mov	r6, r0
 8007686:	9100      	str	r1, [sp, #0]
 8007688:	9104      	str	r1, [sp, #16]
 800768a:	a816      	add	r0, sp, #88	; 0x58
 800768c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007690:	9102      	str	r1, [sp, #8]
 8007692:	9105      	str	r1, [sp, #20]
 8007694:	9306      	str	r3, [sp, #24]
 8007696:	f001 f9cd 	bl	8008a34 <__retarget_lock_init_recursive>
 800769a:	462a      	mov	r2, r5
 800769c:	463b      	mov	r3, r7
 800769e:	4669      	mov	r1, sp
 80076a0:	4630      	mov	r0, r6
 80076a2:	f7fe ff9d 	bl	80065e0 <_vfprintf_r>
 80076a6:	1e05      	subs	r5, r0, #0
 80076a8:	db07      	blt.n	80076ba <__sbprintf+0x62>
 80076aa:	4669      	mov	r1, sp
 80076ac:	4630      	mov	r0, r6
 80076ae:	f000 ff6f 	bl	8008590 <_fflush_r>
 80076b2:	2800      	cmp	r0, #0
 80076b4:	bf18      	it	ne
 80076b6:	f04f 35ff 	movne.w	r5, #4294967295
 80076ba:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80076be:	9816      	ldr	r0, [sp, #88]	; 0x58
 80076c0:	065b      	lsls	r3, r3, #25
 80076c2:	bf42      	ittt	mi
 80076c4:	89a3      	ldrhmi	r3, [r4, #12]
 80076c6:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80076ca:	81a3      	strhmi	r3, [r4, #12]
 80076cc:	f001 f9b3 	bl	8008a36 <__retarget_lock_close_recursive>
 80076d0:	4628      	mov	r0, r5
 80076d2:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80076d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080076d8 <__swsetup_r>:
 80076d8:	4b32      	ldr	r3, [pc, #200]	; (80077a4 <__swsetup_r+0xcc>)
 80076da:	b570      	push	{r4, r5, r6, lr}
 80076dc:	681d      	ldr	r5, [r3, #0]
 80076de:	4606      	mov	r6, r0
 80076e0:	460c      	mov	r4, r1
 80076e2:	b125      	cbz	r5, 80076ee <__swsetup_r+0x16>
 80076e4:	69ab      	ldr	r3, [r5, #24]
 80076e6:	b913      	cbnz	r3, 80076ee <__swsetup_r+0x16>
 80076e8:	4628      	mov	r0, r5
 80076ea:	f000 ffe5 	bl	80086b8 <__sinit>
 80076ee:	4b2e      	ldr	r3, [pc, #184]	; (80077a8 <__swsetup_r+0xd0>)
 80076f0:	429c      	cmp	r4, r3
 80076f2:	d10f      	bne.n	8007714 <__swsetup_r+0x3c>
 80076f4:	686c      	ldr	r4, [r5, #4]
 80076f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076fa:	b29a      	uxth	r2, r3
 80076fc:	0715      	lsls	r5, r2, #28
 80076fe:	d42c      	bmi.n	800775a <__swsetup_r+0x82>
 8007700:	06d0      	lsls	r0, r2, #27
 8007702:	d411      	bmi.n	8007728 <__swsetup_r+0x50>
 8007704:	2209      	movs	r2, #9
 8007706:	6032      	str	r2, [r6, #0]
 8007708:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800770c:	81a3      	strh	r3, [r4, #12]
 800770e:	f04f 30ff 	mov.w	r0, #4294967295
 8007712:	bd70      	pop	{r4, r5, r6, pc}
 8007714:	4b25      	ldr	r3, [pc, #148]	; (80077ac <__swsetup_r+0xd4>)
 8007716:	429c      	cmp	r4, r3
 8007718:	d101      	bne.n	800771e <__swsetup_r+0x46>
 800771a:	68ac      	ldr	r4, [r5, #8]
 800771c:	e7eb      	b.n	80076f6 <__swsetup_r+0x1e>
 800771e:	4b24      	ldr	r3, [pc, #144]	; (80077b0 <__swsetup_r+0xd8>)
 8007720:	429c      	cmp	r4, r3
 8007722:	bf08      	it	eq
 8007724:	68ec      	ldreq	r4, [r5, #12]
 8007726:	e7e6      	b.n	80076f6 <__swsetup_r+0x1e>
 8007728:	0751      	lsls	r1, r2, #29
 800772a:	d512      	bpl.n	8007752 <__swsetup_r+0x7a>
 800772c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800772e:	b141      	cbz	r1, 8007742 <__swsetup_r+0x6a>
 8007730:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007734:	4299      	cmp	r1, r3
 8007736:	d002      	beq.n	800773e <__swsetup_r+0x66>
 8007738:	4630      	mov	r0, r6
 800773a:	f001 f893 	bl	8008864 <_free_r>
 800773e:	2300      	movs	r3, #0
 8007740:	6363      	str	r3, [r4, #52]	; 0x34
 8007742:	89a3      	ldrh	r3, [r4, #12]
 8007744:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007748:	81a3      	strh	r3, [r4, #12]
 800774a:	2300      	movs	r3, #0
 800774c:	6063      	str	r3, [r4, #4]
 800774e:	6923      	ldr	r3, [r4, #16]
 8007750:	6023      	str	r3, [r4, #0]
 8007752:	89a3      	ldrh	r3, [r4, #12]
 8007754:	f043 0308 	orr.w	r3, r3, #8
 8007758:	81a3      	strh	r3, [r4, #12]
 800775a:	6923      	ldr	r3, [r4, #16]
 800775c:	b94b      	cbnz	r3, 8007772 <__swsetup_r+0x9a>
 800775e:	89a3      	ldrh	r3, [r4, #12]
 8007760:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007764:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007768:	d003      	beq.n	8007772 <__swsetup_r+0x9a>
 800776a:	4621      	mov	r1, r4
 800776c:	4630      	mov	r0, r6
 800776e:	f001 f991 	bl	8008a94 <__smakebuf_r>
 8007772:	89a2      	ldrh	r2, [r4, #12]
 8007774:	f012 0301 	ands.w	r3, r2, #1
 8007778:	d00c      	beq.n	8007794 <__swsetup_r+0xbc>
 800777a:	2300      	movs	r3, #0
 800777c:	60a3      	str	r3, [r4, #8]
 800777e:	6963      	ldr	r3, [r4, #20]
 8007780:	425b      	negs	r3, r3
 8007782:	61a3      	str	r3, [r4, #24]
 8007784:	6923      	ldr	r3, [r4, #16]
 8007786:	b953      	cbnz	r3, 800779e <__swsetup_r+0xc6>
 8007788:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800778c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007790:	d1ba      	bne.n	8007708 <__swsetup_r+0x30>
 8007792:	bd70      	pop	{r4, r5, r6, pc}
 8007794:	0792      	lsls	r2, r2, #30
 8007796:	bf58      	it	pl
 8007798:	6963      	ldrpl	r3, [r4, #20]
 800779a:	60a3      	str	r3, [r4, #8]
 800779c:	e7f2      	b.n	8007784 <__swsetup_r+0xac>
 800779e:	2000      	movs	r0, #0
 80077a0:	e7f7      	b.n	8007792 <__swsetup_r+0xba>
 80077a2:	bf00      	nop
 80077a4:	20000010 	.word	0x20000010
 80077a8:	0800a170 	.word	0x0800a170
 80077ac:	0800a190 	.word	0x0800a190
 80077b0:	0800a150 	.word	0x0800a150

080077b4 <quorem>:
 80077b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077b8:	6903      	ldr	r3, [r0, #16]
 80077ba:	690c      	ldr	r4, [r1, #16]
 80077bc:	429c      	cmp	r4, r3
 80077be:	4680      	mov	r8, r0
 80077c0:	f300 8082 	bgt.w	80078c8 <quorem+0x114>
 80077c4:	3c01      	subs	r4, #1
 80077c6:	f101 0714 	add.w	r7, r1, #20
 80077ca:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80077ce:	f100 0614 	add.w	r6, r0, #20
 80077d2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80077d6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80077da:	eb06 030e 	add.w	r3, r6, lr
 80077de:	3501      	adds	r5, #1
 80077e0:	eb07 090e 	add.w	r9, r7, lr
 80077e4:	9301      	str	r3, [sp, #4]
 80077e6:	fbb0 f5f5 	udiv	r5, r0, r5
 80077ea:	b395      	cbz	r5, 8007852 <quorem+0x9e>
 80077ec:	f04f 0a00 	mov.w	sl, #0
 80077f0:	4638      	mov	r0, r7
 80077f2:	46b4      	mov	ip, r6
 80077f4:	46d3      	mov	fp, sl
 80077f6:	f850 2b04 	ldr.w	r2, [r0], #4
 80077fa:	b293      	uxth	r3, r2
 80077fc:	fb05 a303 	mla	r3, r5, r3, sl
 8007800:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007804:	b29b      	uxth	r3, r3
 8007806:	ebab 0303 	sub.w	r3, fp, r3
 800780a:	0c12      	lsrs	r2, r2, #16
 800780c:	f8bc b000 	ldrh.w	fp, [ip]
 8007810:	fb05 a202 	mla	r2, r5, r2, sl
 8007814:	fa13 f38b 	uxtah	r3, r3, fp
 8007818:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800781c:	fa1f fb82 	uxth.w	fp, r2
 8007820:	f8dc 2000 	ldr.w	r2, [ip]
 8007824:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007828:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800782c:	b29b      	uxth	r3, r3
 800782e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007832:	4581      	cmp	r9, r0
 8007834:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007838:	f84c 3b04 	str.w	r3, [ip], #4
 800783c:	d2db      	bcs.n	80077f6 <quorem+0x42>
 800783e:	f856 300e 	ldr.w	r3, [r6, lr]
 8007842:	b933      	cbnz	r3, 8007852 <quorem+0x9e>
 8007844:	9b01      	ldr	r3, [sp, #4]
 8007846:	3b04      	subs	r3, #4
 8007848:	429e      	cmp	r6, r3
 800784a:	461a      	mov	r2, r3
 800784c:	d330      	bcc.n	80078b0 <quorem+0xfc>
 800784e:	f8c8 4010 	str.w	r4, [r8, #16]
 8007852:	4640      	mov	r0, r8
 8007854:	f001 fd89 	bl	800936a <__mcmp>
 8007858:	2800      	cmp	r0, #0
 800785a:	db25      	blt.n	80078a8 <quorem+0xf4>
 800785c:	3501      	adds	r5, #1
 800785e:	4630      	mov	r0, r6
 8007860:	f04f 0e00 	mov.w	lr, #0
 8007864:	f857 2b04 	ldr.w	r2, [r7], #4
 8007868:	f8d0 c000 	ldr.w	ip, [r0]
 800786c:	b293      	uxth	r3, r2
 800786e:	ebae 0303 	sub.w	r3, lr, r3
 8007872:	0c12      	lsrs	r2, r2, #16
 8007874:	fa13 f38c 	uxtah	r3, r3, ip
 8007878:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800787c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007880:	b29b      	uxth	r3, r3
 8007882:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007886:	45b9      	cmp	r9, r7
 8007888:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800788c:	f840 3b04 	str.w	r3, [r0], #4
 8007890:	d2e8      	bcs.n	8007864 <quorem+0xb0>
 8007892:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007896:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800789a:	b92a      	cbnz	r2, 80078a8 <quorem+0xf4>
 800789c:	3b04      	subs	r3, #4
 800789e:	429e      	cmp	r6, r3
 80078a0:	461a      	mov	r2, r3
 80078a2:	d30b      	bcc.n	80078bc <quorem+0x108>
 80078a4:	f8c8 4010 	str.w	r4, [r8, #16]
 80078a8:	4628      	mov	r0, r5
 80078aa:	b003      	add	sp, #12
 80078ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078b0:	6812      	ldr	r2, [r2, #0]
 80078b2:	3b04      	subs	r3, #4
 80078b4:	2a00      	cmp	r2, #0
 80078b6:	d1ca      	bne.n	800784e <quorem+0x9a>
 80078b8:	3c01      	subs	r4, #1
 80078ba:	e7c5      	b.n	8007848 <quorem+0x94>
 80078bc:	6812      	ldr	r2, [r2, #0]
 80078be:	3b04      	subs	r3, #4
 80078c0:	2a00      	cmp	r2, #0
 80078c2:	d1ef      	bne.n	80078a4 <quorem+0xf0>
 80078c4:	3c01      	subs	r4, #1
 80078c6:	e7ea      	b.n	800789e <quorem+0xea>
 80078c8:	2000      	movs	r0, #0
 80078ca:	e7ee      	b.n	80078aa <quorem+0xf6>
 80078cc:	0000      	movs	r0, r0
	...

080078d0 <_dtoa_r>:
 80078d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078d4:	ec57 6b10 	vmov	r6, r7, d0
 80078d8:	b097      	sub	sp, #92	; 0x5c
 80078da:	e9cd 6700 	strd	r6, r7, [sp]
 80078de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80078e0:	9107      	str	r1, [sp, #28]
 80078e2:	4604      	mov	r4, r0
 80078e4:	920a      	str	r2, [sp, #40]	; 0x28
 80078e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80078e8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80078ea:	b93e      	cbnz	r6, 80078fc <_dtoa_r+0x2c>
 80078ec:	2010      	movs	r0, #16
 80078ee:	f001 f911 	bl	8008b14 <malloc>
 80078f2:	6260      	str	r0, [r4, #36]	; 0x24
 80078f4:	6046      	str	r6, [r0, #4]
 80078f6:	6086      	str	r6, [r0, #8]
 80078f8:	6006      	str	r6, [r0, #0]
 80078fa:	60c6      	str	r6, [r0, #12]
 80078fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078fe:	6819      	ldr	r1, [r3, #0]
 8007900:	b151      	cbz	r1, 8007918 <_dtoa_r+0x48>
 8007902:	685a      	ldr	r2, [r3, #4]
 8007904:	604a      	str	r2, [r1, #4]
 8007906:	2301      	movs	r3, #1
 8007908:	4093      	lsls	r3, r2
 800790a:	608b      	str	r3, [r1, #8]
 800790c:	4620      	mov	r0, r4
 800790e:	f001 fb57 	bl	8008fc0 <_Bfree>
 8007912:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007914:	2200      	movs	r2, #0
 8007916:	601a      	str	r2, [r3, #0]
 8007918:	9b01      	ldr	r3, [sp, #4]
 800791a:	2b00      	cmp	r3, #0
 800791c:	bfbf      	itttt	lt
 800791e:	2301      	movlt	r3, #1
 8007920:	602b      	strlt	r3, [r5, #0]
 8007922:	9b01      	ldrlt	r3, [sp, #4]
 8007924:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007928:	bfb2      	itee	lt
 800792a:	9301      	strlt	r3, [sp, #4]
 800792c:	2300      	movge	r3, #0
 800792e:	602b      	strge	r3, [r5, #0]
 8007930:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007934:	4ba8      	ldr	r3, [pc, #672]	; (8007bd8 <_dtoa_r+0x308>)
 8007936:	ea33 0308 	bics.w	r3, r3, r8
 800793a:	d11b      	bne.n	8007974 <_dtoa_r+0xa4>
 800793c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800793e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007942:	6013      	str	r3, [r2, #0]
 8007944:	9b00      	ldr	r3, [sp, #0]
 8007946:	b923      	cbnz	r3, 8007952 <_dtoa_r+0x82>
 8007948:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800794c:	2800      	cmp	r0, #0
 800794e:	f000 8578 	beq.w	8008442 <_dtoa_r+0xb72>
 8007952:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007954:	b953      	cbnz	r3, 800796c <_dtoa_r+0x9c>
 8007956:	4ba1      	ldr	r3, [pc, #644]	; (8007bdc <_dtoa_r+0x30c>)
 8007958:	e021      	b.n	800799e <_dtoa_r+0xce>
 800795a:	4ba1      	ldr	r3, [pc, #644]	; (8007be0 <_dtoa_r+0x310>)
 800795c:	9302      	str	r3, [sp, #8]
 800795e:	3308      	adds	r3, #8
 8007960:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007962:	6013      	str	r3, [r2, #0]
 8007964:	9802      	ldr	r0, [sp, #8]
 8007966:	b017      	add	sp, #92	; 0x5c
 8007968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800796c:	4b9b      	ldr	r3, [pc, #620]	; (8007bdc <_dtoa_r+0x30c>)
 800796e:	9302      	str	r3, [sp, #8]
 8007970:	3303      	adds	r3, #3
 8007972:	e7f5      	b.n	8007960 <_dtoa_r+0x90>
 8007974:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007978:	2200      	movs	r2, #0
 800797a:	2300      	movs	r3, #0
 800797c:	4630      	mov	r0, r6
 800797e:	4639      	mov	r1, r7
 8007980:	f7f9 f89e 	bl	8000ac0 <__aeabi_dcmpeq>
 8007984:	4681      	mov	r9, r0
 8007986:	b160      	cbz	r0, 80079a2 <_dtoa_r+0xd2>
 8007988:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800798a:	2301      	movs	r3, #1
 800798c:	6013      	str	r3, [r2, #0]
 800798e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007990:	2b00      	cmp	r3, #0
 8007992:	f000 8553 	beq.w	800843c <_dtoa_r+0xb6c>
 8007996:	4b93      	ldr	r3, [pc, #588]	; (8007be4 <_dtoa_r+0x314>)
 8007998:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800799a:	6013      	str	r3, [r2, #0]
 800799c:	3b01      	subs	r3, #1
 800799e:	9302      	str	r3, [sp, #8]
 80079a0:	e7e0      	b.n	8007964 <_dtoa_r+0x94>
 80079a2:	aa14      	add	r2, sp, #80	; 0x50
 80079a4:	a915      	add	r1, sp, #84	; 0x54
 80079a6:	ec47 6b10 	vmov	d0, r6, r7
 80079aa:	4620      	mov	r0, r4
 80079ac:	f001 fd55 	bl	800945a <__d2b>
 80079b0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80079b4:	4682      	mov	sl, r0
 80079b6:	2d00      	cmp	r5, #0
 80079b8:	d07e      	beq.n	8007ab8 <_dtoa_r+0x1e8>
 80079ba:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80079be:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80079c2:	4630      	mov	r0, r6
 80079c4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80079c8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80079cc:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 80079d0:	2200      	movs	r2, #0
 80079d2:	4b85      	ldr	r3, [pc, #532]	; (8007be8 <_dtoa_r+0x318>)
 80079d4:	f7f8 fc58 	bl	8000288 <__aeabi_dsub>
 80079d8:	a379      	add	r3, pc, #484	; (adr r3, 8007bc0 <_dtoa_r+0x2f0>)
 80079da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079de:	f7f8 fe07 	bl	80005f0 <__aeabi_dmul>
 80079e2:	a379      	add	r3, pc, #484	; (adr r3, 8007bc8 <_dtoa_r+0x2f8>)
 80079e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e8:	f7f8 fc50 	bl	800028c <__adddf3>
 80079ec:	4606      	mov	r6, r0
 80079ee:	4628      	mov	r0, r5
 80079f0:	460f      	mov	r7, r1
 80079f2:	f7f8 fd97 	bl	8000524 <__aeabi_i2d>
 80079f6:	a376      	add	r3, pc, #472	; (adr r3, 8007bd0 <_dtoa_r+0x300>)
 80079f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079fc:	f7f8 fdf8 	bl	80005f0 <__aeabi_dmul>
 8007a00:	4602      	mov	r2, r0
 8007a02:	460b      	mov	r3, r1
 8007a04:	4630      	mov	r0, r6
 8007a06:	4639      	mov	r1, r7
 8007a08:	f7f8 fc40 	bl	800028c <__adddf3>
 8007a0c:	4606      	mov	r6, r0
 8007a0e:	460f      	mov	r7, r1
 8007a10:	f7f9 f89e 	bl	8000b50 <__aeabi_d2iz>
 8007a14:	2200      	movs	r2, #0
 8007a16:	4683      	mov	fp, r0
 8007a18:	2300      	movs	r3, #0
 8007a1a:	4630      	mov	r0, r6
 8007a1c:	4639      	mov	r1, r7
 8007a1e:	f7f9 f859 	bl	8000ad4 <__aeabi_dcmplt>
 8007a22:	b158      	cbz	r0, 8007a3c <_dtoa_r+0x16c>
 8007a24:	4658      	mov	r0, fp
 8007a26:	f7f8 fd7d 	bl	8000524 <__aeabi_i2d>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	4630      	mov	r0, r6
 8007a30:	4639      	mov	r1, r7
 8007a32:	f7f9 f845 	bl	8000ac0 <__aeabi_dcmpeq>
 8007a36:	b908      	cbnz	r0, 8007a3c <_dtoa_r+0x16c>
 8007a38:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a3c:	f1bb 0f16 	cmp.w	fp, #22
 8007a40:	d859      	bhi.n	8007af6 <_dtoa_r+0x226>
 8007a42:	496a      	ldr	r1, [pc, #424]	; (8007bec <_dtoa_r+0x31c>)
 8007a44:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8007a48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a50:	f7f9 f85e 	bl	8000b10 <__aeabi_dcmpgt>
 8007a54:	2800      	cmp	r0, #0
 8007a56:	d050      	beq.n	8007afa <_dtoa_r+0x22a>
 8007a58:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	930e      	str	r3, [sp, #56]	; 0x38
 8007a60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007a62:	1b5d      	subs	r5, r3, r5
 8007a64:	1e6b      	subs	r3, r5, #1
 8007a66:	9306      	str	r3, [sp, #24]
 8007a68:	bf45      	ittet	mi
 8007a6a:	f1c5 0301 	rsbmi	r3, r5, #1
 8007a6e:	9305      	strmi	r3, [sp, #20]
 8007a70:	2300      	movpl	r3, #0
 8007a72:	2300      	movmi	r3, #0
 8007a74:	bf4c      	ite	mi
 8007a76:	9306      	strmi	r3, [sp, #24]
 8007a78:	9305      	strpl	r3, [sp, #20]
 8007a7a:	f1bb 0f00 	cmp.w	fp, #0
 8007a7e:	db3e      	blt.n	8007afe <_dtoa_r+0x22e>
 8007a80:	9b06      	ldr	r3, [sp, #24]
 8007a82:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007a86:	445b      	add	r3, fp
 8007a88:	9306      	str	r3, [sp, #24]
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	9308      	str	r3, [sp, #32]
 8007a8e:	9b07      	ldr	r3, [sp, #28]
 8007a90:	2b09      	cmp	r3, #9
 8007a92:	f200 80af 	bhi.w	8007bf4 <_dtoa_r+0x324>
 8007a96:	2b05      	cmp	r3, #5
 8007a98:	bfc4      	itt	gt
 8007a9a:	3b04      	subgt	r3, #4
 8007a9c:	9307      	strgt	r3, [sp, #28]
 8007a9e:	9b07      	ldr	r3, [sp, #28]
 8007aa0:	f1a3 0302 	sub.w	r3, r3, #2
 8007aa4:	bfcc      	ite	gt
 8007aa6:	2600      	movgt	r6, #0
 8007aa8:	2601      	movle	r6, #1
 8007aaa:	2b03      	cmp	r3, #3
 8007aac:	f200 80ae 	bhi.w	8007c0c <_dtoa_r+0x33c>
 8007ab0:	e8df f003 	tbb	[pc, r3]
 8007ab4:	772f8482 	.word	0x772f8482
 8007ab8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007aba:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8007abc:	441d      	add	r5, r3
 8007abe:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007ac2:	2b20      	cmp	r3, #32
 8007ac4:	dd11      	ble.n	8007aea <_dtoa_r+0x21a>
 8007ac6:	9a00      	ldr	r2, [sp, #0]
 8007ac8:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007acc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8007ad0:	fa22 f000 	lsr.w	r0, r2, r0
 8007ad4:	fa08 f303 	lsl.w	r3, r8, r3
 8007ad8:	4318      	orrs	r0, r3
 8007ada:	f7f8 fd13 	bl	8000504 <__aeabi_ui2d>
 8007ade:	2301      	movs	r3, #1
 8007ae0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007ae4:	3d01      	subs	r5, #1
 8007ae6:	9312      	str	r3, [sp, #72]	; 0x48
 8007ae8:	e772      	b.n	80079d0 <_dtoa_r+0x100>
 8007aea:	f1c3 0020 	rsb	r0, r3, #32
 8007aee:	9b00      	ldr	r3, [sp, #0]
 8007af0:	fa03 f000 	lsl.w	r0, r3, r0
 8007af4:	e7f1      	b.n	8007ada <_dtoa_r+0x20a>
 8007af6:	2301      	movs	r3, #1
 8007af8:	e7b1      	b.n	8007a5e <_dtoa_r+0x18e>
 8007afa:	900e      	str	r0, [sp, #56]	; 0x38
 8007afc:	e7b0      	b.n	8007a60 <_dtoa_r+0x190>
 8007afe:	9b05      	ldr	r3, [sp, #20]
 8007b00:	eba3 030b 	sub.w	r3, r3, fp
 8007b04:	9305      	str	r3, [sp, #20]
 8007b06:	f1cb 0300 	rsb	r3, fp, #0
 8007b0a:	9308      	str	r3, [sp, #32]
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b10:	e7bd      	b.n	8007a8e <_dtoa_r+0x1be>
 8007b12:	2301      	movs	r3, #1
 8007b14:	9309      	str	r3, [sp, #36]	; 0x24
 8007b16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	dd7a      	ble.n	8007c12 <_dtoa_r+0x342>
 8007b1c:	9304      	str	r3, [sp, #16]
 8007b1e:	9303      	str	r3, [sp, #12]
 8007b20:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007b22:	2200      	movs	r2, #0
 8007b24:	606a      	str	r2, [r5, #4]
 8007b26:	2104      	movs	r1, #4
 8007b28:	f101 0214 	add.w	r2, r1, #20
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d975      	bls.n	8007c1c <_dtoa_r+0x34c>
 8007b30:	6869      	ldr	r1, [r5, #4]
 8007b32:	4620      	mov	r0, r4
 8007b34:	f001 fa10 	bl	8008f58 <_Balloc>
 8007b38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b3a:	6028      	str	r0, [r5, #0]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	9302      	str	r3, [sp, #8]
 8007b40:	9b03      	ldr	r3, [sp, #12]
 8007b42:	2b0e      	cmp	r3, #14
 8007b44:	f200 80e5 	bhi.w	8007d12 <_dtoa_r+0x442>
 8007b48:	2e00      	cmp	r6, #0
 8007b4a:	f000 80e2 	beq.w	8007d12 <_dtoa_r+0x442>
 8007b4e:	ed9d 7b00 	vldr	d7, [sp]
 8007b52:	f1bb 0f00 	cmp.w	fp, #0
 8007b56:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8007b5a:	dd74      	ble.n	8007c46 <_dtoa_r+0x376>
 8007b5c:	4a23      	ldr	r2, [pc, #140]	; (8007bec <_dtoa_r+0x31c>)
 8007b5e:	f00b 030f 	and.w	r3, fp, #15
 8007b62:	ea4f 162b 	mov.w	r6, fp, asr #4
 8007b66:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007b6a:	06f0      	lsls	r0, r6, #27
 8007b6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007b70:	d559      	bpl.n	8007c26 <_dtoa_r+0x356>
 8007b72:	4b1f      	ldr	r3, [pc, #124]	; (8007bf0 <_dtoa_r+0x320>)
 8007b74:	ec51 0b17 	vmov	r0, r1, d7
 8007b78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b7c:	f7f8 fe62 	bl	8000844 <__aeabi_ddiv>
 8007b80:	e9cd 0100 	strd	r0, r1, [sp]
 8007b84:	f006 060f 	and.w	r6, r6, #15
 8007b88:	2503      	movs	r5, #3
 8007b8a:	4f19      	ldr	r7, [pc, #100]	; (8007bf0 <_dtoa_r+0x320>)
 8007b8c:	2e00      	cmp	r6, #0
 8007b8e:	d14c      	bne.n	8007c2a <_dtoa_r+0x35a>
 8007b90:	4642      	mov	r2, r8
 8007b92:	464b      	mov	r3, r9
 8007b94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b98:	f7f8 fe54 	bl	8000844 <__aeabi_ddiv>
 8007b9c:	e9cd 0100 	strd	r0, r1, [sp]
 8007ba0:	e06a      	b.n	8007c78 <_dtoa_r+0x3a8>
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	9309      	str	r3, [sp, #36]	; 0x24
 8007ba6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ba8:	445b      	add	r3, fp
 8007baa:	9304      	str	r3, [sp, #16]
 8007bac:	3301      	adds	r3, #1
 8007bae:	2b01      	cmp	r3, #1
 8007bb0:	9303      	str	r3, [sp, #12]
 8007bb2:	bfb8      	it	lt
 8007bb4:	2301      	movlt	r3, #1
 8007bb6:	e7b3      	b.n	8007b20 <_dtoa_r+0x250>
 8007bb8:	2300      	movs	r3, #0
 8007bba:	e7ab      	b.n	8007b14 <_dtoa_r+0x244>
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	e7f1      	b.n	8007ba4 <_dtoa_r+0x2d4>
 8007bc0:	636f4361 	.word	0x636f4361
 8007bc4:	3fd287a7 	.word	0x3fd287a7
 8007bc8:	8b60c8b3 	.word	0x8b60c8b3
 8007bcc:	3fc68a28 	.word	0x3fc68a28
 8007bd0:	509f79fb 	.word	0x509f79fb
 8007bd4:	3fd34413 	.word	0x3fd34413
 8007bd8:	7ff00000 	.word	0x7ff00000
 8007bdc:	0800a149 	.word	0x0800a149
 8007be0:	0800a140 	.word	0x0800a140
 8007be4:	0800a11f 	.word	0x0800a11f
 8007be8:	3ff80000 	.word	0x3ff80000
 8007bec:	0800a1d8 	.word	0x0800a1d8
 8007bf0:	0800a1b0 	.word	0x0800a1b0
 8007bf4:	2601      	movs	r6, #1
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	9307      	str	r3, [sp, #28]
 8007bfa:	9609      	str	r6, [sp, #36]	; 0x24
 8007bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8007c00:	9304      	str	r3, [sp, #16]
 8007c02:	9303      	str	r3, [sp, #12]
 8007c04:	2200      	movs	r2, #0
 8007c06:	2312      	movs	r3, #18
 8007c08:	920a      	str	r2, [sp, #40]	; 0x28
 8007c0a:	e789      	b.n	8007b20 <_dtoa_r+0x250>
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	9309      	str	r3, [sp, #36]	; 0x24
 8007c10:	e7f4      	b.n	8007bfc <_dtoa_r+0x32c>
 8007c12:	2301      	movs	r3, #1
 8007c14:	9304      	str	r3, [sp, #16]
 8007c16:	9303      	str	r3, [sp, #12]
 8007c18:	461a      	mov	r2, r3
 8007c1a:	e7f5      	b.n	8007c08 <_dtoa_r+0x338>
 8007c1c:	686a      	ldr	r2, [r5, #4]
 8007c1e:	3201      	adds	r2, #1
 8007c20:	606a      	str	r2, [r5, #4]
 8007c22:	0049      	lsls	r1, r1, #1
 8007c24:	e780      	b.n	8007b28 <_dtoa_r+0x258>
 8007c26:	2502      	movs	r5, #2
 8007c28:	e7af      	b.n	8007b8a <_dtoa_r+0x2ba>
 8007c2a:	07f1      	lsls	r1, r6, #31
 8007c2c:	d508      	bpl.n	8007c40 <_dtoa_r+0x370>
 8007c2e:	4640      	mov	r0, r8
 8007c30:	4649      	mov	r1, r9
 8007c32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c36:	f7f8 fcdb 	bl	80005f0 <__aeabi_dmul>
 8007c3a:	3501      	adds	r5, #1
 8007c3c:	4680      	mov	r8, r0
 8007c3e:	4689      	mov	r9, r1
 8007c40:	1076      	asrs	r6, r6, #1
 8007c42:	3708      	adds	r7, #8
 8007c44:	e7a2      	b.n	8007b8c <_dtoa_r+0x2bc>
 8007c46:	f000 809d 	beq.w	8007d84 <_dtoa_r+0x4b4>
 8007c4a:	f1cb 0600 	rsb	r6, fp, #0
 8007c4e:	4b9f      	ldr	r3, [pc, #636]	; (8007ecc <_dtoa_r+0x5fc>)
 8007c50:	4f9f      	ldr	r7, [pc, #636]	; (8007ed0 <_dtoa_r+0x600>)
 8007c52:	f006 020f 	and.w	r2, r6, #15
 8007c56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007c62:	f7f8 fcc5 	bl	80005f0 <__aeabi_dmul>
 8007c66:	e9cd 0100 	strd	r0, r1, [sp]
 8007c6a:	1136      	asrs	r6, r6, #4
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	2502      	movs	r5, #2
 8007c70:	2e00      	cmp	r6, #0
 8007c72:	d17c      	bne.n	8007d6e <_dtoa_r+0x49e>
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d191      	bne.n	8007b9c <_dtoa_r+0x2cc>
 8007c78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	f000 8084 	beq.w	8007d88 <_dtoa_r+0x4b8>
 8007c80:	e9dd 8900 	ldrd	r8, r9, [sp]
 8007c84:	2200      	movs	r2, #0
 8007c86:	4b93      	ldr	r3, [pc, #588]	; (8007ed4 <_dtoa_r+0x604>)
 8007c88:	4640      	mov	r0, r8
 8007c8a:	4649      	mov	r1, r9
 8007c8c:	f7f8 ff22 	bl	8000ad4 <__aeabi_dcmplt>
 8007c90:	2800      	cmp	r0, #0
 8007c92:	d079      	beq.n	8007d88 <_dtoa_r+0x4b8>
 8007c94:	9b03      	ldr	r3, [sp, #12]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d076      	beq.n	8007d88 <_dtoa_r+0x4b8>
 8007c9a:	9b04      	ldr	r3, [sp, #16]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	dd34      	ble.n	8007d0a <_dtoa_r+0x43a>
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	4b8d      	ldr	r3, [pc, #564]	; (8007ed8 <_dtoa_r+0x608>)
 8007ca4:	4640      	mov	r0, r8
 8007ca6:	4649      	mov	r1, r9
 8007ca8:	f7f8 fca2 	bl	80005f0 <__aeabi_dmul>
 8007cac:	e9cd 0100 	strd	r0, r1, [sp]
 8007cb0:	9e04      	ldr	r6, [sp, #16]
 8007cb2:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007cb6:	3501      	adds	r5, #1
 8007cb8:	4628      	mov	r0, r5
 8007cba:	f7f8 fc33 	bl	8000524 <__aeabi_i2d>
 8007cbe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007cc2:	f7f8 fc95 	bl	80005f0 <__aeabi_dmul>
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	4b84      	ldr	r3, [pc, #528]	; (8007edc <_dtoa_r+0x60c>)
 8007cca:	f7f8 fadf 	bl	800028c <__adddf3>
 8007cce:	4680      	mov	r8, r0
 8007cd0:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8007cd4:	2e00      	cmp	r6, #0
 8007cd6:	d15a      	bne.n	8007d8e <_dtoa_r+0x4be>
 8007cd8:	2200      	movs	r2, #0
 8007cda:	4b81      	ldr	r3, [pc, #516]	; (8007ee0 <_dtoa_r+0x610>)
 8007cdc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007ce0:	f7f8 fad2 	bl	8000288 <__aeabi_dsub>
 8007ce4:	4642      	mov	r2, r8
 8007ce6:	464b      	mov	r3, r9
 8007ce8:	e9cd 0100 	strd	r0, r1, [sp]
 8007cec:	f7f8 ff10 	bl	8000b10 <__aeabi_dcmpgt>
 8007cf0:	2800      	cmp	r0, #0
 8007cf2:	f040 829b 	bne.w	800822c <_dtoa_r+0x95c>
 8007cf6:	4642      	mov	r2, r8
 8007cf8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007cfc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d00:	f7f8 fee8 	bl	8000ad4 <__aeabi_dcmplt>
 8007d04:	2800      	cmp	r0, #0
 8007d06:	f040 828f 	bne.w	8008228 <_dtoa_r+0x958>
 8007d0a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007d0e:	e9cd 2300 	strd	r2, r3, [sp]
 8007d12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	f2c0 8150 	blt.w	8007fba <_dtoa_r+0x6ea>
 8007d1a:	f1bb 0f0e 	cmp.w	fp, #14
 8007d1e:	f300 814c 	bgt.w	8007fba <_dtoa_r+0x6ea>
 8007d22:	4b6a      	ldr	r3, [pc, #424]	; (8007ecc <_dtoa_r+0x5fc>)
 8007d24:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007d28:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	f280 80da 	bge.w	8007ee8 <_dtoa_r+0x618>
 8007d34:	9b03      	ldr	r3, [sp, #12]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	f300 80d6 	bgt.w	8007ee8 <_dtoa_r+0x618>
 8007d3c:	f040 8273 	bne.w	8008226 <_dtoa_r+0x956>
 8007d40:	2200      	movs	r2, #0
 8007d42:	4b67      	ldr	r3, [pc, #412]	; (8007ee0 <_dtoa_r+0x610>)
 8007d44:	4640      	mov	r0, r8
 8007d46:	4649      	mov	r1, r9
 8007d48:	f7f8 fc52 	bl	80005f0 <__aeabi_dmul>
 8007d4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d50:	f7f8 fed4 	bl	8000afc <__aeabi_dcmpge>
 8007d54:	9e03      	ldr	r6, [sp, #12]
 8007d56:	4637      	mov	r7, r6
 8007d58:	2800      	cmp	r0, #0
 8007d5a:	f040 824a 	bne.w	80081f2 <_dtoa_r+0x922>
 8007d5e:	9b02      	ldr	r3, [sp, #8]
 8007d60:	9a02      	ldr	r2, [sp, #8]
 8007d62:	1c5d      	adds	r5, r3, #1
 8007d64:	2331      	movs	r3, #49	; 0x31
 8007d66:	7013      	strb	r3, [r2, #0]
 8007d68:	f10b 0b01 	add.w	fp, fp, #1
 8007d6c:	e245      	b.n	80081fa <_dtoa_r+0x92a>
 8007d6e:	07f2      	lsls	r2, r6, #31
 8007d70:	d505      	bpl.n	8007d7e <_dtoa_r+0x4ae>
 8007d72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d76:	f7f8 fc3b 	bl	80005f0 <__aeabi_dmul>
 8007d7a:	3501      	adds	r5, #1
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	1076      	asrs	r6, r6, #1
 8007d80:	3708      	adds	r7, #8
 8007d82:	e775      	b.n	8007c70 <_dtoa_r+0x3a0>
 8007d84:	2502      	movs	r5, #2
 8007d86:	e777      	b.n	8007c78 <_dtoa_r+0x3a8>
 8007d88:	465f      	mov	r7, fp
 8007d8a:	9e03      	ldr	r6, [sp, #12]
 8007d8c:	e794      	b.n	8007cb8 <_dtoa_r+0x3e8>
 8007d8e:	9a02      	ldr	r2, [sp, #8]
 8007d90:	4b4e      	ldr	r3, [pc, #312]	; (8007ecc <_dtoa_r+0x5fc>)
 8007d92:	4432      	add	r2, r6
 8007d94:	9213      	str	r2, [sp, #76]	; 0x4c
 8007d96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d98:	1e71      	subs	r1, r6, #1
 8007d9a:	2a00      	cmp	r2, #0
 8007d9c:	d048      	beq.n	8007e30 <_dtoa_r+0x560>
 8007d9e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8007da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da6:	2000      	movs	r0, #0
 8007da8:	494e      	ldr	r1, [pc, #312]	; (8007ee4 <_dtoa_r+0x614>)
 8007daa:	f7f8 fd4b 	bl	8000844 <__aeabi_ddiv>
 8007dae:	4642      	mov	r2, r8
 8007db0:	464b      	mov	r3, r9
 8007db2:	f7f8 fa69 	bl	8000288 <__aeabi_dsub>
 8007db6:	9d02      	ldr	r5, [sp, #8]
 8007db8:	4680      	mov	r8, r0
 8007dba:	4689      	mov	r9, r1
 8007dbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007dc0:	f7f8 fec6 	bl	8000b50 <__aeabi_d2iz>
 8007dc4:	4606      	mov	r6, r0
 8007dc6:	f7f8 fbad 	bl	8000524 <__aeabi_i2d>
 8007dca:	4602      	mov	r2, r0
 8007dcc:	460b      	mov	r3, r1
 8007dce:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007dd2:	f7f8 fa59 	bl	8000288 <__aeabi_dsub>
 8007dd6:	3630      	adds	r6, #48	; 0x30
 8007dd8:	f805 6b01 	strb.w	r6, [r5], #1
 8007ddc:	4642      	mov	r2, r8
 8007dde:	464b      	mov	r3, r9
 8007de0:	e9cd 0100 	strd	r0, r1, [sp]
 8007de4:	f7f8 fe76 	bl	8000ad4 <__aeabi_dcmplt>
 8007de8:	2800      	cmp	r0, #0
 8007dea:	d165      	bne.n	8007eb8 <_dtoa_r+0x5e8>
 8007dec:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007df0:	2000      	movs	r0, #0
 8007df2:	4938      	ldr	r1, [pc, #224]	; (8007ed4 <_dtoa_r+0x604>)
 8007df4:	f7f8 fa48 	bl	8000288 <__aeabi_dsub>
 8007df8:	4642      	mov	r2, r8
 8007dfa:	464b      	mov	r3, r9
 8007dfc:	f7f8 fe6a 	bl	8000ad4 <__aeabi_dcmplt>
 8007e00:	2800      	cmp	r0, #0
 8007e02:	f040 80ba 	bne.w	8007f7a <_dtoa_r+0x6aa>
 8007e06:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007e08:	429d      	cmp	r5, r3
 8007e0a:	f43f af7e 	beq.w	8007d0a <_dtoa_r+0x43a>
 8007e0e:	2200      	movs	r2, #0
 8007e10:	4b31      	ldr	r3, [pc, #196]	; (8007ed8 <_dtoa_r+0x608>)
 8007e12:	4640      	mov	r0, r8
 8007e14:	4649      	mov	r1, r9
 8007e16:	f7f8 fbeb 	bl	80005f0 <__aeabi_dmul>
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	4680      	mov	r8, r0
 8007e1e:	4689      	mov	r9, r1
 8007e20:	4b2d      	ldr	r3, [pc, #180]	; (8007ed8 <_dtoa_r+0x608>)
 8007e22:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e26:	f7f8 fbe3 	bl	80005f0 <__aeabi_dmul>
 8007e2a:	e9cd 0100 	strd	r0, r1, [sp]
 8007e2e:	e7c5      	b.n	8007dbc <_dtoa_r+0x4ec>
 8007e30:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8007e34:	4642      	mov	r2, r8
 8007e36:	464b      	mov	r3, r9
 8007e38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e3c:	f7f8 fbd8 	bl	80005f0 <__aeabi_dmul>
 8007e40:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007e44:	9d02      	ldr	r5, [sp, #8]
 8007e46:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e4a:	f7f8 fe81 	bl	8000b50 <__aeabi_d2iz>
 8007e4e:	4606      	mov	r6, r0
 8007e50:	f7f8 fb68 	bl	8000524 <__aeabi_i2d>
 8007e54:	3630      	adds	r6, #48	; 0x30
 8007e56:	4602      	mov	r2, r0
 8007e58:	460b      	mov	r3, r1
 8007e5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e5e:	f7f8 fa13 	bl	8000288 <__aeabi_dsub>
 8007e62:	f805 6b01 	strb.w	r6, [r5], #1
 8007e66:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007e68:	42ab      	cmp	r3, r5
 8007e6a:	4680      	mov	r8, r0
 8007e6c:	4689      	mov	r9, r1
 8007e6e:	f04f 0200 	mov.w	r2, #0
 8007e72:	d125      	bne.n	8007ec0 <_dtoa_r+0x5f0>
 8007e74:	4b1b      	ldr	r3, [pc, #108]	; (8007ee4 <_dtoa_r+0x614>)
 8007e76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007e7a:	f7f8 fa07 	bl	800028c <__adddf3>
 8007e7e:	4602      	mov	r2, r0
 8007e80:	460b      	mov	r3, r1
 8007e82:	4640      	mov	r0, r8
 8007e84:	4649      	mov	r1, r9
 8007e86:	f7f8 fe43 	bl	8000b10 <__aeabi_dcmpgt>
 8007e8a:	2800      	cmp	r0, #0
 8007e8c:	d175      	bne.n	8007f7a <_dtoa_r+0x6aa>
 8007e8e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007e92:	2000      	movs	r0, #0
 8007e94:	4913      	ldr	r1, [pc, #76]	; (8007ee4 <_dtoa_r+0x614>)
 8007e96:	f7f8 f9f7 	bl	8000288 <__aeabi_dsub>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	460b      	mov	r3, r1
 8007e9e:	4640      	mov	r0, r8
 8007ea0:	4649      	mov	r1, r9
 8007ea2:	f7f8 fe17 	bl	8000ad4 <__aeabi_dcmplt>
 8007ea6:	2800      	cmp	r0, #0
 8007ea8:	f43f af2f 	beq.w	8007d0a <_dtoa_r+0x43a>
 8007eac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007eb0:	2b30      	cmp	r3, #48	; 0x30
 8007eb2:	f105 32ff 	add.w	r2, r5, #4294967295
 8007eb6:	d001      	beq.n	8007ebc <_dtoa_r+0x5ec>
 8007eb8:	46bb      	mov	fp, r7
 8007eba:	e04d      	b.n	8007f58 <_dtoa_r+0x688>
 8007ebc:	4615      	mov	r5, r2
 8007ebe:	e7f5      	b.n	8007eac <_dtoa_r+0x5dc>
 8007ec0:	4b05      	ldr	r3, [pc, #20]	; (8007ed8 <_dtoa_r+0x608>)
 8007ec2:	f7f8 fb95 	bl	80005f0 <__aeabi_dmul>
 8007ec6:	e9cd 0100 	strd	r0, r1, [sp]
 8007eca:	e7bc      	b.n	8007e46 <_dtoa_r+0x576>
 8007ecc:	0800a1d8 	.word	0x0800a1d8
 8007ed0:	0800a1b0 	.word	0x0800a1b0
 8007ed4:	3ff00000 	.word	0x3ff00000
 8007ed8:	40240000 	.word	0x40240000
 8007edc:	401c0000 	.word	0x401c0000
 8007ee0:	40140000 	.word	0x40140000
 8007ee4:	3fe00000 	.word	0x3fe00000
 8007ee8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007eec:	9d02      	ldr	r5, [sp, #8]
 8007eee:	4642      	mov	r2, r8
 8007ef0:	464b      	mov	r3, r9
 8007ef2:	4630      	mov	r0, r6
 8007ef4:	4639      	mov	r1, r7
 8007ef6:	f7f8 fca5 	bl	8000844 <__aeabi_ddiv>
 8007efa:	f7f8 fe29 	bl	8000b50 <__aeabi_d2iz>
 8007efe:	9000      	str	r0, [sp, #0]
 8007f00:	f7f8 fb10 	bl	8000524 <__aeabi_i2d>
 8007f04:	4642      	mov	r2, r8
 8007f06:	464b      	mov	r3, r9
 8007f08:	f7f8 fb72 	bl	80005f0 <__aeabi_dmul>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	460b      	mov	r3, r1
 8007f10:	4630      	mov	r0, r6
 8007f12:	4639      	mov	r1, r7
 8007f14:	f7f8 f9b8 	bl	8000288 <__aeabi_dsub>
 8007f18:	9e00      	ldr	r6, [sp, #0]
 8007f1a:	9f03      	ldr	r7, [sp, #12]
 8007f1c:	3630      	adds	r6, #48	; 0x30
 8007f1e:	f805 6b01 	strb.w	r6, [r5], #1
 8007f22:	9e02      	ldr	r6, [sp, #8]
 8007f24:	1bae      	subs	r6, r5, r6
 8007f26:	42b7      	cmp	r7, r6
 8007f28:	4602      	mov	r2, r0
 8007f2a:	460b      	mov	r3, r1
 8007f2c:	d138      	bne.n	8007fa0 <_dtoa_r+0x6d0>
 8007f2e:	f7f8 f9ad 	bl	800028c <__adddf3>
 8007f32:	4606      	mov	r6, r0
 8007f34:	460f      	mov	r7, r1
 8007f36:	4602      	mov	r2, r0
 8007f38:	460b      	mov	r3, r1
 8007f3a:	4640      	mov	r0, r8
 8007f3c:	4649      	mov	r1, r9
 8007f3e:	f7f8 fdc9 	bl	8000ad4 <__aeabi_dcmplt>
 8007f42:	b9c8      	cbnz	r0, 8007f78 <_dtoa_r+0x6a8>
 8007f44:	4632      	mov	r2, r6
 8007f46:	463b      	mov	r3, r7
 8007f48:	4640      	mov	r0, r8
 8007f4a:	4649      	mov	r1, r9
 8007f4c:	f7f8 fdb8 	bl	8000ac0 <__aeabi_dcmpeq>
 8007f50:	b110      	cbz	r0, 8007f58 <_dtoa_r+0x688>
 8007f52:	9b00      	ldr	r3, [sp, #0]
 8007f54:	07db      	lsls	r3, r3, #31
 8007f56:	d40f      	bmi.n	8007f78 <_dtoa_r+0x6a8>
 8007f58:	4651      	mov	r1, sl
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	f001 f830 	bl	8008fc0 <_Bfree>
 8007f60:	2300      	movs	r3, #0
 8007f62:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007f64:	702b      	strb	r3, [r5, #0]
 8007f66:	f10b 0301 	add.w	r3, fp, #1
 8007f6a:	6013      	str	r3, [r2, #0]
 8007f6c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	f43f acf8 	beq.w	8007964 <_dtoa_r+0x94>
 8007f74:	601d      	str	r5, [r3, #0]
 8007f76:	e4f5      	b.n	8007964 <_dtoa_r+0x94>
 8007f78:	465f      	mov	r7, fp
 8007f7a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007f7e:	2a39      	cmp	r2, #57	; 0x39
 8007f80:	f105 33ff 	add.w	r3, r5, #4294967295
 8007f84:	d106      	bne.n	8007f94 <_dtoa_r+0x6c4>
 8007f86:	9a02      	ldr	r2, [sp, #8]
 8007f88:	429a      	cmp	r2, r3
 8007f8a:	d107      	bne.n	8007f9c <_dtoa_r+0x6cc>
 8007f8c:	2330      	movs	r3, #48	; 0x30
 8007f8e:	7013      	strb	r3, [r2, #0]
 8007f90:	3701      	adds	r7, #1
 8007f92:	4613      	mov	r3, r2
 8007f94:	781a      	ldrb	r2, [r3, #0]
 8007f96:	3201      	adds	r2, #1
 8007f98:	701a      	strb	r2, [r3, #0]
 8007f9a:	e78d      	b.n	8007eb8 <_dtoa_r+0x5e8>
 8007f9c:	461d      	mov	r5, r3
 8007f9e:	e7ec      	b.n	8007f7a <_dtoa_r+0x6aa>
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	4ba4      	ldr	r3, [pc, #656]	; (8008234 <_dtoa_r+0x964>)
 8007fa4:	f7f8 fb24 	bl	80005f0 <__aeabi_dmul>
 8007fa8:	2200      	movs	r2, #0
 8007faa:	2300      	movs	r3, #0
 8007fac:	4606      	mov	r6, r0
 8007fae:	460f      	mov	r7, r1
 8007fb0:	f7f8 fd86 	bl	8000ac0 <__aeabi_dcmpeq>
 8007fb4:	2800      	cmp	r0, #0
 8007fb6:	d09a      	beq.n	8007eee <_dtoa_r+0x61e>
 8007fb8:	e7ce      	b.n	8007f58 <_dtoa_r+0x688>
 8007fba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fbc:	2a00      	cmp	r2, #0
 8007fbe:	f000 80cd 	beq.w	800815c <_dtoa_r+0x88c>
 8007fc2:	9a07      	ldr	r2, [sp, #28]
 8007fc4:	2a01      	cmp	r2, #1
 8007fc6:	f300 80af 	bgt.w	8008128 <_dtoa_r+0x858>
 8007fca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007fcc:	2a00      	cmp	r2, #0
 8007fce:	f000 80a7 	beq.w	8008120 <_dtoa_r+0x850>
 8007fd2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007fd6:	9e08      	ldr	r6, [sp, #32]
 8007fd8:	9d05      	ldr	r5, [sp, #20]
 8007fda:	9a05      	ldr	r2, [sp, #20]
 8007fdc:	441a      	add	r2, r3
 8007fde:	9205      	str	r2, [sp, #20]
 8007fe0:	9a06      	ldr	r2, [sp, #24]
 8007fe2:	2101      	movs	r1, #1
 8007fe4:	441a      	add	r2, r3
 8007fe6:	4620      	mov	r0, r4
 8007fe8:	9206      	str	r2, [sp, #24]
 8007fea:	f001 f889 	bl	8009100 <__i2b>
 8007fee:	4607      	mov	r7, r0
 8007ff0:	2d00      	cmp	r5, #0
 8007ff2:	dd0c      	ble.n	800800e <_dtoa_r+0x73e>
 8007ff4:	9b06      	ldr	r3, [sp, #24]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	dd09      	ble.n	800800e <_dtoa_r+0x73e>
 8007ffa:	42ab      	cmp	r3, r5
 8007ffc:	9a05      	ldr	r2, [sp, #20]
 8007ffe:	bfa8      	it	ge
 8008000:	462b      	movge	r3, r5
 8008002:	1ad2      	subs	r2, r2, r3
 8008004:	9205      	str	r2, [sp, #20]
 8008006:	9a06      	ldr	r2, [sp, #24]
 8008008:	1aed      	subs	r5, r5, r3
 800800a:	1ad3      	subs	r3, r2, r3
 800800c:	9306      	str	r3, [sp, #24]
 800800e:	9b08      	ldr	r3, [sp, #32]
 8008010:	b1f3      	cbz	r3, 8008050 <_dtoa_r+0x780>
 8008012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008014:	2b00      	cmp	r3, #0
 8008016:	f000 80a5 	beq.w	8008164 <_dtoa_r+0x894>
 800801a:	2e00      	cmp	r6, #0
 800801c:	dd10      	ble.n	8008040 <_dtoa_r+0x770>
 800801e:	4639      	mov	r1, r7
 8008020:	4632      	mov	r2, r6
 8008022:	4620      	mov	r0, r4
 8008024:	f001 f902 	bl	800922c <__pow5mult>
 8008028:	4652      	mov	r2, sl
 800802a:	4601      	mov	r1, r0
 800802c:	4607      	mov	r7, r0
 800802e:	4620      	mov	r0, r4
 8008030:	f001 f86f 	bl	8009112 <__multiply>
 8008034:	4651      	mov	r1, sl
 8008036:	4680      	mov	r8, r0
 8008038:	4620      	mov	r0, r4
 800803a:	f000 ffc1 	bl	8008fc0 <_Bfree>
 800803e:	46c2      	mov	sl, r8
 8008040:	9b08      	ldr	r3, [sp, #32]
 8008042:	1b9a      	subs	r2, r3, r6
 8008044:	d004      	beq.n	8008050 <_dtoa_r+0x780>
 8008046:	4651      	mov	r1, sl
 8008048:	4620      	mov	r0, r4
 800804a:	f001 f8ef 	bl	800922c <__pow5mult>
 800804e:	4682      	mov	sl, r0
 8008050:	2101      	movs	r1, #1
 8008052:	4620      	mov	r0, r4
 8008054:	f001 f854 	bl	8009100 <__i2b>
 8008058:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800805a:	2b00      	cmp	r3, #0
 800805c:	4606      	mov	r6, r0
 800805e:	f340 8083 	ble.w	8008168 <_dtoa_r+0x898>
 8008062:	461a      	mov	r2, r3
 8008064:	4601      	mov	r1, r0
 8008066:	4620      	mov	r0, r4
 8008068:	f001 f8e0 	bl	800922c <__pow5mult>
 800806c:	9b07      	ldr	r3, [sp, #28]
 800806e:	2b01      	cmp	r3, #1
 8008070:	4606      	mov	r6, r0
 8008072:	dd7c      	ble.n	800816e <_dtoa_r+0x89e>
 8008074:	f04f 0800 	mov.w	r8, #0
 8008078:	6933      	ldr	r3, [r6, #16]
 800807a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800807e:	6918      	ldr	r0, [r3, #16]
 8008080:	f000 fff0 	bl	8009064 <__hi0bits>
 8008084:	f1c0 0020 	rsb	r0, r0, #32
 8008088:	9b06      	ldr	r3, [sp, #24]
 800808a:	4418      	add	r0, r3
 800808c:	f010 001f 	ands.w	r0, r0, #31
 8008090:	f000 8096 	beq.w	80081c0 <_dtoa_r+0x8f0>
 8008094:	f1c0 0320 	rsb	r3, r0, #32
 8008098:	2b04      	cmp	r3, #4
 800809a:	f340 8087 	ble.w	80081ac <_dtoa_r+0x8dc>
 800809e:	9b05      	ldr	r3, [sp, #20]
 80080a0:	f1c0 001c 	rsb	r0, r0, #28
 80080a4:	4403      	add	r3, r0
 80080a6:	9305      	str	r3, [sp, #20]
 80080a8:	9b06      	ldr	r3, [sp, #24]
 80080aa:	4405      	add	r5, r0
 80080ac:	4403      	add	r3, r0
 80080ae:	9306      	str	r3, [sp, #24]
 80080b0:	9b05      	ldr	r3, [sp, #20]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	dd05      	ble.n	80080c2 <_dtoa_r+0x7f2>
 80080b6:	4651      	mov	r1, sl
 80080b8:	461a      	mov	r2, r3
 80080ba:	4620      	mov	r0, r4
 80080bc:	f001 f904 	bl	80092c8 <__lshift>
 80080c0:	4682      	mov	sl, r0
 80080c2:	9b06      	ldr	r3, [sp, #24]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	dd05      	ble.n	80080d4 <_dtoa_r+0x804>
 80080c8:	4631      	mov	r1, r6
 80080ca:	461a      	mov	r2, r3
 80080cc:	4620      	mov	r0, r4
 80080ce:	f001 f8fb 	bl	80092c8 <__lshift>
 80080d2:	4606      	mov	r6, r0
 80080d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d074      	beq.n	80081c4 <_dtoa_r+0x8f4>
 80080da:	4631      	mov	r1, r6
 80080dc:	4650      	mov	r0, sl
 80080de:	f001 f944 	bl	800936a <__mcmp>
 80080e2:	2800      	cmp	r0, #0
 80080e4:	da6e      	bge.n	80081c4 <_dtoa_r+0x8f4>
 80080e6:	2300      	movs	r3, #0
 80080e8:	4651      	mov	r1, sl
 80080ea:	220a      	movs	r2, #10
 80080ec:	4620      	mov	r0, r4
 80080ee:	f000 ff7e 	bl	8008fee <__multadd>
 80080f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080f4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80080f8:	4682      	mov	sl, r0
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	f000 81a8 	beq.w	8008450 <_dtoa_r+0xb80>
 8008100:	2300      	movs	r3, #0
 8008102:	4639      	mov	r1, r7
 8008104:	220a      	movs	r2, #10
 8008106:	4620      	mov	r0, r4
 8008108:	f000 ff71 	bl	8008fee <__multadd>
 800810c:	9b04      	ldr	r3, [sp, #16]
 800810e:	2b00      	cmp	r3, #0
 8008110:	4607      	mov	r7, r0
 8008112:	f300 80c8 	bgt.w	80082a6 <_dtoa_r+0x9d6>
 8008116:	9b07      	ldr	r3, [sp, #28]
 8008118:	2b02      	cmp	r3, #2
 800811a:	f340 80c4 	ble.w	80082a6 <_dtoa_r+0x9d6>
 800811e:	e059      	b.n	80081d4 <_dtoa_r+0x904>
 8008120:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008122:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008126:	e756      	b.n	8007fd6 <_dtoa_r+0x706>
 8008128:	9b03      	ldr	r3, [sp, #12]
 800812a:	1e5e      	subs	r6, r3, #1
 800812c:	9b08      	ldr	r3, [sp, #32]
 800812e:	42b3      	cmp	r3, r6
 8008130:	bfbf      	itttt	lt
 8008132:	9b08      	ldrlt	r3, [sp, #32]
 8008134:	9608      	strlt	r6, [sp, #32]
 8008136:	1af2      	sublt	r2, r6, r3
 8008138:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800813a:	bfb6      	itet	lt
 800813c:	189b      	addlt	r3, r3, r2
 800813e:	1b9e      	subge	r6, r3, r6
 8008140:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8008142:	9b03      	ldr	r3, [sp, #12]
 8008144:	bfb8      	it	lt
 8008146:	2600      	movlt	r6, #0
 8008148:	2b00      	cmp	r3, #0
 800814a:	bfb9      	ittee	lt
 800814c:	9b05      	ldrlt	r3, [sp, #20]
 800814e:	9a03      	ldrlt	r2, [sp, #12]
 8008150:	9d05      	ldrge	r5, [sp, #20]
 8008152:	9b03      	ldrge	r3, [sp, #12]
 8008154:	bfbc      	itt	lt
 8008156:	1a9d      	sublt	r5, r3, r2
 8008158:	2300      	movlt	r3, #0
 800815a:	e73e      	b.n	8007fda <_dtoa_r+0x70a>
 800815c:	9e08      	ldr	r6, [sp, #32]
 800815e:	9d05      	ldr	r5, [sp, #20]
 8008160:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008162:	e745      	b.n	8007ff0 <_dtoa_r+0x720>
 8008164:	9a08      	ldr	r2, [sp, #32]
 8008166:	e76e      	b.n	8008046 <_dtoa_r+0x776>
 8008168:	9b07      	ldr	r3, [sp, #28]
 800816a:	2b01      	cmp	r3, #1
 800816c:	dc19      	bgt.n	80081a2 <_dtoa_r+0x8d2>
 800816e:	9b00      	ldr	r3, [sp, #0]
 8008170:	b9bb      	cbnz	r3, 80081a2 <_dtoa_r+0x8d2>
 8008172:	9b01      	ldr	r3, [sp, #4]
 8008174:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008178:	b99b      	cbnz	r3, 80081a2 <_dtoa_r+0x8d2>
 800817a:	9b01      	ldr	r3, [sp, #4]
 800817c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008180:	0d1b      	lsrs	r3, r3, #20
 8008182:	051b      	lsls	r3, r3, #20
 8008184:	b183      	cbz	r3, 80081a8 <_dtoa_r+0x8d8>
 8008186:	9b05      	ldr	r3, [sp, #20]
 8008188:	3301      	adds	r3, #1
 800818a:	9305      	str	r3, [sp, #20]
 800818c:	9b06      	ldr	r3, [sp, #24]
 800818e:	3301      	adds	r3, #1
 8008190:	9306      	str	r3, [sp, #24]
 8008192:	f04f 0801 	mov.w	r8, #1
 8008196:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008198:	2b00      	cmp	r3, #0
 800819a:	f47f af6d 	bne.w	8008078 <_dtoa_r+0x7a8>
 800819e:	2001      	movs	r0, #1
 80081a0:	e772      	b.n	8008088 <_dtoa_r+0x7b8>
 80081a2:	f04f 0800 	mov.w	r8, #0
 80081a6:	e7f6      	b.n	8008196 <_dtoa_r+0x8c6>
 80081a8:	4698      	mov	r8, r3
 80081aa:	e7f4      	b.n	8008196 <_dtoa_r+0x8c6>
 80081ac:	d080      	beq.n	80080b0 <_dtoa_r+0x7e0>
 80081ae:	9a05      	ldr	r2, [sp, #20]
 80081b0:	331c      	adds	r3, #28
 80081b2:	441a      	add	r2, r3
 80081b4:	9205      	str	r2, [sp, #20]
 80081b6:	9a06      	ldr	r2, [sp, #24]
 80081b8:	441a      	add	r2, r3
 80081ba:	441d      	add	r5, r3
 80081bc:	4613      	mov	r3, r2
 80081be:	e776      	b.n	80080ae <_dtoa_r+0x7de>
 80081c0:	4603      	mov	r3, r0
 80081c2:	e7f4      	b.n	80081ae <_dtoa_r+0x8de>
 80081c4:	9b03      	ldr	r3, [sp, #12]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	dc36      	bgt.n	8008238 <_dtoa_r+0x968>
 80081ca:	9b07      	ldr	r3, [sp, #28]
 80081cc:	2b02      	cmp	r3, #2
 80081ce:	dd33      	ble.n	8008238 <_dtoa_r+0x968>
 80081d0:	9b03      	ldr	r3, [sp, #12]
 80081d2:	9304      	str	r3, [sp, #16]
 80081d4:	9b04      	ldr	r3, [sp, #16]
 80081d6:	b963      	cbnz	r3, 80081f2 <_dtoa_r+0x922>
 80081d8:	4631      	mov	r1, r6
 80081da:	2205      	movs	r2, #5
 80081dc:	4620      	mov	r0, r4
 80081de:	f000 ff06 	bl	8008fee <__multadd>
 80081e2:	4601      	mov	r1, r0
 80081e4:	4606      	mov	r6, r0
 80081e6:	4650      	mov	r0, sl
 80081e8:	f001 f8bf 	bl	800936a <__mcmp>
 80081ec:	2800      	cmp	r0, #0
 80081ee:	f73f adb6 	bgt.w	8007d5e <_dtoa_r+0x48e>
 80081f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80081f4:	9d02      	ldr	r5, [sp, #8]
 80081f6:	ea6f 0b03 	mvn.w	fp, r3
 80081fa:	2300      	movs	r3, #0
 80081fc:	9303      	str	r3, [sp, #12]
 80081fe:	4631      	mov	r1, r6
 8008200:	4620      	mov	r0, r4
 8008202:	f000 fedd 	bl	8008fc0 <_Bfree>
 8008206:	2f00      	cmp	r7, #0
 8008208:	f43f aea6 	beq.w	8007f58 <_dtoa_r+0x688>
 800820c:	9b03      	ldr	r3, [sp, #12]
 800820e:	b12b      	cbz	r3, 800821c <_dtoa_r+0x94c>
 8008210:	42bb      	cmp	r3, r7
 8008212:	d003      	beq.n	800821c <_dtoa_r+0x94c>
 8008214:	4619      	mov	r1, r3
 8008216:	4620      	mov	r0, r4
 8008218:	f000 fed2 	bl	8008fc0 <_Bfree>
 800821c:	4639      	mov	r1, r7
 800821e:	4620      	mov	r0, r4
 8008220:	f000 fece 	bl	8008fc0 <_Bfree>
 8008224:	e698      	b.n	8007f58 <_dtoa_r+0x688>
 8008226:	2600      	movs	r6, #0
 8008228:	4637      	mov	r7, r6
 800822a:	e7e2      	b.n	80081f2 <_dtoa_r+0x922>
 800822c:	46bb      	mov	fp, r7
 800822e:	4637      	mov	r7, r6
 8008230:	e595      	b.n	8007d5e <_dtoa_r+0x48e>
 8008232:	bf00      	nop
 8008234:	40240000 	.word	0x40240000
 8008238:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800823a:	bb93      	cbnz	r3, 80082a2 <_dtoa_r+0x9d2>
 800823c:	9b03      	ldr	r3, [sp, #12]
 800823e:	9304      	str	r3, [sp, #16]
 8008240:	9d02      	ldr	r5, [sp, #8]
 8008242:	4631      	mov	r1, r6
 8008244:	4650      	mov	r0, sl
 8008246:	f7ff fab5 	bl	80077b4 <quorem>
 800824a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800824e:	f805 9b01 	strb.w	r9, [r5], #1
 8008252:	9b02      	ldr	r3, [sp, #8]
 8008254:	9a04      	ldr	r2, [sp, #16]
 8008256:	1aeb      	subs	r3, r5, r3
 8008258:	429a      	cmp	r2, r3
 800825a:	f300 80dc 	bgt.w	8008416 <_dtoa_r+0xb46>
 800825e:	9b02      	ldr	r3, [sp, #8]
 8008260:	2a01      	cmp	r2, #1
 8008262:	bfac      	ite	ge
 8008264:	189b      	addge	r3, r3, r2
 8008266:	3301      	addlt	r3, #1
 8008268:	4698      	mov	r8, r3
 800826a:	2300      	movs	r3, #0
 800826c:	9303      	str	r3, [sp, #12]
 800826e:	4651      	mov	r1, sl
 8008270:	2201      	movs	r2, #1
 8008272:	4620      	mov	r0, r4
 8008274:	f001 f828 	bl	80092c8 <__lshift>
 8008278:	4631      	mov	r1, r6
 800827a:	4682      	mov	sl, r0
 800827c:	f001 f875 	bl	800936a <__mcmp>
 8008280:	2800      	cmp	r0, #0
 8008282:	f300 808d 	bgt.w	80083a0 <_dtoa_r+0xad0>
 8008286:	d103      	bne.n	8008290 <_dtoa_r+0x9c0>
 8008288:	f019 0f01 	tst.w	r9, #1
 800828c:	f040 8088 	bne.w	80083a0 <_dtoa_r+0xad0>
 8008290:	4645      	mov	r5, r8
 8008292:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008296:	2b30      	cmp	r3, #48	; 0x30
 8008298:	f105 32ff 	add.w	r2, r5, #4294967295
 800829c:	d1af      	bne.n	80081fe <_dtoa_r+0x92e>
 800829e:	4615      	mov	r5, r2
 80082a0:	e7f7      	b.n	8008292 <_dtoa_r+0x9c2>
 80082a2:	9b03      	ldr	r3, [sp, #12]
 80082a4:	9304      	str	r3, [sp, #16]
 80082a6:	2d00      	cmp	r5, #0
 80082a8:	dd05      	ble.n	80082b6 <_dtoa_r+0x9e6>
 80082aa:	4639      	mov	r1, r7
 80082ac:	462a      	mov	r2, r5
 80082ae:	4620      	mov	r0, r4
 80082b0:	f001 f80a 	bl	80092c8 <__lshift>
 80082b4:	4607      	mov	r7, r0
 80082b6:	f1b8 0f00 	cmp.w	r8, #0
 80082ba:	d04c      	beq.n	8008356 <_dtoa_r+0xa86>
 80082bc:	6879      	ldr	r1, [r7, #4]
 80082be:	4620      	mov	r0, r4
 80082c0:	f000 fe4a 	bl	8008f58 <_Balloc>
 80082c4:	693a      	ldr	r2, [r7, #16]
 80082c6:	3202      	adds	r2, #2
 80082c8:	4605      	mov	r5, r0
 80082ca:	0092      	lsls	r2, r2, #2
 80082cc:	f107 010c 	add.w	r1, r7, #12
 80082d0:	300c      	adds	r0, #12
 80082d2:	f7fe f959 	bl	8006588 <memcpy>
 80082d6:	2201      	movs	r2, #1
 80082d8:	4629      	mov	r1, r5
 80082da:	4620      	mov	r0, r4
 80082dc:	f000 fff4 	bl	80092c8 <__lshift>
 80082e0:	9b00      	ldr	r3, [sp, #0]
 80082e2:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80082e6:	9703      	str	r7, [sp, #12]
 80082e8:	f003 0301 	and.w	r3, r3, #1
 80082ec:	4607      	mov	r7, r0
 80082ee:	9305      	str	r3, [sp, #20]
 80082f0:	4631      	mov	r1, r6
 80082f2:	4650      	mov	r0, sl
 80082f4:	f7ff fa5e 	bl	80077b4 <quorem>
 80082f8:	9903      	ldr	r1, [sp, #12]
 80082fa:	4605      	mov	r5, r0
 80082fc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008300:	4650      	mov	r0, sl
 8008302:	f001 f832 	bl	800936a <__mcmp>
 8008306:	463a      	mov	r2, r7
 8008308:	9000      	str	r0, [sp, #0]
 800830a:	4631      	mov	r1, r6
 800830c:	4620      	mov	r0, r4
 800830e:	f001 f846 	bl	800939e <__mdiff>
 8008312:	68c3      	ldr	r3, [r0, #12]
 8008314:	4602      	mov	r2, r0
 8008316:	bb03      	cbnz	r3, 800835a <_dtoa_r+0xa8a>
 8008318:	4601      	mov	r1, r0
 800831a:	9006      	str	r0, [sp, #24]
 800831c:	4650      	mov	r0, sl
 800831e:	f001 f824 	bl	800936a <__mcmp>
 8008322:	9a06      	ldr	r2, [sp, #24]
 8008324:	4603      	mov	r3, r0
 8008326:	4611      	mov	r1, r2
 8008328:	4620      	mov	r0, r4
 800832a:	9306      	str	r3, [sp, #24]
 800832c:	f000 fe48 	bl	8008fc0 <_Bfree>
 8008330:	9b06      	ldr	r3, [sp, #24]
 8008332:	b9a3      	cbnz	r3, 800835e <_dtoa_r+0xa8e>
 8008334:	9a07      	ldr	r2, [sp, #28]
 8008336:	b992      	cbnz	r2, 800835e <_dtoa_r+0xa8e>
 8008338:	9a05      	ldr	r2, [sp, #20]
 800833a:	b982      	cbnz	r2, 800835e <_dtoa_r+0xa8e>
 800833c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008340:	d029      	beq.n	8008396 <_dtoa_r+0xac6>
 8008342:	9b00      	ldr	r3, [sp, #0]
 8008344:	2b00      	cmp	r3, #0
 8008346:	dd01      	ble.n	800834c <_dtoa_r+0xa7c>
 8008348:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800834c:	f108 0501 	add.w	r5, r8, #1
 8008350:	f888 9000 	strb.w	r9, [r8]
 8008354:	e753      	b.n	80081fe <_dtoa_r+0x92e>
 8008356:	4638      	mov	r0, r7
 8008358:	e7c2      	b.n	80082e0 <_dtoa_r+0xa10>
 800835a:	2301      	movs	r3, #1
 800835c:	e7e3      	b.n	8008326 <_dtoa_r+0xa56>
 800835e:	9a00      	ldr	r2, [sp, #0]
 8008360:	2a00      	cmp	r2, #0
 8008362:	db04      	blt.n	800836e <_dtoa_r+0xa9e>
 8008364:	d125      	bne.n	80083b2 <_dtoa_r+0xae2>
 8008366:	9a07      	ldr	r2, [sp, #28]
 8008368:	bb1a      	cbnz	r2, 80083b2 <_dtoa_r+0xae2>
 800836a:	9a05      	ldr	r2, [sp, #20]
 800836c:	bb0a      	cbnz	r2, 80083b2 <_dtoa_r+0xae2>
 800836e:	2b00      	cmp	r3, #0
 8008370:	ddec      	ble.n	800834c <_dtoa_r+0xa7c>
 8008372:	4651      	mov	r1, sl
 8008374:	2201      	movs	r2, #1
 8008376:	4620      	mov	r0, r4
 8008378:	f000 ffa6 	bl	80092c8 <__lshift>
 800837c:	4631      	mov	r1, r6
 800837e:	4682      	mov	sl, r0
 8008380:	f000 fff3 	bl	800936a <__mcmp>
 8008384:	2800      	cmp	r0, #0
 8008386:	dc03      	bgt.n	8008390 <_dtoa_r+0xac0>
 8008388:	d1e0      	bne.n	800834c <_dtoa_r+0xa7c>
 800838a:	f019 0f01 	tst.w	r9, #1
 800838e:	d0dd      	beq.n	800834c <_dtoa_r+0xa7c>
 8008390:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008394:	d1d8      	bne.n	8008348 <_dtoa_r+0xa78>
 8008396:	2339      	movs	r3, #57	; 0x39
 8008398:	f888 3000 	strb.w	r3, [r8]
 800839c:	f108 0801 	add.w	r8, r8, #1
 80083a0:	4645      	mov	r5, r8
 80083a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80083a6:	2b39      	cmp	r3, #57	; 0x39
 80083a8:	f105 32ff 	add.w	r2, r5, #4294967295
 80083ac:	d03b      	beq.n	8008426 <_dtoa_r+0xb56>
 80083ae:	3301      	adds	r3, #1
 80083b0:	e040      	b.n	8008434 <_dtoa_r+0xb64>
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	f108 0501 	add.w	r5, r8, #1
 80083b8:	dd05      	ble.n	80083c6 <_dtoa_r+0xaf6>
 80083ba:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80083be:	d0ea      	beq.n	8008396 <_dtoa_r+0xac6>
 80083c0:	f109 0901 	add.w	r9, r9, #1
 80083c4:	e7c4      	b.n	8008350 <_dtoa_r+0xa80>
 80083c6:	9b02      	ldr	r3, [sp, #8]
 80083c8:	9a04      	ldr	r2, [sp, #16]
 80083ca:	f805 9c01 	strb.w	r9, [r5, #-1]
 80083ce:	1aeb      	subs	r3, r5, r3
 80083d0:	4293      	cmp	r3, r2
 80083d2:	46a8      	mov	r8, r5
 80083d4:	f43f af4b 	beq.w	800826e <_dtoa_r+0x99e>
 80083d8:	4651      	mov	r1, sl
 80083da:	2300      	movs	r3, #0
 80083dc:	220a      	movs	r2, #10
 80083de:	4620      	mov	r0, r4
 80083e0:	f000 fe05 	bl	8008fee <__multadd>
 80083e4:	9b03      	ldr	r3, [sp, #12]
 80083e6:	9903      	ldr	r1, [sp, #12]
 80083e8:	42bb      	cmp	r3, r7
 80083ea:	4682      	mov	sl, r0
 80083ec:	f04f 0300 	mov.w	r3, #0
 80083f0:	f04f 020a 	mov.w	r2, #10
 80083f4:	4620      	mov	r0, r4
 80083f6:	d104      	bne.n	8008402 <_dtoa_r+0xb32>
 80083f8:	f000 fdf9 	bl	8008fee <__multadd>
 80083fc:	9003      	str	r0, [sp, #12]
 80083fe:	4607      	mov	r7, r0
 8008400:	e776      	b.n	80082f0 <_dtoa_r+0xa20>
 8008402:	f000 fdf4 	bl	8008fee <__multadd>
 8008406:	2300      	movs	r3, #0
 8008408:	9003      	str	r0, [sp, #12]
 800840a:	220a      	movs	r2, #10
 800840c:	4639      	mov	r1, r7
 800840e:	4620      	mov	r0, r4
 8008410:	f000 fded 	bl	8008fee <__multadd>
 8008414:	e7f3      	b.n	80083fe <_dtoa_r+0xb2e>
 8008416:	4651      	mov	r1, sl
 8008418:	2300      	movs	r3, #0
 800841a:	220a      	movs	r2, #10
 800841c:	4620      	mov	r0, r4
 800841e:	f000 fde6 	bl	8008fee <__multadd>
 8008422:	4682      	mov	sl, r0
 8008424:	e70d      	b.n	8008242 <_dtoa_r+0x972>
 8008426:	9b02      	ldr	r3, [sp, #8]
 8008428:	4293      	cmp	r3, r2
 800842a:	d105      	bne.n	8008438 <_dtoa_r+0xb68>
 800842c:	9a02      	ldr	r2, [sp, #8]
 800842e:	f10b 0b01 	add.w	fp, fp, #1
 8008432:	2331      	movs	r3, #49	; 0x31
 8008434:	7013      	strb	r3, [r2, #0]
 8008436:	e6e2      	b.n	80081fe <_dtoa_r+0x92e>
 8008438:	4615      	mov	r5, r2
 800843a:	e7b2      	b.n	80083a2 <_dtoa_r+0xad2>
 800843c:	4b09      	ldr	r3, [pc, #36]	; (8008464 <_dtoa_r+0xb94>)
 800843e:	f7ff baae 	b.w	800799e <_dtoa_r+0xce>
 8008442:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008444:	2b00      	cmp	r3, #0
 8008446:	f47f aa88 	bne.w	800795a <_dtoa_r+0x8a>
 800844a:	4b07      	ldr	r3, [pc, #28]	; (8008468 <_dtoa_r+0xb98>)
 800844c:	f7ff baa7 	b.w	800799e <_dtoa_r+0xce>
 8008450:	9b04      	ldr	r3, [sp, #16]
 8008452:	2b00      	cmp	r3, #0
 8008454:	f73f aef4 	bgt.w	8008240 <_dtoa_r+0x970>
 8008458:	9b07      	ldr	r3, [sp, #28]
 800845a:	2b02      	cmp	r3, #2
 800845c:	f77f aef0 	ble.w	8008240 <_dtoa_r+0x970>
 8008460:	e6b8      	b.n	80081d4 <_dtoa_r+0x904>
 8008462:	bf00      	nop
 8008464:	0800a11e 	.word	0x0800a11e
 8008468:	0800a140 	.word	0x0800a140

0800846c <__sflush_r>:
 800846c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008470:	b293      	uxth	r3, r2
 8008472:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008476:	4605      	mov	r5, r0
 8008478:	0718      	lsls	r0, r3, #28
 800847a:	460c      	mov	r4, r1
 800847c:	d461      	bmi.n	8008542 <__sflush_r+0xd6>
 800847e:	684b      	ldr	r3, [r1, #4]
 8008480:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008484:	2b00      	cmp	r3, #0
 8008486:	818a      	strh	r2, [r1, #12]
 8008488:	dc05      	bgt.n	8008496 <__sflush_r+0x2a>
 800848a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800848c:	2b00      	cmp	r3, #0
 800848e:	dc02      	bgt.n	8008496 <__sflush_r+0x2a>
 8008490:	2000      	movs	r0, #0
 8008492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008496:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008498:	2e00      	cmp	r6, #0
 800849a:	d0f9      	beq.n	8008490 <__sflush_r+0x24>
 800849c:	2300      	movs	r3, #0
 800849e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80084a2:	682f      	ldr	r7, [r5, #0]
 80084a4:	602b      	str	r3, [r5, #0]
 80084a6:	d037      	beq.n	8008518 <__sflush_r+0xac>
 80084a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80084aa:	89a3      	ldrh	r3, [r4, #12]
 80084ac:	075a      	lsls	r2, r3, #29
 80084ae:	d505      	bpl.n	80084bc <__sflush_r+0x50>
 80084b0:	6863      	ldr	r3, [r4, #4]
 80084b2:	1ac0      	subs	r0, r0, r3
 80084b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80084b6:	b10b      	cbz	r3, 80084bc <__sflush_r+0x50>
 80084b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80084ba:	1ac0      	subs	r0, r0, r3
 80084bc:	2300      	movs	r3, #0
 80084be:	4602      	mov	r2, r0
 80084c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80084c2:	6a21      	ldr	r1, [r4, #32]
 80084c4:	4628      	mov	r0, r5
 80084c6:	47b0      	blx	r6
 80084c8:	1c43      	adds	r3, r0, #1
 80084ca:	89a3      	ldrh	r3, [r4, #12]
 80084cc:	d106      	bne.n	80084dc <__sflush_r+0x70>
 80084ce:	6829      	ldr	r1, [r5, #0]
 80084d0:	291d      	cmp	r1, #29
 80084d2:	d84f      	bhi.n	8008574 <__sflush_r+0x108>
 80084d4:	4a2d      	ldr	r2, [pc, #180]	; (800858c <__sflush_r+0x120>)
 80084d6:	40ca      	lsrs	r2, r1
 80084d8:	07d6      	lsls	r6, r2, #31
 80084da:	d54b      	bpl.n	8008574 <__sflush_r+0x108>
 80084dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80084e0:	b21b      	sxth	r3, r3
 80084e2:	2200      	movs	r2, #0
 80084e4:	6062      	str	r2, [r4, #4]
 80084e6:	04d9      	lsls	r1, r3, #19
 80084e8:	6922      	ldr	r2, [r4, #16]
 80084ea:	81a3      	strh	r3, [r4, #12]
 80084ec:	6022      	str	r2, [r4, #0]
 80084ee:	d504      	bpl.n	80084fa <__sflush_r+0x8e>
 80084f0:	1c42      	adds	r2, r0, #1
 80084f2:	d101      	bne.n	80084f8 <__sflush_r+0x8c>
 80084f4:	682b      	ldr	r3, [r5, #0]
 80084f6:	b903      	cbnz	r3, 80084fa <__sflush_r+0x8e>
 80084f8:	6560      	str	r0, [r4, #84]	; 0x54
 80084fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80084fc:	602f      	str	r7, [r5, #0]
 80084fe:	2900      	cmp	r1, #0
 8008500:	d0c6      	beq.n	8008490 <__sflush_r+0x24>
 8008502:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008506:	4299      	cmp	r1, r3
 8008508:	d002      	beq.n	8008510 <__sflush_r+0xa4>
 800850a:	4628      	mov	r0, r5
 800850c:	f000 f9aa 	bl	8008864 <_free_r>
 8008510:	2000      	movs	r0, #0
 8008512:	6360      	str	r0, [r4, #52]	; 0x34
 8008514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008518:	6a21      	ldr	r1, [r4, #32]
 800851a:	2301      	movs	r3, #1
 800851c:	4628      	mov	r0, r5
 800851e:	47b0      	blx	r6
 8008520:	1c41      	adds	r1, r0, #1
 8008522:	d1c2      	bne.n	80084aa <__sflush_r+0x3e>
 8008524:	682b      	ldr	r3, [r5, #0]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d0bf      	beq.n	80084aa <__sflush_r+0x3e>
 800852a:	2b1d      	cmp	r3, #29
 800852c:	d001      	beq.n	8008532 <__sflush_r+0xc6>
 800852e:	2b16      	cmp	r3, #22
 8008530:	d101      	bne.n	8008536 <__sflush_r+0xca>
 8008532:	602f      	str	r7, [r5, #0]
 8008534:	e7ac      	b.n	8008490 <__sflush_r+0x24>
 8008536:	89a3      	ldrh	r3, [r4, #12]
 8008538:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800853c:	81a3      	strh	r3, [r4, #12]
 800853e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008542:	690f      	ldr	r7, [r1, #16]
 8008544:	2f00      	cmp	r7, #0
 8008546:	d0a3      	beq.n	8008490 <__sflush_r+0x24>
 8008548:	079b      	lsls	r3, r3, #30
 800854a:	680e      	ldr	r6, [r1, #0]
 800854c:	bf08      	it	eq
 800854e:	694b      	ldreq	r3, [r1, #20]
 8008550:	600f      	str	r7, [r1, #0]
 8008552:	bf18      	it	ne
 8008554:	2300      	movne	r3, #0
 8008556:	eba6 0807 	sub.w	r8, r6, r7
 800855a:	608b      	str	r3, [r1, #8]
 800855c:	f1b8 0f00 	cmp.w	r8, #0
 8008560:	dd96      	ble.n	8008490 <__sflush_r+0x24>
 8008562:	4643      	mov	r3, r8
 8008564:	463a      	mov	r2, r7
 8008566:	6a21      	ldr	r1, [r4, #32]
 8008568:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800856a:	4628      	mov	r0, r5
 800856c:	47b0      	blx	r6
 800856e:	2800      	cmp	r0, #0
 8008570:	dc07      	bgt.n	8008582 <__sflush_r+0x116>
 8008572:	89a3      	ldrh	r3, [r4, #12]
 8008574:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008578:	81a3      	strh	r3, [r4, #12]
 800857a:	f04f 30ff 	mov.w	r0, #4294967295
 800857e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008582:	4407      	add	r7, r0
 8008584:	eba8 0800 	sub.w	r8, r8, r0
 8008588:	e7e8      	b.n	800855c <__sflush_r+0xf0>
 800858a:	bf00      	nop
 800858c:	20400001 	.word	0x20400001

08008590 <_fflush_r>:
 8008590:	b538      	push	{r3, r4, r5, lr}
 8008592:	690b      	ldr	r3, [r1, #16]
 8008594:	4605      	mov	r5, r0
 8008596:	460c      	mov	r4, r1
 8008598:	b913      	cbnz	r3, 80085a0 <_fflush_r+0x10>
 800859a:	2500      	movs	r5, #0
 800859c:	4628      	mov	r0, r5
 800859e:	bd38      	pop	{r3, r4, r5, pc}
 80085a0:	b118      	cbz	r0, 80085aa <_fflush_r+0x1a>
 80085a2:	6983      	ldr	r3, [r0, #24]
 80085a4:	b90b      	cbnz	r3, 80085aa <_fflush_r+0x1a>
 80085a6:	f000 f887 	bl	80086b8 <__sinit>
 80085aa:	4b14      	ldr	r3, [pc, #80]	; (80085fc <_fflush_r+0x6c>)
 80085ac:	429c      	cmp	r4, r3
 80085ae:	d11b      	bne.n	80085e8 <_fflush_r+0x58>
 80085b0:	686c      	ldr	r4, [r5, #4]
 80085b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d0ef      	beq.n	800859a <_fflush_r+0xa>
 80085ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80085bc:	07d0      	lsls	r0, r2, #31
 80085be:	d404      	bmi.n	80085ca <_fflush_r+0x3a>
 80085c0:	0599      	lsls	r1, r3, #22
 80085c2:	d402      	bmi.n	80085ca <_fflush_r+0x3a>
 80085c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085c6:	f000 fa37 	bl	8008a38 <__retarget_lock_acquire_recursive>
 80085ca:	4628      	mov	r0, r5
 80085cc:	4621      	mov	r1, r4
 80085ce:	f7ff ff4d 	bl	800846c <__sflush_r>
 80085d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80085d4:	07da      	lsls	r2, r3, #31
 80085d6:	4605      	mov	r5, r0
 80085d8:	d4e0      	bmi.n	800859c <_fflush_r+0xc>
 80085da:	89a3      	ldrh	r3, [r4, #12]
 80085dc:	059b      	lsls	r3, r3, #22
 80085de:	d4dd      	bmi.n	800859c <_fflush_r+0xc>
 80085e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085e2:	f000 fa2a 	bl	8008a3a <__retarget_lock_release_recursive>
 80085e6:	e7d9      	b.n	800859c <_fflush_r+0xc>
 80085e8:	4b05      	ldr	r3, [pc, #20]	; (8008600 <_fflush_r+0x70>)
 80085ea:	429c      	cmp	r4, r3
 80085ec:	d101      	bne.n	80085f2 <_fflush_r+0x62>
 80085ee:	68ac      	ldr	r4, [r5, #8]
 80085f0:	e7df      	b.n	80085b2 <_fflush_r+0x22>
 80085f2:	4b04      	ldr	r3, [pc, #16]	; (8008604 <_fflush_r+0x74>)
 80085f4:	429c      	cmp	r4, r3
 80085f6:	bf08      	it	eq
 80085f8:	68ec      	ldreq	r4, [r5, #12]
 80085fa:	e7da      	b.n	80085b2 <_fflush_r+0x22>
 80085fc:	0800a170 	.word	0x0800a170
 8008600:	0800a190 	.word	0x0800a190
 8008604:	0800a150 	.word	0x0800a150

08008608 <_cleanup_r>:
 8008608:	4901      	ldr	r1, [pc, #4]	; (8008610 <_cleanup_r+0x8>)
 800860a:	f000 b9e7 	b.w	80089dc <_fwalk_reent>
 800860e:	bf00      	nop
 8008610:	080096a9 	.word	0x080096a9

08008614 <std.isra.0>:
 8008614:	2300      	movs	r3, #0
 8008616:	b510      	push	{r4, lr}
 8008618:	4604      	mov	r4, r0
 800861a:	6003      	str	r3, [r0, #0]
 800861c:	6043      	str	r3, [r0, #4]
 800861e:	6083      	str	r3, [r0, #8]
 8008620:	8181      	strh	r1, [r0, #12]
 8008622:	6643      	str	r3, [r0, #100]	; 0x64
 8008624:	81c2      	strh	r2, [r0, #14]
 8008626:	6103      	str	r3, [r0, #16]
 8008628:	6143      	str	r3, [r0, #20]
 800862a:	6183      	str	r3, [r0, #24]
 800862c:	4619      	mov	r1, r3
 800862e:	2208      	movs	r2, #8
 8008630:	305c      	adds	r0, #92	; 0x5c
 8008632:	f7fd ffb4 	bl	800659e <memset>
 8008636:	4b05      	ldr	r3, [pc, #20]	; (800864c <std.isra.0+0x38>)
 8008638:	6263      	str	r3, [r4, #36]	; 0x24
 800863a:	4b05      	ldr	r3, [pc, #20]	; (8008650 <std.isra.0+0x3c>)
 800863c:	62a3      	str	r3, [r4, #40]	; 0x28
 800863e:	4b05      	ldr	r3, [pc, #20]	; (8008654 <std.isra.0+0x40>)
 8008640:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008642:	4b05      	ldr	r3, [pc, #20]	; (8008658 <std.isra.0+0x44>)
 8008644:	6224      	str	r4, [r4, #32]
 8008646:	6323      	str	r3, [r4, #48]	; 0x30
 8008648:	bd10      	pop	{r4, pc}
 800864a:	bf00      	nop
 800864c:	08009519 	.word	0x08009519
 8008650:	0800953b 	.word	0x0800953b
 8008654:	08009573 	.word	0x08009573
 8008658:	08009597 	.word	0x08009597

0800865c <__sfmoreglue>:
 800865c:	b570      	push	{r4, r5, r6, lr}
 800865e:	1e4a      	subs	r2, r1, #1
 8008660:	2568      	movs	r5, #104	; 0x68
 8008662:	4355      	muls	r5, r2
 8008664:	460e      	mov	r6, r1
 8008666:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800866a:	f000 fa5b 	bl	8008b24 <_malloc_r>
 800866e:	4604      	mov	r4, r0
 8008670:	b140      	cbz	r0, 8008684 <__sfmoreglue+0x28>
 8008672:	2100      	movs	r1, #0
 8008674:	e880 0042 	stmia.w	r0, {r1, r6}
 8008678:	300c      	adds	r0, #12
 800867a:	60a0      	str	r0, [r4, #8]
 800867c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008680:	f7fd ff8d 	bl	800659e <memset>
 8008684:	4620      	mov	r0, r4
 8008686:	bd70      	pop	{r4, r5, r6, pc}

08008688 <__sfp_lock_acquire>:
 8008688:	4801      	ldr	r0, [pc, #4]	; (8008690 <__sfp_lock_acquire+0x8>)
 800868a:	f000 b9d5 	b.w	8008a38 <__retarget_lock_acquire_recursive>
 800868e:	bf00      	nop
 8008690:	20005430 	.word	0x20005430

08008694 <__sfp_lock_release>:
 8008694:	4801      	ldr	r0, [pc, #4]	; (800869c <__sfp_lock_release+0x8>)
 8008696:	f000 b9d0 	b.w	8008a3a <__retarget_lock_release_recursive>
 800869a:	bf00      	nop
 800869c:	20005430 	.word	0x20005430

080086a0 <__sinit_lock_acquire>:
 80086a0:	4801      	ldr	r0, [pc, #4]	; (80086a8 <__sinit_lock_acquire+0x8>)
 80086a2:	f000 b9c9 	b.w	8008a38 <__retarget_lock_acquire_recursive>
 80086a6:	bf00      	nop
 80086a8:	2000542b 	.word	0x2000542b

080086ac <__sinit_lock_release>:
 80086ac:	4801      	ldr	r0, [pc, #4]	; (80086b4 <__sinit_lock_release+0x8>)
 80086ae:	f000 b9c4 	b.w	8008a3a <__retarget_lock_release_recursive>
 80086b2:	bf00      	nop
 80086b4:	2000542b 	.word	0x2000542b

080086b8 <__sinit>:
 80086b8:	b510      	push	{r4, lr}
 80086ba:	4604      	mov	r4, r0
 80086bc:	f7ff fff0 	bl	80086a0 <__sinit_lock_acquire>
 80086c0:	69a3      	ldr	r3, [r4, #24]
 80086c2:	b11b      	cbz	r3, 80086cc <__sinit+0x14>
 80086c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086c8:	f7ff bff0 	b.w	80086ac <__sinit_lock_release>
 80086cc:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 80086d0:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 80086d4:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 80086d8:	4b12      	ldr	r3, [pc, #72]	; (8008724 <__sinit+0x6c>)
 80086da:	4a13      	ldr	r2, [pc, #76]	; (8008728 <__sinit+0x70>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	62a2      	str	r2, [r4, #40]	; 0x28
 80086e0:	429c      	cmp	r4, r3
 80086e2:	bf04      	itt	eq
 80086e4:	2301      	moveq	r3, #1
 80086e6:	61a3      	streq	r3, [r4, #24]
 80086e8:	4620      	mov	r0, r4
 80086ea:	f000 f81f 	bl	800872c <__sfp>
 80086ee:	6060      	str	r0, [r4, #4]
 80086f0:	4620      	mov	r0, r4
 80086f2:	f000 f81b 	bl	800872c <__sfp>
 80086f6:	60a0      	str	r0, [r4, #8]
 80086f8:	4620      	mov	r0, r4
 80086fa:	f000 f817 	bl	800872c <__sfp>
 80086fe:	2200      	movs	r2, #0
 8008700:	60e0      	str	r0, [r4, #12]
 8008702:	2104      	movs	r1, #4
 8008704:	6860      	ldr	r0, [r4, #4]
 8008706:	f7ff ff85 	bl	8008614 <std.isra.0>
 800870a:	2201      	movs	r2, #1
 800870c:	2109      	movs	r1, #9
 800870e:	68a0      	ldr	r0, [r4, #8]
 8008710:	f7ff ff80 	bl	8008614 <std.isra.0>
 8008714:	2202      	movs	r2, #2
 8008716:	2112      	movs	r1, #18
 8008718:	68e0      	ldr	r0, [r4, #12]
 800871a:	f7ff ff7b 	bl	8008614 <std.isra.0>
 800871e:	2301      	movs	r3, #1
 8008720:	61a3      	str	r3, [r4, #24]
 8008722:	e7cf      	b.n	80086c4 <__sinit+0xc>
 8008724:	0800a0e8 	.word	0x0800a0e8
 8008728:	08008609 	.word	0x08008609

0800872c <__sfp>:
 800872c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800872e:	4607      	mov	r7, r0
 8008730:	f7ff ffaa 	bl	8008688 <__sfp_lock_acquire>
 8008734:	4b1f      	ldr	r3, [pc, #124]	; (80087b4 <__sfp+0x88>)
 8008736:	681e      	ldr	r6, [r3, #0]
 8008738:	69b3      	ldr	r3, [r6, #24]
 800873a:	b913      	cbnz	r3, 8008742 <__sfp+0x16>
 800873c:	4630      	mov	r0, r6
 800873e:	f7ff ffbb 	bl	80086b8 <__sinit>
 8008742:	36d8      	adds	r6, #216	; 0xd8
 8008744:	68b4      	ldr	r4, [r6, #8]
 8008746:	6873      	ldr	r3, [r6, #4]
 8008748:	3b01      	subs	r3, #1
 800874a:	d503      	bpl.n	8008754 <__sfp+0x28>
 800874c:	6833      	ldr	r3, [r6, #0]
 800874e:	b133      	cbz	r3, 800875e <__sfp+0x32>
 8008750:	6836      	ldr	r6, [r6, #0]
 8008752:	e7f7      	b.n	8008744 <__sfp+0x18>
 8008754:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008758:	b17d      	cbz	r5, 800877a <__sfp+0x4e>
 800875a:	3468      	adds	r4, #104	; 0x68
 800875c:	e7f4      	b.n	8008748 <__sfp+0x1c>
 800875e:	2104      	movs	r1, #4
 8008760:	4638      	mov	r0, r7
 8008762:	f7ff ff7b 	bl	800865c <__sfmoreglue>
 8008766:	4604      	mov	r4, r0
 8008768:	6030      	str	r0, [r6, #0]
 800876a:	2800      	cmp	r0, #0
 800876c:	d1f0      	bne.n	8008750 <__sfp+0x24>
 800876e:	f7ff ff91 	bl	8008694 <__sfp_lock_release>
 8008772:	230c      	movs	r3, #12
 8008774:	603b      	str	r3, [r7, #0]
 8008776:	4620      	mov	r0, r4
 8008778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800877a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800877e:	81e3      	strh	r3, [r4, #14]
 8008780:	2301      	movs	r3, #1
 8008782:	81a3      	strh	r3, [r4, #12]
 8008784:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008788:	6665      	str	r5, [r4, #100]	; 0x64
 800878a:	f000 f953 	bl	8008a34 <__retarget_lock_init_recursive>
 800878e:	f7ff ff81 	bl	8008694 <__sfp_lock_release>
 8008792:	6025      	str	r5, [r4, #0]
 8008794:	60a5      	str	r5, [r4, #8]
 8008796:	6065      	str	r5, [r4, #4]
 8008798:	6125      	str	r5, [r4, #16]
 800879a:	6165      	str	r5, [r4, #20]
 800879c:	61a5      	str	r5, [r4, #24]
 800879e:	2208      	movs	r2, #8
 80087a0:	4629      	mov	r1, r5
 80087a2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80087a6:	f7fd fefa 	bl	800659e <memset>
 80087aa:	6365      	str	r5, [r4, #52]	; 0x34
 80087ac:	63a5      	str	r5, [r4, #56]	; 0x38
 80087ae:	64a5      	str	r5, [r4, #72]	; 0x48
 80087b0:	64e5      	str	r5, [r4, #76]	; 0x4c
 80087b2:	e7e0      	b.n	8008776 <__sfp+0x4a>
 80087b4:	0800a0e8 	.word	0x0800a0e8

080087b8 <_malloc_trim_r>:
 80087b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087bc:	4f25      	ldr	r7, [pc, #148]	; (8008854 <_malloc_trim_r+0x9c>)
 80087be:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8008860 <_malloc_trim_r+0xa8>
 80087c2:	4689      	mov	r9, r1
 80087c4:	4606      	mov	r6, r0
 80087c6:	f000 fbbb 	bl	8008f40 <__malloc_lock>
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	685d      	ldr	r5, [r3, #4]
 80087ce:	f1a8 0411 	sub.w	r4, r8, #17
 80087d2:	f025 0503 	bic.w	r5, r5, #3
 80087d6:	eba4 0409 	sub.w	r4, r4, r9
 80087da:	442c      	add	r4, r5
 80087dc:	fbb4 f4f8 	udiv	r4, r4, r8
 80087e0:	3c01      	subs	r4, #1
 80087e2:	fb08 f404 	mul.w	r4, r8, r4
 80087e6:	4544      	cmp	r4, r8
 80087e8:	da05      	bge.n	80087f6 <_malloc_trim_r+0x3e>
 80087ea:	4630      	mov	r0, r6
 80087ec:	f000 fbae 	bl	8008f4c <__malloc_unlock>
 80087f0:	2000      	movs	r0, #0
 80087f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087f6:	2100      	movs	r1, #0
 80087f8:	4630      	mov	r0, r6
 80087fa:	f000 fe7d 	bl	80094f8 <_sbrk_r>
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	442b      	add	r3, r5
 8008802:	4298      	cmp	r0, r3
 8008804:	d1f1      	bne.n	80087ea <_malloc_trim_r+0x32>
 8008806:	4261      	negs	r1, r4
 8008808:	4630      	mov	r0, r6
 800880a:	f000 fe75 	bl	80094f8 <_sbrk_r>
 800880e:	3001      	adds	r0, #1
 8008810:	d110      	bne.n	8008834 <_malloc_trim_r+0x7c>
 8008812:	2100      	movs	r1, #0
 8008814:	4630      	mov	r0, r6
 8008816:	f000 fe6f 	bl	80094f8 <_sbrk_r>
 800881a:	68ba      	ldr	r2, [r7, #8]
 800881c:	1a83      	subs	r3, r0, r2
 800881e:	2b0f      	cmp	r3, #15
 8008820:	dde3      	ble.n	80087ea <_malloc_trim_r+0x32>
 8008822:	490d      	ldr	r1, [pc, #52]	; (8008858 <_malloc_trim_r+0xa0>)
 8008824:	6809      	ldr	r1, [r1, #0]
 8008826:	1a40      	subs	r0, r0, r1
 8008828:	490c      	ldr	r1, [pc, #48]	; (800885c <_malloc_trim_r+0xa4>)
 800882a:	f043 0301 	orr.w	r3, r3, #1
 800882e:	6008      	str	r0, [r1, #0]
 8008830:	6053      	str	r3, [r2, #4]
 8008832:	e7da      	b.n	80087ea <_malloc_trim_r+0x32>
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	4a09      	ldr	r2, [pc, #36]	; (800885c <_malloc_trim_r+0xa4>)
 8008838:	1b2d      	subs	r5, r5, r4
 800883a:	f045 0501 	orr.w	r5, r5, #1
 800883e:	605d      	str	r5, [r3, #4]
 8008840:	6813      	ldr	r3, [r2, #0]
 8008842:	4630      	mov	r0, r6
 8008844:	1b1c      	subs	r4, r3, r4
 8008846:	6014      	str	r4, [r2, #0]
 8008848:	f000 fb80 	bl	8008f4c <__malloc_unlock>
 800884c:	2001      	movs	r0, #1
 800884e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008852:	bf00      	nop
 8008854:	20000104 	.word	0x20000104
 8008858:	2000050c 	.word	0x2000050c
 800885c:	20004f7c 	.word	0x20004f7c
 8008860:	00000080 	.word	0x00000080

08008864 <_free_r>:
 8008864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008868:	4604      	mov	r4, r0
 800886a:	4688      	mov	r8, r1
 800886c:	2900      	cmp	r1, #0
 800886e:	f000 80ab 	beq.w	80089c8 <_free_r+0x164>
 8008872:	f000 fb65 	bl	8008f40 <__malloc_lock>
 8008876:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800887a:	4d54      	ldr	r5, [pc, #336]	; (80089cc <_free_r+0x168>)
 800887c:	f022 0001 	bic.w	r0, r2, #1
 8008880:	f1a8 0308 	sub.w	r3, r8, #8
 8008884:	181f      	adds	r7, r3, r0
 8008886:	68a9      	ldr	r1, [r5, #8]
 8008888:	687e      	ldr	r6, [r7, #4]
 800888a:	428f      	cmp	r7, r1
 800888c:	f026 0603 	bic.w	r6, r6, #3
 8008890:	f002 0201 	and.w	r2, r2, #1
 8008894:	d11b      	bne.n	80088ce <_free_r+0x6a>
 8008896:	4430      	add	r0, r6
 8008898:	b93a      	cbnz	r2, 80088aa <_free_r+0x46>
 800889a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800889e:	1a9b      	subs	r3, r3, r2
 80088a0:	4410      	add	r0, r2
 80088a2:	6899      	ldr	r1, [r3, #8]
 80088a4:	68da      	ldr	r2, [r3, #12]
 80088a6:	60ca      	str	r2, [r1, #12]
 80088a8:	6091      	str	r1, [r2, #8]
 80088aa:	f040 0201 	orr.w	r2, r0, #1
 80088ae:	605a      	str	r2, [r3, #4]
 80088b0:	60ab      	str	r3, [r5, #8]
 80088b2:	4b47      	ldr	r3, [pc, #284]	; (80089d0 <_free_r+0x16c>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4298      	cmp	r0, r3
 80088b8:	d304      	bcc.n	80088c4 <_free_r+0x60>
 80088ba:	4b46      	ldr	r3, [pc, #280]	; (80089d4 <_free_r+0x170>)
 80088bc:	4620      	mov	r0, r4
 80088be:	6819      	ldr	r1, [r3, #0]
 80088c0:	f7ff ff7a 	bl	80087b8 <_malloc_trim_r>
 80088c4:	4620      	mov	r0, r4
 80088c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80088ca:	f000 bb3f 	b.w	8008f4c <__malloc_unlock>
 80088ce:	607e      	str	r6, [r7, #4]
 80088d0:	2a00      	cmp	r2, #0
 80088d2:	d139      	bne.n	8008948 <_free_r+0xe4>
 80088d4:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80088d8:	1a5b      	subs	r3, r3, r1
 80088da:	4408      	add	r0, r1
 80088dc:	6899      	ldr	r1, [r3, #8]
 80088de:	f105 0e08 	add.w	lr, r5, #8
 80088e2:	4571      	cmp	r1, lr
 80088e4:	d032      	beq.n	800894c <_free_r+0xe8>
 80088e6:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80088ea:	f8c1 e00c 	str.w	lr, [r1, #12]
 80088ee:	f8ce 1008 	str.w	r1, [lr, #8]
 80088f2:	19b9      	adds	r1, r7, r6
 80088f4:	6849      	ldr	r1, [r1, #4]
 80088f6:	07c9      	lsls	r1, r1, #31
 80088f8:	d40a      	bmi.n	8008910 <_free_r+0xac>
 80088fa:	4430      	add	r0, r6
 80088fc:	68b9      	ldr	r1, [r7, #8]
 80088fe:	bb3a      	cbnz	r2, 8008950 <_free_r+0xec>
 8008900:	4e35      	ldr	r6, [pc, #212]	; (80089d8 <_free_r+0x174>)
 8008902:	42b1      	cmp	r1, r6
 8008904:	d124      	bne.n	8008950 <_free_r+0xec>
 8008906:	616b      	str	r3, [r5, #20]
 8008908:	612b      	str	r3, [r5, #16]
 800890a:	2201      	movs	r2, #1
 800890c:	60d9      	str	r1, [r3, #12]
 800890e:	6099      	str	r1, [r3, #8]
 8008910:	f040 0101 	orr.w	r1, r0, #1
 8008914:	6059      	str	r1, [r3, #4]
 8008916:	5018      	str	r0, [r3, r0]
 8008918:	2a00      	cmp	r2, #0
 800891a:	d1d3      	bne.n	80088c4 <_free_r+0x60>
 800891c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8008920:	d21a      	bcs.n	8008958 <_free_r+0xf4>
 8008922:	08c0      	lsrs	r0, r0, #3
 8008924:	1081      	asrs	r1, r0, #2
 8008926:	2201      	movs	r2, #1
 8008928:	408a      	lsls	r2, r1
 800892a:	6869      	ldr	r1, [r5, #4]
 800892c:	3001      	adds	r0, #1
 800892e:	430a      	orrs	r2, r1
 8008930:	606a      	str	r2, [r5, #4]
 8008932:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8008936:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800893a:	6099      	str	r1, [r3, #8]
 800893c:	3a08      	subs	r2, #8
 800893e:	60da      	str	r2, [r3, #12]
 8008940:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8008944:	60cb      	str	r3, [r1, #12]
 8008946:	e7bd      	b.n	80088c4 <_free_r+0x60>
 8008948:	2200      	movs	r2, #0
 800894a:	e7d2      	b.n	80088f2 <_free_r+0x8e>
 800894c:	2201      	movs	r2, #1
 800894e:	e7d0      	b.n	80088f2 <_free_r+0x8e>
 8008950:	68fe      	ldr	r6, [r7, #12]
 8008952:	60ce      	str	r6, [r1, #12]
 8008954:	60b1      	str	r1, [r6, #8]
 8008956:	e7db      	b.n	8008910 <_free_r+0xac>
 8008958:	0a42      	lsrs	r2, r0, #9
 800895a:	2a04      	cmp	r2, #4
 800895c:	d813      	bhi.n	8008986 <_free_r+0x122>
 800895e:	0982      	lsrs	r2, r0, #6
 8008960:	3238      	adds	r2, #56	; 0x38
 8008962:	1c51      	adds	r1, r2, #1
 8008964:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8008968:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800896c:	428e      	cmp	r6, r1
 800896e:	d124      	bne.n	80089ba <_free_r+0x156>
 8008970:	2001      	movs	r0, #1
 8008972:	1092      	asrs	r2, r2, #2
 8008974:	fa00 f202 	lsl.w	r2, r0, r2
 8008978:	6868      	ldr	r0, [r5, #4]
 800897a:	4302      	orrs	r2, r0
 800897c:	606a      	str	r2, [r5, #4]
 800897e:	60de      	str	r6, [r3, #12]
 8008980:	6099      	str	r1, [r3, #8]
 8008982:	60b3      	str	r3, [r6, #8]
 8008984:	e7de      	b.n	8008944 <_free_r+0xe0>
 8008986:	2a14      	cmp	r2, #20
 8008988:	d801      	bhi.n	800898e <_free_r+0x12a>
 800898a:	325b      	adds	r2, #91	; 0x5b
 800898c:	e7e9      	b.n	8008962 <_free_r+0xfe>
 800898e:	2a54      	cmp	r2, #84	; 0x54
 8008990:	d802      	bhi.n	8008998 <_free_r+0x134>
 8008992:	0b02      	lsrs	r2, r0, #12
 8008994:	326e      	adds	r2, #110	; 0x6e
 8008996:	e7e4      	b.n	8008962 <_free_r+0xfe>
 8008998:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800899c:	d802      	bhi.n	80089a4 <_free_r+0x140>
 800899e:	0bc2      	lsrs	r2, r0, #15
 80089a0:	3277      	adds	r2, #119	; 0x77
 80089a2:	e7de      	b.n	8008962 <_free_r+0xfe>
 80089a4:	f240 5154 	movw	r1, #1364	; 0x554
 80089a8:	428a      	cmp	r2, r1
 80089aa:	bf9a      	itte	ls
 80089ac:	0c82      	lsrls	r2, r0, #18
 80089ae:	327c      	addls	r2, #124	; 0x7c
 80089b0:	227e      	movhi	r2, #126	; 0x7e
 80089b2:	e7d6      	b.n	8008962 <_free_r+0xfe>
 80089b4:	6889      	ldr	r1, [r1, #8]
 80089b6:	428e      	cmp	r6, r1
 80089b8:	d004      	beq.n	80089c4 <_free_r+0x160>
 80089ba:	684a      	ldr	r2, [r1, #4]
 80089bc:	f022 0203 	bic.w	r2, r2, #3
 80089c0:	4290      	cmp	r0, r2
 80089c2:	d3f7      	bcc.n	80089b4 <_free_r+0x150>
 80089c4:	68ce      	ldr	r6, [r1, #12]
 80089c6:	e7da      	b.n	800897e <_free_r+0x11a>
 80089c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089cc:	20000104 	.word	0x20000104
 80089d0:	20000510 	.word	0x20000510
 80089d4:	20004fac 	.word	0x20004fac
 80089d8:	2000010c 	.word	0x2000010c

080089dc <_fwalk_reent>:
 80089dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089e0:	4680      	mov	r8, r0
 80089e2:	4689      	mov	r9, r1
 80089e4:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 80089e8:	2600      	movs	r6, #0
 80089ea:	b914      	cbnz	r4, 80089f2 <_fwalk_reent+0x16>
 80089ec:	4630      	mov	r0, r6
 80089ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089f2:	68a5      	ldr	r5, [r4, #8]
 80089f4:	6867      	ldr	r7, [r4, #4]
 80089f6:	3f01      	subs	r7, #1
 80089f8:	d501      	bpl.n	80089fe <_fwalk_reent+0x22>
 80089fa:	6824      	ldr	r4, [r4, #0]
 80089fc:	e7f5      	b.n	80089ea <_fwalk_reent+0xe>
 80089fe:	89ab      	ldrh	r3, [r5, #12]
 8008a00:	2b01      	cmp	r3, #1
 8008a02:	d907      	bls.n	8008a14 <_fwalk_reent+0x38>
 8008a04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a08:	3301      	adds	r3, #1
 8008a0a:	d003      	beq.n	8008a14 <_fwalk_reent+0x38>
 8008a0c:	4629      	mov	r1, r5
 8008a0e:	4640      	mov	r0, r8
 8008a10:	47c8      	blx	r9
 8008a12:	4306      	orrs	r6, r0
 8008a14:	3568      	adds	r5, #104	; 0x68
 8008a16:	e7ee      	b.n	80089f6 <_fwalk_reent+0x1a>

08008a18 <_localeconv_r>:
 8008a18:	4b04      	ldr	r3, [pc, #16]	; (8008a2c <_localeconv_r+0x14>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	6a18      	ldr	r0, [r3, #32]
 8008a1e:	4b04      	ldr	r3, [pc, #16]	; (8008a30 <_localeconv_r+0x18>)
 8008a20:	2800      	cmp	r0, #0
 8008a22:	bf08      	it	eq
 8008a24:	4618      	moveq	r0, r3
 8008a26:	30f0      	adds	r0, #240	; 0xf0
 8008a28:	4770      	bx	lr
 8008a2a:	bf00      	nop
 8008a2c:	20000010 	.word	0x20000010
 8008a30:	20000514 	.word	0x20000514

08008a34 <__retarget_lock_init_recursive>:
 8008a34:	4770      	bx	lr

08008a36 <__retarget_lock_close_recursive>:
 8008a36:	4770      	bx	lr

08008a38 <__retarget_lock_acquire_recursive>:
 8008a38:	4770      	bx	lr

08008a3a <__retarget_lock_release_recursive>:
 8008a3a:	4770      	bx	lr

08008a3c <__swhatbuf_r>:
 8008a3c:	b570      	push	{r4, r5, r6, lr}
 8008a3e:	460e      	mov	r6, r1
 8008a40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a44:	2900      	cmp	r1, #0
 8008a46:	b090      	sub	sp, #64	; 0x40
 8008a48:	4614      	mov	r4, r2
 8008a4a:	461d      	mov	r5, r3
 8008a4c:	da09      	bge.n	8008a62 <__swhatbuf_r+0x26>
 8008a4e:	89b3      	ldrh	r3, [r6, #12]
 8008a50:	2200      	movs	r2, #0
 8008a52:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008a56:	602a      	str	r2, [r5, #0]
 8008a58:	d116      	bne.n	8008a88 <__swhatbuf_r+0x4c>
 8008a5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a5e:	6023      	str	r3, [r4, #0]
 8008a60:	e015      	b.n	8008a8e <__swhatbuf_r+0x52>
 8008a62:	aa01      	add	r2, sp, #4
 8008a64:	f000 fef6 	bl	8009854 <_fstat_r>
 8008a68:	2800      	cmp	r0, #0
 8008a6a:	dbf0      	blt.n	8008a4e <__swhatbuf_r+0x12>
 8008a6c:	9a02      	ldr	r2, [sp, #8]
 8008a6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008a72:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008a76:	425a      	negs	r2, r3
 8008a78:	415a      	adcs	r2, r3
 8008a7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a7e:	602a      	str	r2, [r5, #0]
 8008a80:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008a84:	6023      	str	r3, [r4, #0]
 8008a86:	e002      	b.n	8008a8e <__swhatbuf_r+0x52>
 8008a88:	2340      	movs	r3, #64	; 0x40
 8008a8a:	6023      	str	r3, [r4, #0]
 8008a8c:	4610      	mov	r0, r2
 8008a8e:	b010      	add	sp, #64	; 0x40
 8008a90:	bd70      	pop	{r4, r5, r6, pc}
	...

08008a94 <__smakebuf_r>:
 8008a94:	898b      	ldrh	r3, [r1, #12]
 8008a96:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a98:	079d      	lsls	r5, r3, #30
 8008a9a:	4606      	mov	r6, r0
 8008a9c:	460c      	mov	r4, r1
 8008a9e:	d507      	bpl.n	8008ab0 <__smakebuf_r+0x1c>
 8008aa0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008aa4:	6023      	str	r3, [r4, #0]
 8008aa6:	6123      	str	r3, [r4, #16]
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	6163      	str	r3, [r4, #20]
 8008aac:	b002      	add	sp, #8
 8008aae:	bd70      	pop	{r4, r5, r6, pc}
 8008ab0:	ab01      	add	r3, sp, #4
 8008ab2:	466a      	mov	r2, sp
 8008ab4:	f7ff ffc2 	bl	8008a3c <__swhatbuf_r>
 8008ab8:	9900      	ldr	r1, [sp, #0]
 8008aba:	4605      	mov	r5, r0
 8008abc:	4630      	mov	r0, r6
 8008abe:	f000 f831 	bl	8008b24 <_malloc_r>
 8008ac2:	b948      	cbnz	r0, 8008ad8 <__smakebuf_r+0x44>
 8008ac4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ac8:	059a      	lsls	r2, r3, #22
 8008aca:	d4ef      	bmi.n	8008aac <__smakebuf_r+0x18>
 8008acc:	f023 0303 	bic.w	r3, r3, #3
 8008ad0:	f043 0302 	orr.w	r3, r3, #2
 8008ad4:	81a3      	strh	r3, [r4, #12]
 8008ad6:	e7e3      	b.n	8008aa0 <__smakebuf_r+0xc>
 8008ad8:	4b0d      	ldr	r3, [pc, #52]	; (8008b10 <__smakebuf_r+0x7c>)
 8008ada:	62b3      	str	r3, [r6, #40]	; 0x28
 8008adc:	89a3      	ldrh	r3, [r4, #12]
 8008ade:	6020      	str	r0, [r4, #0]
 8008ae0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ae4:	81a3      	strh	r3, [r4, #12]
 8008ae6:	9b00      	ldr	r3, [sp, #0]
 8008ae8:	6163      	str	r3, [r4, #20]
 8008aea:	9b01      	ldr	r3, [sp, #4]
 8008aec:	6120      	str	r0, [r4, #16]
 8008aee:	b15b      	cbz	r3, 8008b08 <__smakebuf_r+0x74>
 8008af0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008af4:	4630      	mov	r0, r6
 8008af6:	f001 f80d 	bl	8009b14 <_isatty_r>
 8008afa:	b128      	cbz	r0, 8008b08 <__smakebuf_r+0x74>
 8008afc:	89a3      	ldrh	r3, [r4, #12]
 8008afe:	f023 0303 	bic.w	r3, r3, #3
 8008b02:	f043 0301 	orr.w	r3, r3, #1
 8008b06:	81a3      	strh	r3, [r4, #12]
 8008b08:	89a3      	ldrh	r3, [r4, #12]
 8008b0a:	431d      	orrs	r5, r3
 8008b0c:	81a5      	strh	r5, [r4, #12]
 8008b0e:	e7cd      	b.n	8008aac <__smakebuf_r+0x18>
 8008b10:	08008609 	.word	0x08008609

08008b14 <malloc>:
 8008b14:	4b02      	ldr	r3, [pc, #8]	; (8008b20 <malloc+0xc>)
 8008b16:	4601      	mov	r1, r0
 8008b18:	6818      	ldr	r0, [r3, #0]
 8008b1a:	f000 b803 	b.w	8008b24 <_malloc_r>
 8008b1e:	bf00      	nop
 8008b20:	20000010 	.word	0x20000010

08008b24 <_malloc_r>:
 8008b24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b28:	f101 040b 	add.w	r4, r1, #11
 8008b2c:	2c16      	cmp	r4, #22
 8008b2e:	4681      	mov	r9, r0
 8008b30:	d907      	bls.n	8008b42 <_malloc_r+0x1e>
 8008b32:	f034 0407 	bics.w	r4, r4, #7
 8008b36:	d505      	bpl.n	8008b44 <_malloc_r+0x20>
 8008b38:	230c      	movs	r3, #12
 8008b3a:	f8c9 3000 	str.w	r3, [r9]
 8008b3e:	2600      	movs	r6, #0
 8008b40:	e131      	b.n	8008da6 <_malloc_r+0x282>
 8008b42:	2410      	movs	r4, #16
 8008b44:	428c      	cmp	r4, r1
 8008b46:	d3f7      	bcc.n	8008b38 <_malloc_r+0x14>
 8008b48:	4648      	mov	r0, r9
 8008b4a:	f000 f9f9 	bl	8008f40 <__malloc_lock>
 8008b4e:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8008b52:	4d9c      	ldr	r5, [pc, #624]	; (8008dc4 <_malloc_r+0x2a0>)
 8008b54:	d236      	bcs.n	8008bc4 <_malloc_r+0xa0>
 8008b56:	f104 0208 	add.w	r2, r4, #8
 8008b5a:	442a      	add	r2, r5
 8008b5c:	f1a2 0108 	sub.w	r1, r2, #8
 8008b60:	6856      	ldr	r6, [r2, #4]
 8008b62:	428e      	cmp	r6, r1
 8008b64:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8008b68:	d102      	bne.n	8008b70 <_malloc_r+0x4c>
 8008b6a:	68d6      	ldr	r6, [r2, #12]
 8008b6c:	42b2      	cmp	r2, r6
 8008b6e:	d010      	beq.n	8008b92 <_malloc_r+0x6e>
 8008b70:	6873      	ldr	r3, [r6, #4]
 8008b72:	68f2      	ldr	r2, [r6, #12]
 8008b74:	68b1      	ldr	r1, [r6, #8]
 8008b76:	f023 0303 	bic.w	r3, r3, #3
 8008b7a:	60ca      	str	r2, [r1, #12]
 8008b7c:	4433      	add	r3, r6
 8008b7e:	6091      	str	r1, [r2, #8]
 8008b80:	685a      	ldr	r2, [r3, #4]
 8008b82:	f042 0201 	orr.w	r2, r2, #1
 8008b86:	605a      	str	r2, [r3, #4]
 8008b88:	4648      	mov	r0, r9
 8008b8a:	f000 f9df 	bl	8008f4c <__malloc_unlock>
 8008b8e:	3608      	adds	r6, #8
 8008b90:	e109      	b.n	8008da6 <_malloc_r+0x282>
 8008b92:	3302      	adds	r3, #2
 8008b94:	4a8c      	ldr	r2, [pc, #560]	; (8008dc8 <_malloc_r+0x2a4>)
 8008b96:	692e      	ldr	r6, [r5, #16]
 8008b98:	4296      	cmp	r6, r2
 8008b9a:	4611      	mov	r1, r2
 8008b9c:	d06d      	beq.n	8008c7a <_malloc_r+0x156>
 8008b9e:	6870      	ldr	r0, [r6, #4]
 8008ba0:	f020 0003 	bic.w	r0, r0, #3
 8008ba4:	1b07      	subs	r7, r0, r4
 8008ba6:	2f0f      	cmp	r7, #15
 8008ba8:	dd47      	ble.n	8008c3a <_malloc_r+0x116>
 8008baa:	1933      	adds	r3, r6, r4
 8008bac:	f044 0401 	orr.w	r4, r4, #1
 8008bb0:	6074      	str	r4, [r6, #4]
 8008bb2:	616b      	str	r3, [r5, #20]
 8008bb4:	612b      	str	r3, [r5, #16]
 8008bb6:	60da      	str	r2, [r3, #12]
 8008bb8:	609a      	str	r2, [r3, #8]
 8008bba:	f047 0201 	orr.w	r2, r7, #1
 8008bbe:	605a      	str	r2, [r3, #4]
 8008bc0:	5037      	str	r7, [r6, r0]
 8008bc2:	e7e1      	b.n	8008b88 <_malloc_r+0x64>
 8008bc4:	0a63      	lsrs	r3, r4, #9
 8008bc6:	d02a      	beq.n	8008c1e <_malloc_r+0xfa>
 8008bc8:	2b04      	cmp	r3, #4
 8008bca:	d812      	bhi.n	8008bf2 <_malloc_r+0xce>
 8008bcc:	09a3      	lsrs	r3, r4, #6
 8008bce:	3338      	adds	r3, #56	; 0x38
 8008bd0:	1c5a      	adds	r2, r3, #1
 8008bd2:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8008bd6:	f1a2 0008 	sub.w	r0, r2, #8
 8008bda:	6856      	ldr	r6, [r2, #4]
 8008bdc:	4286      	cmp	r6, r0
 8008bde:	d006      	beq.n	8008bee <_malloc_r+0xca>
 8008be0:	6872      	ldr	r2, [r6, #4]
 8008be2:	f022 0203 	bic.w	r2, r2, #3
 8008be6:	1b11      	subs	r1, r2, r4
 8008be8:	290f      	cmp	r1, #15
 8008bea:	dd1c      	ble.n	8008c26 <_malloc_r+0x102>
 8008bec:	3b01      	subs	r3, #1
 8008bee:	3301      	adds	r3, #1
 8008bf0:	e7d0      	b.n	8008b94 <_malloc_r+0x70>
 8008bf2:	2b14      	cmp	r3, #20
 8008bf4:	d801      	bhi.n	8008bfa <_malloc_r+0xd6>
 8008bf6:	335b      	adds	r3, #91	; 0x5b
 8008bf8:	e7ea      	b.n	8008bd0 <_malloc_r+0xac>
 8008bfa:	2b54      	cmp	r3, #84	; 0x54
 8008bfc:	d802      	bhi.n	8008c04 <_malloc_r+0xe0>
 8008bfe:	0b23      	lsrs	r3, r4, #12
 8008c00:	336e      	adds	r3, #110	; 0x6e
 8008c02:	e7e5      	b.n	8008bd0 <_malloc_r+0xac>
 8008c04:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8008c08:	d802      	bhi.n	8008c10 <_malloc_r+0xec>
 8008c0a:	0be3      	lsrs	r3, r4, #15
 8008c0c:	3377      	adds	r3, #119	; 0x77
 8008c0e:	e7df      	b.n	8008bd0 <_malloc_r+0xac>
 8008c10:	f240 5254 	movw	r2, #1364	; 0x554
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d804      	bhi.n	8008c22 <_malloc_r+0xfe>
 8008c18:	0ca3      	lsrs	r3, r4, #18
 8008c1a:	337c      	adds	r3, #124	; 0x7c
 8008c1c:	e7d8      	b.n	8008bd0 <_malloc_r+0xac>
 8008c1e:	233f      	movs	r3, #63	; 0x3f
 8008c20:	e7d6      	b.n	8008bd0 <_malloc_r+0xac>
 8008c22:	237e      	movs	r3, #126	; 0x7e
 8008c24:	e7d4      	b.n	8008bd0 <_malloc_r+0xac>
 8008c26:	2900      	cmp	r1, #0
 8008c28:	68f1      	ldr	r1, [r6, #12]
 8008c2a:	db04      	blt.n	8008c36 <_malloc_r+0x112>
 8008c2c:	68b3      	ldr	r3, [r6, #8]
 8008c2e:	60d9      	str	r1, [r3, #12]
 8008c30:	608b      	str	r3, [r1, #8]
 8008c32:	18b3      	adds	r3, r6, r2
 8008c34:	e7a4      	b.n	8008b80 <_malloc_r+0x5c>
 8008c36:	460e      	mov	r6, r1
 8008c38:	e7d0      	b.n	8008bdc <_malloc_r+0xb8>
 8008c3a:	2f00      	cmp	r7, #0
 8008c3c:	616a      	str	r2, [r5, #20]
 8008c3e:	612a      	str	r2, [r5, #16]
 8008c40:	db05      	blt.n	8008c4e <_malloc_r+0x12a>
 8008c42:	4430      	add	r0, r6
 8008c44:	6843      	ldr	r3, [r0, #4]
 8008c46:	f043 0301 	orr.w	r3, r3, #1
 8008c4a:	6043      	str	r3, [r0, #4]
 8008c4c:	e79c      	b.n	8008b88 <_malloc_r+0x64>
 8008c4e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8008c52:	d244      	bcs.n	8008cde <_malloc_r+0x1ba>
 8008c54:	08c0      	lsrs	r0, r0, #3
 8008c56:	1087      	asrs	r7, r0, #2
 8008c58:	2201      	movs	r2, #1
 8008c5a:	fa02 f707 	lsl.w	r7, r2, r7
 8008c5e:	686a      	ldr	r2, [r5, #4]
 8008c60:	3001      	adds	r0, #1
 8008c62:	433a      	orrs	r2, r7
 8008c64:	606a      	str	r2, [r5, #4]
 8008c66:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8008c6a:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8008c6e:	60b7      	str	r7, [r6, #8]
 8008c70:	3a08      	subs	r2, #8
 8008c72:	60f2      	str	r2, [r6, #12]
 8008c74:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8008c78:	60fe      	str	r6, [r7, #12]
 8008c7a:	2001      	movs	r0, #1
 8008c7c:	109a      	asrs	r2, r3, #2
 8008c7e:	fa00 f202 	lsl.w	r2, r0, r2
 8008c82:	6868      	ldr	r0, [r5, #4]
 8008c84:	4282      	cmp	r2, r0
 8008c86:	f200 80a1 	bhi.w	8008dcc <_malloc_r+0x2a8>
 8008c8a:	4202      	tst	r2, r0
 8008c8c:	d106      	bne.n	8008c9c <_malloc_r+0x178>
 8008c8e:	f023 0303 	bic.w	r3, r3, #3
 8008c92:	0052      	lsls	r2, r2, #1
 8008c94:	4202      	tst	r2, r0
 8008c96:	f103 0304 	add.w	r3, r3, #4
 8008c9a:	d0fa      	beq.n	8008c92 <_malloc_r+0x16e>
 8008c9c:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8008ca0:	46e0      	mov	r8, ip
 8008ca2:	469e      	mov	lr, r3
 8008ca4:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8008ca8:	4546      	cmp	r6, r8
 8008caa:	d153      	bne.n	8008d54 <_malloc_r+0x230>
 8008cac:	f10e 0e01 	add.w	lr, lr, #1
 8008cb0:	f01e 0f03 	tst.w	lr, #3
 8008cb4:	f108 0808 	add.w	r8, r8, #8
 8008cb8:	d1f4      	bne.n	8008ca4 <_malloc_r+0x180>
 8008cba:	0798      	lsls	r0, r3, #30
 8008cbc:	d179      	bne.n	8008db2 <_malloc_r+0x28e>
 8008cbe:	686b      	ldr	r3, [r5, #4]
 8008cc0:	ea23 0302 	bic.w	r3, r3, r2
 8008cc4:	606b      	str	r3, [r5, #4]
 8008cc6:	6868      	ldr	r0, [r5, #4]
 8008cc8:	0052      	lsls	r2, r2, #1
 8008cca:	4282      	cmp	r2, r0
 8008ccc:	d87e      	bhi.n	8008dcc <_malloc_r+0x2a8>
 8008cce:	2a00      	cmp	r2, #0
 8008cd0:	d07c      	beq.n	8008dcc <_malloc_r+0x2a8>
 8008cd2:	4673      	mov	r3, lr
 8008cd4:	4202      	tst	r2, r0
 8008cd6:	d1e1      	bne.n	8008c9c <_malloc_r+0x178>
 8008cd8:	3304      	adds	r3, #4
 8008cda:	0052      	lsls	r2, r2, #1
 8008cdc:	e7fa      	b.n	8008cd4 <_malloc_r+0x1b0>
 8008cde:	0a42      	lsrs	r2, r0, #9
 8008ce0:	2a04      	cmp	r2, #4
 8008ce2:	d815      	bhi.n	8008d10 <_malloc_r+0x1ec>
 8008ce4:	0982      	lsrs	r2, r0, #6
 8008ce6:	3238      	adds	r2, #56	; 0x38
 8008ce8:	1c57      	adds	r7, r2, #1
 8008cea:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8008cee:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8008cf2:	45be      	cmp	lr, r7
 8008cf4:	d126      	bne.n	8008d44 <_malloc_r+0x220>
 8008cf6:	2001      	movs	r0, #1
 8008cf8:	1092      	asrs	r2, r2, #2
 8008cfa:	fa00 f202 	lsl.w	r2, r0, r2
 8008cfe:	6868      	ldr	r0, [r5, #4]
 8008d00:	4310      	orrs	r0, r2
 8008d02:	6068      	str	r0, [r5, #4]
 8008d04:	f8c6 e00c 	str.w	lr, [r6, #12]
 8008d08:	60b7      	str	r7, [r6, #8]
 8008d0a:	f8ce 6008 	str.w	r6, [lr, #8]
 8008d0e:	e7b3      	b.n	8008c78 <_malloc_r+0x154>
 8008d10:	2a14      	cmp	r2, #20
 8008d12:	d801      	bhi.n	8008d18 <_malloc_r+0x1f4>
 8008d14:	325b      	adds	r2, #91	; 0x5b
 8008d16:	e7e7      	b.n	8008ce8 <_malloc_r+0x1c4>
 8008d18:	2a54      	cmp	r2, #84	; 0x54
 8008d1a:	d802      	bhi.n	8008d22 <_malloc_r+0x1fe>
 8008d1c:	0b02      	lsrs	r2, r0, #12
 8008d1e:	326e      	adds	r2, #110	; 0x6e
 8008d20:	e7e2      	b.n	8008ce8 <_malloc_r+0x1c4>
 8008d22:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008d26:	d802      	bhi.n	8008d2e <_malloc_r+0x20a>
 8008d28:	0bc2      	lsrs	r2, r0, #15
 8008d2a:	3277      	adds	r2, #119	; 0x77
 8008d2c:	e7dc      	b.n	8008ce8 <_malloc_r+0x1c4>
 8008d2e:	f240 5754 	movw	r7, #1364	; 0x554
 8008d32:	42ba      	cmp	r2, r7
 8008d34:	bf9a      	itte	ls
 8008d36:	0c82      	lsrls	r2, r0, #18
 8008d38:	327c      	addls	r2, #124	; 0x7c
 8008d3a:	227e      	movhi	r2, #126	; 0x7e
 8008d3c:	e7d4      	b.n	8008ce8 <_malloc_r+0x1c4>
 8008d3e:	68bf      	ldr	r7, [r7, #8]
 8008d40:	45be      	cmp	lr, r7
 8008d42:	d004      	beq.n	8008d4e <_malloc_r+0x22a>
 8008d44:	687a      	ldr	r2, [r7, #4]
 8008d46:	f022 0203 	bic.w	r2, r2, #3
 8008d4a:	4290      	cmp	r0, r2
 8008d4c:	d3f7      	bcc.n	8008d3e <_malloc_r+0x21a>
 8008d4e:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8008d52:	e7d7      	b.n	8008d04 <_malloc_r+0x1e0>
 8008d54:	6870      	ldr	r0, [r6, #4]
 8008d56:	68f7      	ldr	r7, [r6, #12]
 8008d58:	f020 0003 	bic.w	r0, r0, #3
 8008d5c:	eba0 0a04 	sub.w	sl, r0, r4
 8008d60:	f1ba 0f0f 	cmp.w	sl, #15
 8008d64:	dd10      	ble.n	8008d88 <_malloc_r+0x264>
 8008d66:	68b2      	ldr	r2, [r6, #8]
 8008d68:	1933      	adds	r3, r6, r4
 8008d6a:	f044 0401 	orr.w	r4, r4, #1
 8008d6e:	6074      	str	r4, [r6, #4]
 8008d70:	60d7      	str	r7, [r2, #12]
 8008d72:	60ba      	str	r2, [r7, #8]
 8008d74:	f04a 0201 	orr.w	r2, sl, #1
 8008d78:	616b      	str	r3, [r5, #20]
 8008d7a:	612b      	str	r3, [r5, #16]
 8008d7c:	60d9      	str	r1, [r3, #12]
 8008d7e:	6099      	str	r1, [r3, #8]
 8008d80:	605a      	str	r2, [r3, #4]
 8008d82:	f846 a000 	str.w	sl, [r6, r0]
 8008d86:	e6ff      	b.n	8008b88 <_malloc_r+0x64>
 8008d88:	f1ba 0f00 	cmp.w	sl, #0
 8008d8c:	db0f      	blt.n	8008dae <_malloc_r+0x28a>
 8008d8e:	4430      	add	r0, r6
 8008d90:	6843      	ldr	r3, [r0, #4]
 8008d92:	f043 0301 	orr.w	r3, r3, #1
 8008d96:	6043      	str	r3, [r0, #4]
 8008d98:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8008d9c:	4648      	mov	r0, r9
 8008d9e:	60df      	str	r7, [r3, #12]
 8008da0:	60bb      	str	r3, [r7, #8]
 8008da2:	f000 f8d3 	bl	8008f4c <__malloc_unlock>
 8008da6:	4630      	mov	r0, r6
 8008da8:	b003      	add	sp, #12
 8008daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dae:	463e      	mov	r6, r7
 8008db0:	e77a      	b.n	8008ca8 <_malloc_r+0x184>
 8008db2:	f85c 0908 	ldr.w	r0, [ip], #-8
 8008db6:	4584      	cmp	ip, r0
 8008db8:	f103 33ff 	add.w	r3, r3, #4294967295
 8008dbc:	f43f af7d 	beq.w	8008cba <_malloc_r+0x196>
 8008dc0:	e781      	b.n	8008cc6 <_malloc_r+0x1a2>
 8008dc2:	bf00      	nop
 8008dc4:	20000104 	.word	0x20000104
 8008dc8:	2000010c 	.word	0x2000010c
 8008dcc:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8008dd0:	f8db 6004 	ldr.w	r6, [fp, #4]
 8008dd4:	f026 0603 	bic.w	r6, r6, #3
 8008dd8:	42b4      	cmp	r4, r6
 8008dda:	d803      	bhi.n	8008de4 <_malloc_r+0x2c0>
 8008ddc:	1b33      	subs	r3, r6, r4
 8008dde:	2b0f      	cmp	r3, #15
 8008de0:	f300 8096 	bgt.w	8008f10 <_malloc_r+0x3ec>
 8008de4:	4a4f      	ldr	r2, [pc, #316]	; (8008f24 <_malloc_r+0x400>)
 8008de6:	6817      	ldr	r7, [r2, #0]
 8008de8:	4a4f      	ldr	r2, [pc, #316]	; (8008f28 <_malloc_r+0x404>)
 8008dea:	6811      	ldr	r1, [r2, #0]
 8008dec:	3710      	adds	r7, #16
 8008dee:	3101      	adds	r1, #1
 8008df0:	eb0b 0306 	add.w	r3, fp, r6
 8008df4:	4427      	add	r7, r4
 8008df6:	d005      	beq.n	8008e04 <_malloc_r+0x2e0>
 8008df8:	494c      	ldr	r1, [pc, #304]	; (8008f2c <_malloc_r+0x408>)
 8008dfa:	3901      	subs	r1, #1
 8008dfc:	440f      	add	r7, r1
 8008dfe:	3101      	adds	r1, #1
 8008e00:	4249      	negs	r1, r1
 8008e02:	400f      	ands	r7, r1
 8008e04:	4639      	mov	r1, r7
 8008e06:	4648      	mov	r0, r9
 8008e08:	9201      	str	r2, [sp, #4]
 8008e0a:	9300      	str	r3, [sp, #0]
 8008e0c:	f000 fb74 	bl	80094f8 <_sbrk_r>
 8008e10:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008e14:	4680      	mov	r8, r0
 8008e16:	d056      	beq.n	8008ec6 <_malloc_r+0x3a2>
 8008e18:	9b00      	ldr	r3, [sp, #0]
 8008e1a:	9a01      	ldr	r2, [sp, #4]
 8008e1c:	4283      	cmp	r3, r0
 8008e1e:	d901      	bls.n	8008e24 <_malloc_r+0x300>
 8008e20:	45ab      	cmp	fp, r5
 8008e22:	d150      	bne.n	8008ec6 <_malloc_r+0x3a2>
 8008e24:	4842      	ldr	r0, [pc, #264]	; (8008f30 <_malloc_r+0x40c>)
 8008e26:	6801      	ldr	r1, [r0, #0]
 8008e28:	4543      	cmp	r3, r8
 8008e2a:	eb07 0e01 	add.w	lr, r7, r1
 8008e2e:	f8c0 e000 	str.w	lr, [r0]
 8008e32:	4940      	ldr	r1, [pc, #256]	; (8008f34 <_malloc_r+0x410>)
 8008e34:	4682      	mov	sl, r0
 8008e36:	d113      	bne.n	8008e60 <_malloc_r+0x33c>
 8008e38:	420b      	tst	r3, r1
 8008e3a:	d111      	bne.n	8008e60 <_malloc_r+0x33c>
 8008e3c:	68ab      	ldr	r3, [r5, #8]
 8008e3e:	443e      	add	r6, r7
 8008e40:	f046 0601 	orr.w	r6, r6, #1
 8008e44:	605e      	str	r6, [r3, #4]
 8008e46:	4a3c      	ldr	r2, [pc, #240]	; (8008f38 <_malloc_r+0x414>)
 8008e48:	f8da 3000 	ldr.w	r3, [sl]
 8008e4c:	6811      	ldr	r1, [r2, #0]
 8008e4e:	428b      	cmp	r3, r1
 8008e50:	bf88      	it	hi
 8008e52:	6013      	strhi	r3, [r2, #0]
 8008e54:	4a39      	ldr	r2, [pc, #228]	; (8008f3c <_malloc_r+0x418>)
 8008e56:	6811      	ldr	r1, [r2, #0]
 8008e58:	428b      	cmp	r3, r1
 8008e5a:	bf88      	it	hi
 8008e5c:	6013      	strhi	r3, [r2, #0]
 8008e5e:	e032      	b.n	8008ec6 <_malloc_r+0x3a2>
 8008e60:	6810      	ldr	r0, [r2, #0]
 8008e62:	3001      	adds	r0, #1
 8008e64:	bf1b      	ittet	ne
 8008e66:	eba8 0303 	subne.w	r3, r8, r3
 8008e6a:	4473      	addne	r3, lr
 8008e6c:	f8c2 8000 	streq.w	r8, [r2]
 8008e70:	f8ca 3000 	strne.w	r3, [sl]
 8008e74:	f018 0007 	ands.w	r0, r8, #7
 8008e78:	bf1c      	itt	ne
 8008e7a:	f1c0 0008 	rsbne	r0, r0, #8
 8008e7e:	4480      	addne	r8, r0
 8008e80:	4b2a      	ldr	r3, [pc, #168]	; (8008f2c <_malloc_r+0x408>)
 8008e82:	4447      	add	r7, r8
 8008e84:	4418      	add	r0, r3
 8008e86:	400f      	ands	r7, r1
 8008e88:	1bc7      	subs	r7, r0, r7
 8008e8a:	4639      	mov	r1, r7
 8008e8c:	4648      	mov	r0, r9
 8008e8e:	f000 fb33 	bl	80094f8 <_sbrk_r>
 8008e92:	1c43      	adds	r3, r0, #1
 8008e94:	bf08      	it	eq
 8008e96:	4640      	moveq	r0, r8
 8008e98:	f8da 3000 	ldr.w	r3, [sl]
 8008e9c:	f8c5 8008 	str.w	r8, [r5, #8]
 8008ea0:	bf08      	it	eq
 8008ea2:	2700      	moveq	r7, #0
 8008ea4:	eba0 0008 	sub.w	r0, r0, r8
 8008ea8:	443b      	add	r3, r7
 8008eaa:	4407      	add	r7, r0
 8008eac:	f047 0701 	orr.w	r7, r7, #1
 8008eb0:	45ab      	cmp	fp, r5
 8008eb2:	f8ca 3000 	str.w	r3, [sl]
 8008eb6:	f8c8 7004 	str.w	r7, [r8, #4]
 8008eba:	d0c4      	beq.n	8008e46 <_malloc_r+0x322>
 8008ebc:	2e0f      	cmp	r6, #15
 8008ebe:	d810      	bhi.n	8008ee2 <_malloc_r+0x3be>
 8008ec0:	2301      	movs	r3, #1
 8008ec2:	f8c8 3004 	str.w	r3, [r8, #4]
 8008ec6:	68ab      	ldr	r3, [r5, #8]
 8008ec8:	685a      	ldr	r2, [r3, #4]
 8008eca:	f022 0203 	bic.w	r2, r2, #3
 8008ece:	4294      	cmp	r4, r2
 8008ed0:	eba2 0304 	sub.w	r3, r2, r4
 8008ed4:	d801      	bhi.n	8008eda <_malloc_r+0x3b6>
 8008ed6:	2b0f      	cmp	r3, #15
 8008ed8:	dc1a      	bgt.n	8008f10 <_malloc_r+0x3ec>
 8008eda:	4648      	mov	r0, r9
 8008edc:	f000 f836 	bl	8008f4c <__malloc_unlock>
 8008ee0:	e62d      	b.n	8008b3e <_malloc_r+0x1a>
 8008ee2:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008ee6:	3e0c      	subs	r6, #12
 8008ee8:	f026 0607 	bic.w	r6, r6, #7
 8008eec:	f003 0301 	and.w	r3, r3, #1
 8008ef0:	4333      	orrs	r3, r6
 8008ef2:	f8cb 3004 	str.w	r3, [fp, #4]
 8008ef6:	eb0b 0306 	add.w	r3, fp, r6
 8008efa:	2205      	movs	r2, #5
 8008efc:	2e0f      	cmp	r6, #15
 8008efe:	605a      	str	r2, [r3, #4]
 8008f00:	609a      	str	r2, [r3, #8]
 8008f02:	d9a0      	bls.n	8008e46 <_malloc_r+0x322>
 8008f04:	f10b 0108 	add.w	r1, fp, #8
 8008f08:	4648      	mov	r0, r9
 8008f0a:	f7ff fcab 	bl	8008864 <_free_r>
 8008f0e:	e79a      	b.n	8008e46 <_malloc_r+0x322>
 8008f10:	68ae      	ldr	r6, [r5, #8]
 8008f12:	f044 0201 	orr.w	r2, r4, #1
 8008f16:	4434      	add	r4, r6
 8008f18:	f043 0301 	orr.w	r3, r3, #1
 8008f1c:	6072      	str	r2, [r6, #4]
 8008f1e:	60ac      	str	r4, [r5, #8]
 8008f20:	6063      	str	r3, [r4, #4]
 8008f22:	e631      	b.n	8008b88 <_malloc_r+0x64>
 8008f24:	20004fac 	.word	0x20004fac
 8008f28:	2000050c 	.word	0x2000050c
 8008f2c:	00000080 	.word	0x00000080
 8008f30:	20004f7c 	.word	0x20004f7c
 8008f34:	0000007f 	.word	0x0000007f
 8008f38:	20004fa4 	.word	0x20004fa4
 8008f3c:	20004fa8 	.word	0x20004fa8

08008f40 <__malloc_lock>:
 8008f40:	4801      	ldr	r0, [pc, #4]	; (8008f48 <__malloc_lock+0x8>)
 8008f42:	f7ff bd79 	b.w	8008a38 <__retarget_lock_acquire_recursive>
 8008f46:	bf00      	nop
 8008f48:	2000542c 	.word	0x2000542c

08008f4c <__malloc_unlock>:
 8008f4c:	4801      	ldr	r0, [pc, #4]	; (8008f54 <__malloc_unlock+0x8>)
 8008f4e:	f7ff bd74 	b.w	8008a3a <__retarget_lock_release_recursive>
 8008f52:	bf00      	nop
 8008f54:	2000542c 	.word	0x2000542c

08008f58 <_Balloc>:
 8008f58:	b570      	push	{r4, r5, r6, lr}
 8008f5a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008f5c:	4604      	mov	r4, r0
 8008f5e:	460e      	mov	r6, r1
 8008f60:	b93d      	cbnz	r5, 8008f72 <_Balloc+0x1a>
 8008f62:	2010      	movs	r0, #16
 8008f64:	f7ff fdd6 	bl	8008b14 <malloc>
 8008f68:	6260      	str	r0, [r4, #36]	; 0x24
 8008f6a:	6045      	str	r5, [r0, #4]
 8008f6c:	6085      	str	r5, [r0, #8]
 8008f6e:	6005      	str	r5, [r0, #0]
 8008f70:	60c5      	str	r5, [r0, #12]
 8008f72:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008f74:	68eb      	ldr	r3, [r5, #12]
 8008f76:	b183      	cbz	r3, 8008f9a <_Balloc+0x42>
 8008f78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f7a:	68db      	ldr	r3, [r3, #12]
 8008f7c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008f80:	b9b8      	cbnz	r0, 8008fb2 <_Balloc+0x5a>
 8008f82:	2101      	movs	r1, #1
 8008f84:	fa01 f506 	lsl.w	r5, r1, r6
 8008f88:	1d6a      	adds	r2, r5, #5
 8008f8a:	0092      	lsls	r2, r2, #2
 8008f8c:	4620      	mov	r0, r4
 8008f8e:	f000 fb4d 	bl	800962c <_calloc_r>
 8008f92:	b160      	cbz	r0, 8008fae <_Balloc+0x56>
 8008f94:	6046      	str	r6, [r0, #4]
 8008f96:	6085      	str	r5, [r0, #8]
 8008f98:	e00e      	b.n	8008fb8 <_Balloc+0x60>
 8008f9a:	2221      	movs	r2, #33	; 0x21
 8008f9c:	2104      	movs	r1, #4
 8008f9e:	4620      	mov	r0, r4
 8008fa0:	f000 fb44 	bl	800962c <_calloc_r>
 8008fa4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fa6:	60e8      	str	r0, [r5, #12]
 8008fa8:	68db      	ldr	r3, [r3, #12]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d1e4      	bne.n	8008f78 <_Balloc+0x20>
 8008fae:	2000      	movs	r0, #0
 8008fb0:	bd70      	pop	{r4, r5, r6, pc}
 8008fb2:	6802      	ldr	r2, [r0, #0]
 8008fb4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8008fb8:	2300      	movs	r3, #0
 8008fba:	6103      	str	r3, [r0, #16]
 8008fbc:	60c3      	str	r3, [r0, #12]
 8008fbe:	bd70      	pop	{r4, r5, r6, pc}

08008fc0 <_Bfree>:
 8008fc0:	b570      	push	{r4, r5, r6, lr}
 8008fc2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008fc4:	4606      	mov	r6, r0
 8008fc6:	460d      	mov	r5, r1
 8008fc8:	b93c      	cbnz	r4, 8008fda <_Bfree+0x1a>
 8008fca:	2010      	movs	r0, #16
 8008fcc:	f7ff fda2 	bl	8008b14 <malloc>
 8008fd0:	6270      	str	r0, [r6, #36]	; 0x24
 8008fd2:	6044      	str	r4, [r0, #4]
 8008fd4:	6084      	str	r4, [r0, #8]
 8008fd6:	6004      	str	r4, [r0, #0]
 8008fd8:	60c4      	str	r4, [r0, #12]
 8008fda:	b13d      	cbz	r5, 8008fec <_Bfree+0x2c>
 8008fdc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008fde:	686a      	ldr	r2, [r5, #4]
 8008fe0:	68db      	ldr	r3, [r3, #12]
 8008fe2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fe6:	6029      	str	r1, [r5, #0]
 8008fe8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008fec:	bd70      	pop	{r4, r5, r6, pc}

08008fee <__multadd>:
 8008fee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ff2:	690d      	ldr	r5, [r1, #16]
 8008ff4:	461f      	mov	r7, r3
 8008ff6:	4606      	mov	r6, r0
 8008ff8:	460c      	mov	r4, r1
 8008ffa:	f101 0e14 	add.w	lr, r1, #20
 8008ffe:	2300      	movs	r3, #0
 8009000:	f8de 0000 	ldr.w	r0, [lr]
 8009004:	b281      	uxth	r1, r0
 8009006:	fb02 7101 	mla	r1, r2, r1, r7
 800900a:	0c0f      	lsrs	r7, r1, #16
 800900c:	0c00      	lsrs	r0, r0, #16
 800900e:	fb02 7000 	mla	r0, r2, r0, r7
 8009012:	b289      	uxth	r1, r1
 8009014:	3301      	adds	r3, #1
 8009016:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800901a:	429d      	cmp	r5, r3
 800901c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009020:	f84e 1b04 	str.w	r1, [lr], #4
 8009024:	dcec      	bgt.n	8009000 <__multadd+0x12>
 8009026:	b1d7      	cbz	r7, 800905e <__multadd+0x70>
 8009028:	68a3      	ldr	r3, [r4, #8]
 800902a:	429d      	cmp	r5, r3
 800902c:	db12      	blt.n	8009054 <__multadd+0x66>
 800902e:	6861      	ldr	r1, [r4, #4]
 8009030:	4630      	mov	r0, r6
 8009032:	3101      	adds	r1, #1
 8009034:	f7ff ff90 	bl	8008f58 <_Balloc>
 8009038:	6922      	ldr	r2, [r4, #16]
 800903a:	3202      	adds	r2, #2
 800903c:	f104 010c 	add.w	r1, r4, #12
 8009040:	4680      	mov	r8, r0
 8009042:	0092      	lsls	r2, r2, #2
 8009044:	300c      	adds	r0, #12
 8009046:	f7fd fa9f 	bl	8006588 <memcpy>
 800904a:	4621      	mov	r1, r4
 800904c:	4630      	mov	r0, r6
 800904e:	f7ff ffb7 	bl	8008fc0 <_Bfree>
 8009052:	4644      	mov	r4, r8
 8009054:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009058:	3501      	adds	r5, #1
 800905a:	615f      	str	r7, [r3, #20]
 800905c:	6125      	str	r5, [r4, #16]
 800905e:	4620      	mov	r0, r4
 8009060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009064 <__hi0bits>:
 8009064:	0c02      	lsrs	r2, r0, #16
 8009066:	0412      	lsls	r2, r2, #16
 8009068:	4603      	mov	r3, r0
 800906a:	b9b2      	cbnz	r2, 800909a <__hi0bits+0x36>
 800906c:	0403      	lsls	r3, r0, #16
 800906e:	2010      	movs	r0, #16
 8009070:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009074:	bf04      	itt	eq
 8009076:	021b      	lsleq	r3, r3, #8
 8009078:	3008      	addeq	r0, #8
 800907a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800907e:	bf04      	itt	eq
 8009080:	011b      	lsleq	r3, r3, #4
 8009082:	3004      	addeq	r0, #4
 8009084:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009088:	bf04      	itt	eq
 800908a:	009b      	lsleq	r3, r3, #2
 800908c:	3002      	addeq	r0, #2
 800908e:	2b00      	cmp	r3, #0
 8009090:	db06      	blt.n	80090a0 <__hi0bits+0x3c>
 8009092:	005b      	lsls	r3, r3, #1
 8009094:	d503      	bpl.n	800909e <__hi0bits+0x3a>
 8009096:	3001      	adds	r0, #1
 8009098:	4770      	bx	lr
 800909a:	2000      	movs	r0, #0
 800909c:	e7e8      	b.n	8009070 <__hi0bits+0xc>
 800909e:	2020      	movs	r0, #32
 80090a0:	4770      	bx	lr

080090a2 <__lo0bits>:
 80090a2:	6803      	ldr	r3, [r0, #0]
 80090a4:	f013 0207 	ands.w	r2, r3, #7
 80090a8:	4601      	mov	r1, r0
 80090aa:	d00b      	beq.n	80090c4 <__lo0bits+0x22>
 80090ac:	07da      	lsls	r2, r3, #31
 80090ae:	d423      	bmi.n	80090f8 <__lo0bits+0x56>
 80090b0:	0798      	lsls	r0, r3, #30
 80090b2:	bf49      	itett	mi
 80090b4:	085b      	lsrmi	r3, r3, #1
 80090b6:	089b      	lsrpl	r3, r3, #2
 80090b8:	2001      	movmi	r0, #1
 80090ba:	600b      	strmi	r3, [r1, #0]
 80090bc:	bf5c      	itt	pl
 80090be:	600b      	strpl	r3, [r1, #0]
 80090c0:	2002      	movpl	r0, #2
 80090c2:	4770      	bx	lr
 80090c4:	b298      	uxth	r0, r3
 80090c6:	b9a8      	cbnz	r0, 80090f4 <__lo0bits+0x52>
 80090c8:	0c1b      	lsrs	r3, r3, #16
 80090ca:	2010      	movs	r0, #16
 80090cc:	f013 0fff 	tst.w	r3, #255	; 0xff
 80090d0:	bf04      	itt	eq
 80090d2:	0a1b      	lsreq	r3, r3, #8
 80090d4:	3008      	addeq	r0, #8
 80090d6:	071a      	lsls	r2, r3, #28
 80090d8:	bf04      	itt	eq
 80090da:	091b      	lsreq	r3, r3, #4
 80090dc:	3004      	addeq	r0, #4
 80090de:	079a      	lsls	r2, r3, #30
 80090e0:	bf04      	itt	eq
 80090e2:	089b      	lsreq	r3, r3, #2
 80090e4:	3002      	addeq	r0, #2
 80090e6:	07da      	lsls	r2, r3, #31
 80090e8:	d402      	bmi.n	80090f0 <__lo0bits+0x4e>
 80090ea:	085b      	lsrs	r3, r3, #1
 80090ec:	d006      	beq.n	80090fc <__lo0bits+0x5a>
 80090ee:	3001      	adds	r0, #1
 80090f0:	600b      	str	r3, [r1, #0]
 80090f2:	4770      	bx	lr
 80090f4:	4610      	mov	r0, r2
 80090f6:	e7e9      	b.n	80090cc <__lo0bits+0x2a>
 80090f8:	2000      	movs	r0, #0
 80090fa:	4770      	bx	lr
 80090fc:	2020      	movs	r0, #32
 80090fe:	4770      	bx	lr

08009100 <__i2b>:
 8009100:	b510      	push	{r4, lr}
 8009102:	460c      	mov	r4, r1
 8009104:	2101      	movs	r1, #1
 8009106:	f7ff ff27 	bl	8008f58 <_Balloc>
 800910a:	2201      	movs	r2, #1
 800910c:	6144      	str	r4, [r0, #20]
 800910e:	6102      	str	r2, [r0, #16]
 8009110:	bd10      	pop	{r4, pc}

08009112 <__multiply>:
 8009112:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009116:	4614      	mov	r4, r2
 8009118:	690a      	ldr	r2, [r1, #16]
 800911a:	6923      	ldr	r3, [r4, #16]
 800911c:	429a      	cmp	r2, r3
 800911e:	bfb8      	it	lt
 8009120:	460b      	movlt	r3, r1
 8009122:	4689      	mov	r9, r1
 8009124:	bfbc      	itt	lt
 8009126:	46a1      	movlt	r9, r4
 8009128:	461c      	movlt	r4, r3
 800912a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800912e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009132:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8009136:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800913a:	eb07 060a 	add.w	r6, r7, sl
 800913e:	429e      	cmp	r6, r3
 8009140:	bfc8      	it	gt
 8009142:	3101      	addgt	r1, #1
 8009144:	f7ff ff08 	bl	8008f58 <_Balloc>
 8009148:	f100 0514 	add.w	r5, r0, #20
 800914c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009150:	462b      	mov	r3, r5
 8009152:	2200      	movs	r2, #0
 8009154:	4543      	cmp	r3, r8
 8009156:	d316      	bcc.n	8009186 <__multiply+0x74>
 8009158:	f104 0214 	add.w	r2, r4, #20
 800915c:	f109 0114 	add.w	r1, r9, #20
 8009160:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8009164:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009168:	9301      	str	r3, [sp, #4]
 800916a:	9c01      	ldr	r4, [sp, #4]
 800916c:	4294      	cmp	r4, r2
 800916e:	4613      	mov	r3, r2
 8009170:	d80c      	bhi.n	800918c <__multiply+0x7a>
 8009172:	2e00      	cmp	r6, #0
 8009174:	dd03      	ble.n	800917e <__multiply+0x6c>
 8009176:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800917a:	2b00      	cmp	r3, #0
 800917c:	d054      	beq.n	8009228 <__multiply+0x116>
 800917e:	6106      	str	r6, [r0, #16]
 8009180:	b003      	add	sp, #12
 8009182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009186:	f843 2b04 	str.w	r2, [r3], #4
 800918a:	e7e3      	b.n	8009154 <__multiply+0x42>
 800918c:	f8b3 a000 	ldrh.w	sl, [r3]
 8009190:	3204      	adds	r2, #4
 8009192:	f1ba 0f00 	cmp.w	sl, #0
 8009196:	d020      	beq.n	80091da <__multiply+0xc8>
 8009198:	46ae      	mov	lr, r5
 800919a:	4689      	mov	r9, r1
 800919c:	f04f 0c00 	mov.w	ip, #0
 80091a0:	f859 4b04 	ldr.w	r4, [r9], #4
 80091a4:	f8be b000 	ldrh.w	fp, [lr]
 80091a8:	b2a3      	uxth	r3, r4
 80091aa:	fb0a b303 	mla	r3, sl, r3, fp
 80091ae:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80091b2:	f8de 4000 	ldr.w	r4, [lr]
 80091b6:	4463      	add	r3, ip
 80091b8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80091bc:	fb0a c40b 	mla	r4, sl, fp, ip
 80091c0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80091c4:	b29b      	uxth	r3, r3
 80091c6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80091ca:	454f      	cmp	r7, r9
 80091cc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80091d0:	f84e 3b04 	str.w	r3, [lr], #4
 80091d4:	d8e4      	bhi.n	80091a0 <__multiply+0x8e>
 80091d6:	f8ce c000 	str.w	ip, [lr]
 80091da:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80091de:	f1b9 0f00 	cmp.w	r9, #0
 80091e2:	d01f      	beq.n	8009224 <__multiply+0x112>
 80091e4:	682b      	ldr	r3, [r5, #0]
 80091e6:	46ae      	mov	lr, r5
 80091e8:	468c      	mov	ip, r1
 80091ea:	f04f 0a00 	mov.w	sl, #0
 80091ee:	f8bc 4000 	ldrh.w	r4, [ip]
 80091f2:	f8be b002 	ldrh.w	fp, [lr, #2]
 80091f6:	fb09 b404 	mla	r4, r9, r4, fp
 80091fa:	44a2      	add	sl, r4
 80091fc:	b29b      	uxth	r3, r3
 80091fe:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8009202:	f84e 3b04 	str.w	r3, [lr], #4
 8009206:	f85c 3b04 	ldr.w	r3, [ip], #4
 800920a:	f8be 4000 	ldrh.w	r4, [lr]
 800920e:	0c1b      	lsrs	r3, r3, #16
 8009210:	fb09 4303 	mla	r3, r9, r3, r4
 8009214:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8009218:	4567      	cmp	r7, ip
 800921a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800921e:	d8e6      	bhi.n	80091ee <__multiply+0xdc>
 8009220:	f8ce 3000 	str.w	r3, [lr]
 8009224:	3504      	adds	r5, #4
 8009226:	e7a0      	b.n	800916a <__multiply+0x58>
 8009228:	3e01      	subs	r6, #1
 800922a:	e7a2      	b.n	8009172 <__multiply+0x60>

0800922c <__pow5mult>:
 800922c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009230:	4615      	mov	r5, r2
 8009232:	f012 0203 	ands.w	r2, r2, #3
 8009236:	4606      	mov	r6, r0
 8009238:	460f      	mov	r7, r1
 800923a:	d007      	beq.n	800924c <__pow5mult+0x20>
 800923c:	3a01      	subs	r2, #1
 800923e:	4c21      	ldr	r4, [pc, #132]	; (80092c4 <__pow5mult+0x98>)
 8009240:	2300      	movs	r3, #0
 8009242:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009246:	f7ff fed2 	bl	8008fee <__multadd>
 800924a:	4607      	mov	r7, r0
 800924c:	10ad      	asrs	r5, r5, #2
 800924e:	d035      	beq.n	80092bc <__pow5mult+0x90>
 8009250:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009252:	b93c      	cbnz	r4, 8009264 <__pow5mult+0x38>
 8009254:	2010      	movs	r0, #16
 8009256:	f7ff fc5d 	bl	8008b14 <malloc>
 800925a:	6270      	str	r0, [r6, #36]	; 0x24
 800925c:	6044      	str	r4, [r0, #4]
 800925e:	6084      	str	r4, [r0, #8]
 8009260:	6004      	str	r4, [r0, #0]
 8009262:	60c4      	str	r4, [r0, #12]
 8009264:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009268:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800926c:	b94c      	cbnz	r4, 8009282 <__pow5mult+0x56>
 800926e:	f240 2171 	movw	r1, #625	; 0x271
 8009272:	4630      	mov	r0, r6
 8009274:	f7ff ff44 	bl	8009100 <__i2b>
 8009278:	2300      	movs	r3, #0
 800927a:	f8c8 0008 	str.w	r0, [r8, #8]
 800927e:	4604      	mov	r4, r0
 8009280:	6003      	str	r3, [r0, #0]
 8009282:	f04f 0800 	mov.w	r8, #0
 8009286:	07eb      	lsls	r3, r5, #31
 8009288:	d50a      	bpl.n	80092a0 <__pow5mult+0x74>
 800928a:	4639      	mov	r1, r7
 800928c:	4622      	mov	r2, r4
 800928e:	4630      	mov	r0, r6
 8009290:	f7ff ff3f 	bl	8009112 <__multiply>
 8009294:	4639      	mov	r1, r7
 8009296:	4681      	mov	r9, r0
 8009298:	4630      	mov	r0, r6
 800929a:	f7ff fe91 	bl	8008fc0 <_Bfree>
 800929e:	464f      	mov	r7, r9
 80092a0:	106d      	asrs	r5, r5, #1
 80092a2:	d00b      	beq.n	80092bc <__pow5mult+0x90>
 80092a4:	6820      	ldr	r0, [r4, #0]
 80092a6:	b938      	cbnz	r0, 80092b8 <__pow5mult+0x8c>
 80092a8:	4622      	mov	r2, r4
 80092aa:	4621      	mov	r1, r4
 80092ac:	4630      	mov	r0, r6
 80092ae:	f7ff ff30 	bl	8009112 <__multiply>
 80092b2:	6020      	str	r0, [r4, #0]
 80092b4:	f8c0 8000 	str.w	r8, [r0]
 80092b8:	4604      	mov	r4, r0
 80092ba:	e7e4      	b.n	8009286 <__pow5mult+0x5a>
 80092bc:	4638      	mov	r0, r7
 80092be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092c2:	bf00      	nop
 80092c4:	0800a2a0 	.word	0x0800a2a0

080092c8 <__lshift>:
 80092c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092cc:	460c      	mov	r4, r1
 80092ce:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80092d2:	6923      	ldr	r3, [r4, #16]
 80092d4:	6849      	ldr	r1, [r1, #4]
 80092d6:	eb0a 0903 	add.w	r9, sl, r3
 80092da:	68a3      	ldr	r3, [r4, #8]
 80092dc:	4607      	mov	r7, r0
 80092de:	4616      	mov	r6, r2
 80092e0:	f109 0501 	add.w	r5, r9, #1
 80092e4:	42ab      	cmp	r3, r5
 80092e6:	db31      	blt.n	800934c <__lshift+0x84>
 80092e8:	4638      	mov	r0, r7
 80092ea:	f7ff fe35 	bl	8008f58 <_Balloc>
 80092ee:	2200      	movs	r2, #0
 80092f0:	4680      	mov	r8, r0
 80092f2:	f100 0314 	add.w	r3, r0, #20
 80092f6:	4611      	mov	r1, r2
 80092f8:	4552      	cmp	r2, sl
 80092fa:	db2a      	blt.n	8009352 <__lshift+0x8a>
 80092fc:	6920      	ldr	r0, [r4, #16]
 80092fe:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009302:	f104 0114 	add.w	r1, r4, #20
 8009306:	f016 021f 	ands.w	r2, r6, #31
 800930a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800930e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8009312:	d022      	beq.n	800935a <__lshift+0x92>
 8009314:	f1c2 0c20 	rsb	ip, r2, #32
 8009318:	2000      	movs	r0, #0
 800931a:	680e      	ldr	r6, [r1, #0]
 800931c:	4096      	lsls	r6, r2
 800931e:	4330      	orrs	r0, r6
 8009320:	f843 0b04 	str.w	r0, [r3], #4
 8009324:	f851 0b04 	ldr.w	r0, [r1], #4
 8009328:	458e      	cmp	lr, r1
 800932a:	fa20 f00c 	lsr.w	r0, r0, ip
 800932e:	d8f4      	bhi.n	800931a <__lshift+0x52>
 8009330:	6018      	str	r0, [r3, #0]
 8009332:	b108      	cbz	r0, 8009338 <__lshift+0x70>
 8009334:	f109 0502 	add.w	r5, r9, #2
 8009338:	3d01      	subs	r5, #1
 800933a:	4638      	mov	r0, r7
 800933c:	f8c8 5010 	str.w	r5, [r8, #16]
 8009340:	4621      	mov	r1, r4
 8009342:	f7ff fe3d 	bl	8008fc0 <_Bfree>
 8009346:	4640      	mov	r0, r8
 8009348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800934c:	3101      	adds	r1, #1
 800934e:	005b      	lsls	r3, r3, #1
 8009350:	e7c8      	b.n	80092e4 <__lshift+0x1c>
 8009352:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009356:	3201      	adds	r2, #1
 8009358:	e7ce      	b.n	80092f8 <__lshift+0x30>
 800935a:	3b04      	subs	r3, #4
 800935c:	f851 2b04 	ldr.w	r2, [r1], #4
 8009360:	f843 2f04 	str.w	r2, [r3, #4]!
 8009364:	458e      	cmp	lr, r1
 8009366:	d8f9      	bhi.n	800935c <__lshift+0x94>
 8009368:	e7e6      	b.n	8009338 <__lshift+0x70>

0800936a <__mcmp>:
 800936a:	6903      	ldr	r3, [r0, #16]
 800936c:	690a      	ldr	r2, [r1, #16]
 800936e:	1a9b      	subs	r3, r3, r2
 8009370:	b530      	push	{r4, r5, lr}
 8009372:	d10c      	bne.n	800938e <__mcmp+0x24>
 8009374:	0092      	lsls	r2, r2, #2
 8009376:	3014      	adds	r0, #20
 8009378:	3114      	adds	r1, #20
 800937a:	1884      	adds	r4, r0, r2
 800937c:	4411      	add	r1, r2
 800937e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009382:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009386:	4295      	cmp	r5, r2
 8009388:	d003      	beq.n	8009392 <__mcmp+0x28>
 800938a:	d305      	bcc.n	8009398 <__mcmp+0x2e>
 800938c:	2301      	movs	r3, #1
 800938e:	4618      	mov	r0, r3
 8009390:	bd30      	pop	{r4, r5, pc}
 8009392:	42a0      	cmp	r0, r4
 8009394:	d3f3      	bcc.n	800937e <__mcmp+0x14>
 8009396:	e7fa      	b.n	800938e <__mcmp+0x24>
 8009398:	f04f 33ff 	mov.w	r3, #4294967295
 800939c:	e7f7      	b.n	800938e <__mcmp+0x24>

0800939e <__mdiff>:
 800939e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093a2:	460d      	mov	r5, r1
 80093a4:	4607      	mov	r7, r0
 80093a6:	4611      	mov	r1, r2
 80093a8:	4628      	mov	r0, r5
 80093aa:	4614      	mov	r4, r2
 80093ac:	f7ff ffdd 	bl	800936a <__mcmp>
 80093b0:	1e06      	subs	r6, r0, #0
 80093b2:	d108      	bne.n	80093c6 <__mdiff+0x28>
 80093b4:	4631      	mov	r1, r6
 80093b6:	4638      	mov	r0, r7
 80093b8:	f7ff fdce 	bl	8008f58 <_Balloc>
 80093bc:	2301      	movs	r3, #1
 80093be:	6103      	str	r3, [r0, #16]
 80093c0:	6146      	str	r6, [r0, #20]
 80093c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093c6:	bfa4      	itt	ge
 80093c8:	4623      	movge	r3, r4
 80093ca:	462c      	movge	r4, r5
 80093cc:	4638      	mov	r0, r7
 80093ce:	6861      	ldr	r1, [r4, #4]
 80093d0:	bfa6      	itte	ge
 80093d2:	461d      	movge	r5, r3
 80093d4:	2600      	movge	r6, #0
 80093d6:	2601      	movlt	r6, #1
 80093d8:	f7ff fdbe 	bl	8008f58 <_Balloc>
 80093dc:	692b      	ldr	r3, [r5, #16]
 80093de:	60c6      	str	r6, [r0, #12]
 80093e0:	6926      	ldr	r6, [r4, #16]
 80093e2:	f105 0914 	add.w	r9, r5, #20
 80093e6:	f104 0214 	add.w	r2, r4, #20
 80093ea:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80093ee:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80093f2:	f100 0514 	add.w	r5, r0, #20
 80093f6:	f04f 0c00 	mov.w	ip, #0
 80093fa:	f852 ab04 	ldr.w	sl, [r2], #4
 80093fe:	f859 4b04 	ldr.w	r4, [r9], #4
 8009402:	fa1c f18a 	uxtah	r1, ip, sl
 8009406:	b2a3      	uxth	r3, r4
 8009408:	1ac9      	subs	r1, r1, r3
 800940a:	0c23      	lsrs	r3, r4, #16
 800940c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009410:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009414:	b289      	uxth	r1, r1
 8009416:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800941a:	45c8      	cmp	r8, r9
 800941c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009420:	4696      	mov	lr, r2
 8009422:	f845 3b04 	str.w	r3, [r5], #4
 8009426:	d8e8      	bhi.n	80093fa <__mdiff+0x5c>
 8009428:	45be      	cmp	lr, r7
 800942a:	d305      	bcc.n	8009438 <__mdiff+0x9a>
 800942c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009430:	b18b      	cbz	r3, 8009456 <__mdiff+0xb8>
 8009432:	6106      	str	r6, [r0, #16]
 8009434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009438:	f85e 1b04 	ldr.w	r1, [lr], #4
 800943c:	fa1c f381 	uxtah	r3, ip, r1
 8009440:	141a      	asrs	r2, r3, #16
 8009442:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009446:	b29b      	uxth	r3, r3
 8009448:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800944c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009450:	f845 3b04 	str.w	r3, [r5], #4
 8009454:	e7e8      	b.n	8009428 <__mdiff+0x8a>
 8009456:	3e01      	subs	r6, #1
 8009458:	e7e8      	b.n	800942c <__mdiff+0x8e>

0800945a <__d2b>:
 800945a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800945e:	460e      	mov	r6, r1
 8009460:	2101      	movs	r1, #1
 8009462:	ec59 8b10 	vmov	r8, r9, d0
 8009466:	4615      	mov	r5, r2
 8009468:	f7ff fd76 	bl	8008f58 <_Balloc>
 800946c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009470:	4607      	mov	r7, r0
 8009472:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009476:	bb34      	cbnz	r4, 80094c6 <__d2b+0x6c>
 8009478:	9301      	str	r3, [sp, #4]
 800947a:	f1b8 0f00 	cmp.w	r8, #0
 800947e:	d027      	beq.n	80094d0 <__d2b+0x76>
 8009480:	a802      	add	r0, sp, #8
 8009482:	f840 8d08 	str.w	r8, [r0, #-8]!
 8009486:	f7ff fe0c 	bl	80090a2 <__lo0bits>
 800948a:	9900      	ldr	r1, [sp, #0]
 800948c:	b1f0      	cbz	r0, 80094cc <__d2b+0x72>
 800948e:	9a01      	ldr	r2, [sp, #4]
 8009490:	f1c0 0320 	rsb	r3, r0, #32
 8009494:	fa02 f303 	lsl.w	r3, r2, r3
 8009498:	430b      	orrs	r3, r1
 800949a:	40c2      	lsrs	r2, r0
 800949c:	617b      	str	r3, [r7, #20]
 800949e:	9201      	str	r2, [sp, #4]
 80094a0:	9b01      	ldr	r3, [sp, #4]
 80094a2:	61bb      	str	r3, [r7, #24]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	bf14      	ite	ne
 80094a8:	2102      	movne	r1, #2
 80094aa:	2101      	moveq	r1, #1
 80094ac:	6139      	str	r1, [r7, #16]
 80094ae:	b1c4      	cbz	r4, 80094e2 <__d2b+0x88>
 80094b0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80094b4:	4404      	add	r4, r0
 80094b6:	6034      	str	r4, [r6, #0]
 80094b8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80094bc:	6028      	str	r0, [r5, #0]
 80094be:	4638      	mov	r0, r7
 80094c0:	b003      	add	sp, #12
 80094c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80094ca:	e7d5      	b.n	8009478 <__d2b+0x1e>
 80094cc:	6179      	str	r1, [r7, #20]
 80094ce:	e7e7      	b.n	80094a0 <__d2b+0x46>
 80094d0:	a801      	add	r0, sp, #4
 80094d2:	f7ff fde6 	bl	80090a2 <__lo0bits>
 80094d6:	9b01      	ldr	r3, [sp, #4]
 80094d8:	617b      	str	r3, [r7, #20]
 80094da:	2101      	movs	r1, #1
 80094dc:	6139      	str	r1, [r7, #16]
 80094de:	3020      	adds	r0, #32
 80094e0:	e7e5      	b.n	80094ae <__d2b+0x54>
 80094e2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80094e6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80094ea:	6030      	str	r0, [r6, #0]
 80094ec:	6918      	ldr	r0, [r3, #16]
 80094ee:	f7ff fdb9 	bl	8009064 <__hi0bits>
 80094f2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80094f6:	e7e1      	b.n	80094bc <__d2b+0x62>

080094f8 <_sbrk_r>:
 80094f8:	b538      	push	{r3, r4, r5, lr}
 80094fa:	4c06      	ldr	r4, [pc, #24]	; (8009514 <_sbrk_r+0x1c>)
 80094fc:	2300      	movs	r3, #0
 80094fe:	4605      	mov	r5, r0
 8009500:	4608      	mov	r0, r1
 8009502:	6023      	str	r3, [r4, #0]
 8009504:	f7fc fc4c 	bl	8005da0 <_sbrk>
 8009508:	1c43      	adds	r3, r0, #1
 800950a:	d102      	bne.n	8009512 <_sbrk_r+0x1a>
 800950c:	6823      	ldr	r3, [r4, #0]
 800950e:	b103      	cbz	r3, 8009512 <_sbrk_r+0x1a>
 8009510:	602b      	str	r3, [r5, #0]
 8009512:	bd38      	pop	{r3, r4, r5, pc}
 8009514:	20005434 	.word	0x20005434

08009518 <__sread>:
 8009518:	b510      	push	{r4, lr}
 800951a:	460c      	mov	r4, r1
 800951c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009520:	f000 fb54 	bl	8009bcc <_read_r>
 8009524:	2800      	cmp	r0, #0
 8009526:	bfab      	itete	ge
 8009528:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800952a:	89a3      	ldrhlt	r3, [r4, #12]
 800952c:	181b      	addge	r3, r3, r0
 800952e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009532:	bfac      	ite	ge
 8009534:	6563      	strge	r3, [r4, #84]	; 0x54
 8009536:	81a3      	strhlt	r3, [r4, #12]
 8009538:	bd10      	pop	{r4, pc}

0800953a <__swrite>:
 800953a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800953e:	461f      	mov	r7, r3
 8009540:	898b      	ldrh	r3, [r1, #12]
 8009542:	05db      	lsls	r3, r3, #23
 8009544:	4605      	mov	r5, r0
 8009546:	460c      	mov	r4, r1
 8009548:	4616      	mov	r6, r2
 800954a:	d505      	bpl.n	8009558 <__swrite+0x1e>
 800954c:	2302      	movs	r3, #2
 800954e:	2200      	movs	r2, #0
 8009550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009554:	f000 fafc 	bl	8009b50 <_lseek_r>
 8009558:	89a3      	ldrh	r3, [r4, #12]
 800955a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800955e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009562:	81a3      	strh	r3, [r4, #12]
 8009564:	4632      	mov	r2, r6
 8009566:	463b      	mov	r3, r7
 8009568:	4628      	mov	r0, r5
 800956a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800956e:	f000 b84b 	b.w	8009608 <_write_r>

08009572 <__sseek>:
 8009572:	b510      	push	{r4, lr}
 8009574:	460c      	mov	r4, r1
 8009576:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800957a:	f000 fae9 	bl	8009b50 <_lseek_r>
 800957e:	1c43      	adds	r3, r0, #1
 8009580:	89a3      	ldrh	r3, [r4, #12]
 8009582:	bf15      	itete	ne
 8009584:	6560      	strne	r0, [r4, #84]	; 0x54
 8009586:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800958a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800958e:	81a3      	strheq	r3, [r4, #12]
 8009590:	bf18      	it	ne
 8009592:	81a3      	strhne	r3, [r4, #12]
 8009594:	bd10      	pop	{r4, pc}

08009596 <__sclose>:
 8009596:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800959a:	f000 b875 	b.w	8009688 <_close_r>

0800959e <__sprint_r>:
 800959e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a2:	6893      	ldr	r3, [r2, #8]
 80095a4:	4680      	mov	r8, r0
 80095a6:	460f      	mov	r7, r1
 80095a8:	4614      	mov	r4, r2
 80095aa:	b91b      	cbnz	r3, 80095b4 <__sprint_r+0x16>
 80095ac:	6053      	str	r3, [r2, #4]
 80095ae:	4618      	mov	r0, r3
 80095b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095b4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80095b6:	049d      	lsls	r5, r3, #18
 80095b8:	d523      	bpl.n	8009602 <__sprint_r+0x64>
 80095ba:	6815      	ldr	r5, [r2, #0]
 80095bc:	68a0      	ldr	r0, [r4, #8]
 80095be:	3508      	adds	r5, #8
 80095c0:	b920      	cbnz	r0, 80095cc <__sprint_r+0x2e>
 80095c2:	2300      	movs	r3, #0
 80095c4:	60a3      	str	r3, [r4, #8]
 80095c6:	6063      	str	r3, [r4, #4]
 80095c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095cc:	f855 6c04 	ldr.w	r6, [r5, #-4]
 80095d0:	f855 bc08 	ldr.w	fp, [r5, #-8]
 80095d4:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 80095d8:	f04f 0900 	mov.w	r9, #0
 80095dc:	45ca      	cmp	sl, r9
 80095de:	dc05      	bgt.n	80095ec <__sprint_r+0x4e>
 80095e0:	68a3      	ldr	r3, [r4, #8]
 80095e2:	f026 0603 	bic.w	r6, r6, #3
 80095e6:	1b9e      	subs	r6, r3, r6
 80095e8:	60a6      	str	r6, [r4, #8]
 80095ea:	e7e7      	b.n	80095bc <__sprint_r+0x1e>
 80095ec:	463a      	mov	r2, r7
 80095ee:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80095f2:	4640      	mov	r0, r8
 80095f4:	f000 f905 	bl	8009802 <_fputwc_r>
 80095f8:	1c43      	adds	r3, r0, #1
 80095fa:	d0e2      	beq.n	80095c2 <__sprint_r+0x24>
 80095fc:	f109 0901 	add.w	r9, r9, #1
 8009600:	e7ec      	b.n	80095dc <__sprint_r+0x3e>
 8009602:	f000 f939 	bl	8009878 <__sfvwrite_r>
 8009606:	e7dc      	b.n	80095c2 <__sprint_r+0x24>

08009608 <_write_r>:
 8009608:	b538      	push	{r3, r4, r5, lr}
 800960a:	4c07      	ldr	r4, [pc, #28]	; (8009628 <_write_r+0x20>)
 800960c:	4605      	mov	r5, r0
 800960e:	4608      	mov	r0, r1
 8009610:	4611      	mov	r1, r2
 8009612:	2200      	movs	r2, #0
 8009614:	6022      	str	r2, [r4, #0]
 8009616:	461a      	mov	r2, r3
 8009618:	f7fc fbb3 	bl	8005d82 <_write>
 800961c:	1c43      	adds	r3, r0, #1
 800961e:	d102      	bne.n	8009626 <_write_r+0x1e>
 8009620:	6823      	ldr	r3, [r4, #0]
 8009622:	b103      	cbz	r3, 8009626 <_write_r+0x1e>
 8009624:	602b      	str	r3, [r5, #0]
 8009626:	bd38      	pop	{r3, r4, r5, pc}
 8009628:	20005434 	.word	0x20005434

0800962c <_calloc_r>:
 800962c:	b510      	push	{r4, lr}
 800962e:	4351      	muls	r1, r2
 8009630:	f7ff fa78 	bl	8008b24 <_malloc_r>
 8009634:	4604      	mov	r4, r0
 8009636:	b198      	cbz	r0, 8009660 <_calloc_r+0x34>
 8009638:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800963c:	f022 0203 	bic.w	r2, r2, #3
 8009640:	3a04      	subs	r2, #4
 8009642:	2a24      	cmp	r2, #36	; 0x24
 8009644:	d81b      	bhi.n	800967e <_calloc_r+0x52>
 8009646:	2a13      	cmp	r2, #19
 8009648:	d917      	bls.n	800967a <_calloc_r+0x4e>
 800964a:	2100      	movs	r1, #0
 800964c:	2a1b      	cmp	r2, #27
 800964e:	6001      	str	r1, [r0, #0]
 8009650:	6041      	str	r1, [r0, #4]
 8009652:	d807      	bhi.n	8009664 <_calloc_r+0x38>
 8009654:	f100 0308 	add.w	r3, r0, #8
 8009658:	2200      	movs	r2, #0
 800965a:	601a      	str	r2, [r3, #0]
 800965c:	605a      	str	r2, [r3, #4]
 800965e:	609a      	str	r2, [r3, #8]
 8009660:	4620      	mov	r0, r4
 8009662:	bd10      	pop	{r4, pc}
 8009664:	2a24      	cmp	r2, #36	; 0x24
 8009666:	6081      	str	r1, [r0, #8]
 8009668:	60c1      	str	r1, [r0, #12]
 800966a:	bf11      	iteee	ne
 800966c:	f100 0310 	addne.w	r3, r0, #16
 8009670:	6101      	streq	r1, [r0, #16]
 8009672:	f100 0318 	addeq.w	r3, r0, #24
 8009676:	6141      	streq	r1, [r0, #20]
 8009678:	e7ee      	b.n	8009658 <_calloc_r+0x2c>
 800967a:	4603      	mov	r3, r0
 800967c:	e7ec      	b.n	8009658 <_calloc_r+0x2c>
 800967e:	2100      	movs	r1, #0
 8009680:	f7fc ff8d 	bl	800659e <memset>
 8009684:	e7ec      	b.n	8009660 <_calloc_r+0x34>
	...

08009688 <_close_r>:
 8009688:	b538      	push	{r3, r4, r5, lr}
 800968a:	4c06      	ldr	r4, [pc, #24]	; (80096a4 <_close_r+0x1c>)
 800968c:	2300      	movs	r3, #0
 800968e:	4605      	mov	r5, r0
 8009690:	4608      	mov	r0, r1
 8009692:	6023      	str	r3, [r4, #0]
 8009694:	f7fc fba2 	bl	8005ddc <_close>
 8009698:	1c43      	adds	r3, r0, #1
 800969a:	d102      	bne.n	80096a2 <_close_r+0x1a>
 800969c:	6823      	ldr	r3, [r4, #0]
 800969e:	b103      	cbz	r3, 80096a2 <_close_r+0x1a>
 80096a0:	602b      	str	r3, [r5, #0]
 80096a2:	bd38      	pop	{r3, r4, r5, pc}
 80096a4:	20005434 	.word	0x20005434

080096a8 <_fclose_r>:
 80096a8:	b570      	push	{r4, r5, r6, lr}
 80096aa:	4605      	mov	r5, r0
 80096ac:	460c      	mov	r4, r1
 80096ae:	b911      	cbnz	r1, 80096b6 <_fclose_r+0xe>
 80096b0:	2600      	movs	r6, #0
 80096b2:	4630      	mov	r0, r6
 80096b4:	bd70      	pop	{r4, r5, r6, pc}
 80096b6:	b118      	cbz	r0, 80096c0 <_fclose_r+0x18>
 80096b8:	6983      	ldr	r3, [r0, #24]
 80096ba:	b90b      	cbnz	r3, 80096c0 <_fclose_r+0x18>
 80096bc:	f7fe fffc 	bl	80086b8 <__sinit>
 80096c0:	4b2c      	ldr	r3, [pc, #176]	; (8009774 <_fclose_r+0xcc>)
 80096c2:	429c      	cmp	r4, r3
 80096c4:	d114      	bne.n	80096f0 <_fclose_r+0x48>
 80096c6:	686c      	ldr	r4, [r5, #4]
 80096c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80096ca:	07d8      	lsls	r0, r3, #31
 80096cc:	d405      	bmi.n	80096da <_fclose_r+0x32>
 80096ce:	89a3      	ldrh	r3, [r4, #12]
 80096d0:	0599      	lsls	r1, r3, #22
 80096d2:	d402      	bmi.n	80096da <_fclose_r+0x32>
 80096d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096d6:	f7ff f9af 	bl	8008a38 <__retarget_lock_acquire_recursive>
 80096da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096de:	b98b      	cbnz	r3, 8009704 <_fclose_r+0x5c>
 80096e0:	6e66      	ldr	r6, [r4, #100]	; 0x64
 80096e2:	f016 0601 	ands.w	r6, r6, #1
 80096e6:	d1e3      	bne.n	80096b0 <_fclose_r+0x8>
 80096e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096ea:	f7ff f9a6 	bl	8008a3a <__retarget_lock_release_recursive>
 80096ee:	e7e0      	b.n	80096b2 <_fclose_r+0xa>
 80096f0:	4b21      	ldr	r3, [pc, #132]	; (8009778 <_fclose_r+0xd0>)
 80096f2:	429c      	cmp	r4, r3
 80096f4:	d101      	bne.n	80096fa <_fclose_r+0x52>
 80096f6:	68ac      	ldr	r4, [r5, #8]
 80096f8:	e7e6      	b.n	80096c8 <_fclose_r+0x20>
 80096fa:	4b20      	ldr	r3, [pc, #128]	; (800977c <_fclose_r+0xd4>)
 80096fc:	429c      	cmp	r4, r3
 80096fe:	bf08      	it	eq
 8009700:	68ec      	ldreq	r4, [r5, #12]
 8009702:	e7e1      	b.n	80096c8 <_fclose_r+0x20>
 8009704:	4621      	mov	r1, r4
 8009706:	4628      	mov	r0, r5
 8009708:	f7fe feb0 	bl	800846c <__sflush_r>
 800970c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800970e:	4606      	mov	r6, r0
 8009710:	b133      	cbz	r3, 8009720 <_fclose_r+0x78>
 8009712:	6a21      	ldr	r1, [r4, #32]
 8009714:	4628      	mov	r0, r5
 8009716:	4798      	blx	r3
 8009718:	2800      	cmp	r0, #0
 800971a:	bfb8      	it	lt
 800971c:	f04f 36ff 	movlt.w	r6, #4294967295
 8009720:	89a3      	ldrh	r3, [r4, #12]
 8009722:	061a      	lsls	r2, r3, #24
 8009724:	d503      	bpl.n	800972e <_fclose_r+0x86>
 8009726:	6921      	ldr	r1, [r4, #16]
 8009728:	4628      	mov	r0, r5
 800972a:	f7ff f89b 	bl	8008864 <_free_r>
 800972e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009730:	b141      	cbz	r1, 8009744 <_fclose_r+0x9c>
 8009732:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009736:	4299      	cmp	r1, r3
 8009738:	d002      	beq.n	8009740 <_fclose_r+0x98>
 800973a:	4628      	mov	r0, r5
 800973c:	f7ff f892 	bl	8008864 <_free_r>
 8009740:	2300      	movs	r3, #0
 8009742:	6363      	str	r3, [r4, #52]	; 0x34
 8009744:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009746:	b121      	cbz	r1, 8009752 <_fclose_r+0xaa>
 8009748:	4628      	mov	r0, r5
 800974a:	f7ff f88b 	bl	8008864 <_free_r>
 800974e:	2300      	movs	r3, #0
 8009750:	64a3      	str	r3, [r4, #72]	; 0x48
 8009752:	f7fe ff99 	bl	8008688 <__sfp_lock_acquire>
 8009756:	2300      	movs	r3, #0
 8009758:	81a3      	strh	r3, [r4, #12]
 800975a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800975c:	07db      	lsls	r3, r3, #31
 800975e:	d402      	bmi.n	8009766 <_fclose_r+0xbe>
 8009760:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009762:	f7ff f96a 	bl	8008a3a <__retarget_lock_release_recursive>
 8009766:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009768:	f7ff f965 	bl	8008a36 <__retarget_lock_close_recursive>
 800976c:	f7fe ff92 	bl	8008694 <__sfp_lock_release>
 8009770:	e79f      	b.n	80096b2 <_fclose_r+0xa>
 8009772:	bf00      	nop
 8009774:	0800a170 	.word	0x0800a170
 8009778:	0800a190 	.word	0x0800a190
 800977c:	0800a150 	.word	0x0800a150

08009780 <__fputwc>:
 8009780:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009784:	4680      	mov	r8, r0
 8009786:	460e      	mov	r6, r1
 8009788:	4614      	mov	r4, r2
 800978a:	f000 f9d3 	bl	8009b34 <__locale_mb_cur_max>
 800978e:	2801      	cmp	r0, #1
 8009790:	d11c      	bne.n	80097cc <__fputwc+0x4c>
 8009792:	1e73      	subs	r3, r6, #1
 8009794:	2bfe      	cmp	r3, #254	; 0xfe
 8009796:	d819      	bhi.n	80097cc <__fputwc+0x4c>
 8009798:	f88d 6004 	strb.w	r6, [sp, #4]
 800979c:	4605      	mov	r5, r0
 800979e:	2700      	movs	r7, #0
 80097a0:	f10d 0904 	add.w	r9, sp, #4
 80097a4:	42af      	cmp	r7, r5
 80097a6:	d020      	beq.n	80097ea <__fputwc+0x6a>
 80097a8:	68a3      	ldr	r3, [r4, #8]
 80097aa:	f817 1009 	ldrb.w	r1, [r7, r9]
 80097ae:	3b01      	subs	r3, #1
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	60a3      	str	r3, [r4, #8]
 80097b4:	da04      	bge.n	80097c0 <__fputwc+0x40>
 80097b6:	69a2      	ldr	r2, [r4, #24]
 80097b8:	4293      	cmp	r3, r2
 80097ba:	db1a      	blt.n	80097f2 <__fputwc+0x72>
 80097bc:	290a      	cmp	r1, #10
 80097be:	d018      	beq.n	80097f2 <__fputwc+0x72>
 80097c0:	6823      	ldr	r3, [r4, #0]
 80097c2:	1c5a      	adds	r2, r3, #1
 80097c4:	6022      	str	r2, [r4, #0]
 80097c6:	7019      	strb	r1, [r3, #0]
 80097c8:	3701      	adds	r7, #1
 80097ca:	e7eb      	b.n	80097a4 <__fputwc+0x24>
 80097cc:	4632      	mov	r2, r6
 80097ce:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 80097d2:	a901      	add	r1, sp, #4
 80097d4:	4640      	mov	r0, r8
 80097d6:	f000 fbe9 	bl	8009fac <_wcrtomb_r>
 80097da:	1c42      	adds	r2, r0, #1
 80097dc:	4605      	mov	r5, r0
 80097de:	d1de      	bne.n	800979e <__fputwc+0x1e>
 80097e0:	89a3      	ldrh	r3, [r4, #12]
 80097e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097e6:	81a3      	strh	r3, [r4, #12]
 80097e8:	4606      	mov	r6, r0
 80097ea:	4630      	mov	r0, r6
 80097ec:	b003      	add	sp, #12
 80097ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80097f2:	4622      	mov	r2, r4
 80097f4:	4640      	mov	r0, r8
 80097f6:	f000 fb7b 	bl	8009ef0 <__swbuf_r>
 80097fa:	1c43      	adds	r3, r0, #1
 80097fc:	d1e4      	bne.n	80097c8 <__fputwc+0x48>
 80097fe:	4606      	mov	r6, r0
 8009800:	e7f3      	b.n	80097ea <__fputwc+0x6a>

08009802 <_fputwc_r>:
 8009802:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8009804:	07db      	lsls	r3, r3, #31
 8009806:	b570      	push	{r4, r5, r6, lr}
 8009808:	4605      	mov	r5, r0
 800980a:	460e      	mov	r6, r1
 800980c:	4614      	mov	r4, r2
 800980e:	d405      	bmi.n	800981c <_fputwc_r+0x1a>
 8009810:	8993      	ldrh	r3, [r2, #12]
 8009812:	0598      	lsls	r0, r3, #22
 8009814:	d402      	bmi.n	800981c <_fputwc_r+0x1a>
 8009816:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8009818:	f7ff f90e 	bl	8008a38 <__retarget_lock_acquire_recursive>
 800981c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009820:	0499      	lsls	r1, r3, #18
 8009822:	d406      	bmi.n	8009832 <_fputwc_r+0x30>
 8009824:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009828:	81a3      	strh	r3, [r4, #12]
 800982a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800982c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009830:	6663      	str	r3, [r4, #100]	; 0x64
 8009832:	4622      	mov	r2, r4
 8009834:	4628      	mov	r0, r5
 8009836:	4631      	mov	r1, r6
 8009838:	f7ff ffa2 	bl	8009780 <__fputwc>
 800983c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800983e:	07da      	lsls	r2, r3, #31
 8009840:	4605      	mov	r5, r0
 8009842:	d405      	bmi.n	8009850 <_fputwc_r+0x4e>
 8009844:	89a3      	ldrh	r3, [r4, #12]
 8009846:	059b      	lsls	r3, r3, #22
 8009848:	d402      	bmi.n	8009850 <_fputwc_r+0x4e>
 800984a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800984c:	f7ff f8f5 	bl	8008a3a <__retarget_lock_release_recursive>
 8009850:	4628      	mov	r0, r5
 8009852:	bd70      	pop	{r4, r5, r6, pc}

08009854 <_fstat_r>:
 8009854:	b538      	push	{r3, r4, r5, lr}
 8009856:	4c07      	ldr	r4, [pc, #28]	; (8009874 <_fstat_r+0x20>)
 8009858:	2300      	movs	r3, #0
 800985a:	4605      	mov	r5, r0
 800985c:	4608      	mov	r0, r1
 800985e:	4611      	mov	r1, r2
 8009860:	6023      	str	r3, [r4, #0]
 8009862:	f7fc fabe 	bl	8005de2 <_fstat>
 8009866:	1c43      	adds	r3, r0, #1
 8009868:	d102      	bne.n	8009870 <_fstat_r+0x1c>
 800986a:	6823      	ldr	r3, [r4, #0]
 800986c:	b103      	cbz	r3, 8009870 <_fstat_r+0x1c>
 800986e:	602b      	str	r3, [r5, #0]
 8009870:	bd38      	pop	{r3, r4, r5, pc}
 8009872:	bf00      	nop
 8009874:	20005434 	.word	0x20005434

08009878 <__sfvwrite_r>:
 8009878:	6893      	ldr	r3, [r2, #8]
 800987a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800987e:	4607      	mov	r7, r0
 8009880:	460c      	mov	r4, r1
 8009882:	4690      	mov	r8, r2
 8009884:	b91b      	cbnz	r3, 800988e <__sfvwrite_r+0x16>
 8009886:	2000      	movs	r0, #0
 8009888:	b003      	add	sp, #12
 800988a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800988e:	898b      	ldrh	r3, [r1, #12]
 8009890:	0718      	lsls	r0, r3, #28
 8009892:	d526      	bpl.n	80098e2 <__sfvwrite_r+0x6a>
 8009894:	690b      	ldr	r3, [r1, #16]
 8009896:	b323      	cbz	r3, 80098e2 <__sfvwrite_r+0x6a>
 8009898:	89a3      	ldrh	r3, [r4, #12]
 800989a:	f8d8 6000 	ldr.w	r6, [r8]
 800989e:	f013 0902 	ands.w	r9, r3, #2
 80098a2:	d02d      	beq.n	8009900 <__sfvwrite_r+0x88>
 80098a4:	f04f 0a00 	mov.w	sl, #0
 80098a8:	f8df b264 	ldr.w	fp, [pc, #612]	; 8009b10 <__sfvwrite_r+0x298>
 80098ac:	46d1      	mov	r9, sl
 80098ae:	f1b9 0f00 	cmp.w	r9, #0
 80098b2:	d01f      	beq.n	80098f4 <__sfvwrite_r+0x7c>
 80098b4:	45d9      	cmp	r9, fp
 80098b6:	464b      	mov	r3, r9
 80098b8:	4652      	mov	r2, sl
 80098ba:	bf28      	it	cs
 80098bc:	465b      	movcs	r3, fp
 80098be:	6a21      	ldr	r1, [r4, #32]
 80098c0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80098c2:	4638      	mov	r0, r7
 80098c4:	47a8      	blx	r5
 80098c6:	2800      	cmp	r0, #0
 80098c8:	f340 8089 	ble.w	80099de <__sfvwrite_r+0x166>
 80098cc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80098d0:	4482      	add	sl, r0
 80098d2:	eba9 0900 	sub.w	r9, r9, r0
 80098d6:	1a18      	subs	r0, r3, r0
 80098d8:	f8c8 0008 	str.w	r0, [r8, #8]
 80098dc:	2800      	cmp	r0, #0
 80098de:	d1e6      	bne.n	80098ae <__sfvwrite_r+0x36>
 80098e0:	e7d1      	b.n	8009886 <__sfvwrite_r+0xe>
 80098e2:	4621      	mov	r1, r4
 80098e4:	4638      	mov	r0, r7
 80098e6:	f7fd fef7 	bl	80076d8 <__swsetup_r>
 80098ea:	2800      	cmp	r0, #0
 80098ec:	d0d4      	beq.n	8009898 <__sfvwrite_r+0x20>
 80098ee:	f04f 30ff 	mov.w	r0, #4294967295
 80098f2:	e7c9      	b.n	8009888 <__sfvwrite_r+0x10>
 80098f4:	f8d6 a000 	ldr.w	sl, [r6]
 80098f8:	f8d6 9004 	ldr.w	r9, [r6, #4]
 80098fc:	3608      	adds	r6, #8
 80098fe:	e7d6      	b.n	80098ae <__sfvwrite_r+0x36>
 8009900:	f013 0301 	ands.w	r3, r3, #1
 8009904:	d043      	beq.n	800998e <__sfvwrite_r+0x116>
 8009906:	4648      	mov	r0, r9
 8009908:	46ca      	mov	sl, r9
 800990a:	46cb      	mov	fp, r9
 800990c:	f1bb 0f00 	cmp.w	fp, #0
 8009910:	f000 80d9 	beq.w	8009ac6 <__sfvwrite_r+0x24e>
 8009914:	b950      	cbnz	r0, 800992c <__sfvwrite_r+0xb4>
 8009916:	465a      	mov	r2, fp
 8009918:	210a      	movs	r1, #10
 800991a:	4650      	mov	r0, sl
 800991c:	f7f6 fc58 	bl	80001d0 <memchr>
 8009920:	2800      	cmp	r0, #0
 8009922:	f000 80d5 	beq.w	8009ad0 <__sfvwrite_r+0x258>
 8009926:	3001      	adds	r0, #1
 8009928:	eba0 090a 	sub.w	r9, r0, sl
 800992c:	6820      	ldr	r0, [r4, #0]
 800992e:	6921      	ldr	r1, [r4, #16]
 8009930:	6962      	ldr	r2, [r4, #20]
 8009932:	45d9      	cmp	r9, fp
 8009934:	464b      	mov	r3, r9
 8009936:	bf28      	it	cs
 8009938:	465b      	movcs	r3, fp
 800993a:	4288      	cmp	r0, r1
 800993c:	f240 80cb 	bls.w	8009ad6 <__sfvwrite_r+0x25e>
 8009940:	68a5      	ldr	r5, [r4, #8]
 8009942:	4415      	add	r5, r2
 8009944:	42ab      	cmp	r3, r5
 8009946:	f340 80c6 	ble.w	8009ad6 <__sfvwrite_r+0x25e>
 800994a:	4651      	mov	r1, sl
 800994c:	462a      	mov	r2, r5
 800994e:	f000 f923 	bl	8009b98 <memmove>
 8009952:	6823      	ldr	r3, [r4, #0]
 8009954:	442b      	add	r3, r5
 8009956:	6023      	str	r3, [r4, #0]
 8009958:	4621      	mov	r1, r4
 800995a:	4638      	mov	r0, r7
 800995c:	f7fe fe18 	bl	8008590 <_fflush_r>
 8009960:	2800      	cmp	r0, #0
 8009962:	d13c      	bne.n	80099de <__sfvwrite_r+0x166>
 8009964:	ebb9 0905 	subs.w	r9, r9, r5
 8009968:	f040 80cf 	bne.w	8009b0a <__sfvwrite_r+0x292>
 800996c:	4621      	mov	r1, r4
 800996e:	4638      	mov	r0, r7
 8009970:	f7fe fe0e 	bl	8008590 <_fflush_r>
 8009974:	2800      	cmp	r0, #0
 8009976:	d132      	bne.n	80099de <__sfvwrite_r+0x166>
 8009978:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800997c:	44aa      	add	sl, r5
 800997e:	ebab 0b05 	sub.w	fp, fp, r5
 8009982:	1b5d      	subs	r5, r3, r5
 8009984:	f8c8 5008 	str.w	r5, [r8, #8]
 8009988:	2d00      	cmp	r5, #0
 800998a:	d1bf      	bne.n	800990c <__sfvwrite_r+0x94>
 800998c:	e77b      	b.n	8009886 <__sfvwrite_r+0xe>
 800998e:	4699      	mov	r9, r3
 8009990:	469a      	mov	sl, r3
 8009992:	f1ba 0f00 	cmp.w	sl, #0
 8009996:	d027      	beq.n	80099e8 <__sfvwrite_r+0x170>
 8009998:	89a2      	ldrh	r2, [r4, #12]
 800999a:	68a5      	ldr	r5, [r4, #8]
 800999c:	0591      	lsls	r1, r2, #22
 800999e:	d565      	bpl.n	8009a6c <__sfvwrite_r+0x1f4>
 80099a0:	45aa      	cmp	sl, r5
 80099a2:	d33b      	bcc.n	8009a1c <__sfvwrite_r+0x1a4>
 80099a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80099a8:	d036      	beq.n	8009a18 <__sfvwrite_r+0x1a0>
 80099aa:	6921      	ldr	r1, [r4, #16]
 80099ac:	6823      	ldr	r3, [r4, #0]
 80099ae:	1a5b      	subs	r3, r3, r1
 80099b0:	9301      	str	r3, [sp, #4]
 80099b2:	6963      	ldr	r3, [r4, #20]
 80099b4:	2002      	movs	r0, #2
 80099b6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80099ba:	fb93 fbf0 	sdiv	fp, r3, r0
 80099be:	9b01      	ldr	r3, [sp, #4]
 80099c0:	1c58      	adds	r0, r3, #1
 80099c2:	4450      	add	r0, sl
 80099c4:	4583      	cmp	fp, r0
 80099c6:	bf38      	it	cc
 80099c8:	4683      	movcc	fp, r0
 80099ca:	0553      	lsls	r3, r2, #21
 80099cc:	d53e      	bpl.n	8009a4c <__sfvwrite_r+0x1d4>
 80099ce:	4659      	mov	r1, fp
 80099d0:	4638      	mov	r0, r7
 80099d2:	f7ff f8a7 	bl	8008b24 <_malloc_r>
 80099d6:	4605      	mov	r5, r0
 80099d8:	b950      	cbnz	r0, 80099f0 <__sfvwrite_r+0x178>
 80099da:	230c      	movs	r3, #12
 80099dc:	603b      	str	r3, [r7, #0]
 80099de:	89a3      	ldrh	r3, [r4, #12]
 80099e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099e4:	81a3      	strh	r3, [r4, #12]
 80099e6:	e782      	b.n	80098ee <__sfvwrite_r+0x76>
 80099e8:	e896 0600 	ldmia.w	r6, {r9, sl}
 80099ec:	3608      	adds	r6, #8
 80099ee:	e7d0      	b.n	8009992 <__sfvwrite_r+0x11a>
 80099f0:	9a01      	ldr	r2, [sp, #4]
 80099f2:	6921      	ldr	r1, [r4, #16]
 80099f4:	f7fc fdc8 	bl	8006588 <memcpy>
 80099f8:	89a2      	ldrh	r2, [r4, #12]
 80099fa:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80099fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009a02:	81a2      	strh	r2, [r4, #12]
 8009a04:	9b01      	ldr	r3, [sp, #4]
 8009a06:	6125      	str	r5, [r4, #16]
 8009a08:	441d      	add	r5, r3
 8009a0a:	ebab 0303 	sub.w	r3, fp, r3
 8009a0e:	6025      	str	r5, [r4, #0]
 8009a10:	f8c4 b014 	str.w	fp, [r4, #20]
 8009a14:	4655      	mov	r5, sl
 8009a16:	60a3      	str	r3, [r4, #8]
 8009a18:	45aa      	cmp	sl, r5
 8009a1a:	d200      	bcs.n	8009a1e <__sfvwrite_r+0x1a6>
 8009a1c:	4655      	mov	r5, sl
 8009a1e:	462a      	mov	r2, r5
 8009a20:	4649      	mov	r1, r9
 8009a22:	6820      	ldr	r0, [r4, #0]
 8009a24:	f000 f8b8 	bl	8009b98 <memmove>
 8009a28:	68a3      	ldr	r3, [r4, #8]
 8009a2a:	1b5b      	subs	r3, r3, r5
 8009a2c:	60a3      	str	r3, [r4, #8]
 8009a2e:	6823      	ldr	r3, [r4, #0]
 8009a30:	441d      	add	r5, r3
 8009a32:	6025      	str	r5, [r4, #0]
 8009a34:	4655      	mov	r5, sl
 8009a36:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009a3a:	44a9      	add	r9, r5
 8009a3c:	ebaa 0a05 	sub.w	sl, sl, r5
 8009a40:	1b5d      	subs	r5, r3, r5
 8009a42:	f8c8 5008 	str.w	r5, [r8, #8]
 8009a46:	2d00      	cmp	r5, #0
 8009a48:	d1a3      	bne.n	8009992 <__sfvwrite_r+0x11a>
 8009a4a:	e71c      	b.n	8009886 <__sfvwrite_r+0xe>
 8009a4c:	465a      	mov	r2, fp
 8009a4e:	4638      	mov	r0, r7
 8009a50:	f000 f8ce 	bl	8009bf0 <_realloc_r>
 8009a54:	4605      	mov	r5, r0
 8009a56:	2800      	cmp	r0, #0
 8009a58:	d1d4      	bne.n	8009a04 <__sfvwrite_r+0x18c>
 8009a5a:	6921      	ldr	r1, [r4, #16]
 8009a5c:	4638      	mov	r0, r7
 8009a5e:	f7fe ff01 	bl	8008864 <_free_r>
 8009a62:	89a3      	ldrh	r3, [r4, #12]
 8009a64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009a68:	81a3      	strh	r3, [r4, #12]
 8009a6a:	e7b6      	b.n	80099da <__sfvwrite_r+0x162>
 8009a6c:	6820      	ldr	r0, [r4, #0]
 8009a6e:	6923      	ldr	r3, [r4, #16]
 8009a70:	4298      	cmp	r0, r3
 8009a72:	d802      	bhi.n	8009a7a <__sfvwrite_r+0x202>
 8009a74:	6962      	ldr	r2, [r4, #20]
 8009a76:	4592      	cmp	sl, r2
 8009a78:	d215      	bcs.n	8009aa6 <__sfvwrite_r+0x22e>
 8009a7a:	4555      	cmp	r5, sl
 8009a7c:	bf28      	it	cs
 8009a7e:	4655      	movcs	r5, sl
 8009a80:	462a      	mov	r2, r5
 8009a82:	4649      	mov	r1, r9
 8009a84:	f000 f888 	bl	8009b98 <memmove>
 8009a88:	68a3      	ldr	r3, [r4, #8]
 8009a8a:	6822      	ldr	r2, [r4, #0]
 8009a8c:	1b5b      	subs	r3, r3, r5
 8009a8e:	442a      	add	r2, r5
 8009a90:	60a3      	str	r3, [r4, #8]
 8009a92:	6022      	str	r2, [r4, #0]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d1ce      	bne.n	8009a36 <__sfvwrite_r+0x1be>
 8009a98:	4621      	mov	r1, r4
 8009a9a:	4638      	mov	r0, r7
 8009a9c:	f7fe fd78 	bl	8008590 <_fflush_r>
 8009aa0:	2800      	cmp	r0, #0
 8009aa2:	d0c8      	beq.n	8009a36 <__sfvwrite_r+0x1be>
 8009aa4:	e79b      	b.n	80099de <__sfvwrite_r+0x166>
 8009aa6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009aaa:	4553      	cmp	r3, sl
 8009aac:	bf28      	it	cs
 8009aae:	4653      	movcs	r3, sl
 8009ab0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8009ab2:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ab6:	6a21      	ldr	r1, [r4, #32]
 8009ab8:	4353      	muls	r3, r2
 8009aba:	4638      	mov	r0, r7
 8009abc:	464a      	mov	r2, r9
 8009abe:	47a8      	blx	r5
 8009ac0:	1e05      	subs	r5, r0, #0
 8009ac2:	dcb8      	bgt.n	8009a36 <__sfvwrite_r+0x1be>
 8009ac4:	e78b      	b.n	80099de <__sfvwrite_r+0x166>
 8009ac6:	e896 0c00 	ldmia.w	r6, {sl, fp}
 8009aca:	2000      	movs	r0, #0
 8009acc:	3608      	adds	r6, #8
 8009ace:	e71d      	b.n	800990c <__sfvwrite_r+0x94>
 8009ad0:	f10b 0901 	add.w	r9, fp, #1
 8009ad4:	e72a      	b.n	800992c <__sfvwrite_r+0xb4>
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	db09      	blt.n	8009aee <__sfvwrite_r+0x276>
 8009ada:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8009adc:	6a21      	ldr	r1, [r4, #32]
 8009ade:	4613      	mov	r3, r2
 8009ae0:	4638      	mov	r0, r7
 8009ae2:	4652      	mov	r2, sl
 8009ae4:	47a8      	blx	r5
 8009ae6:	1e05      	subs	r5, r0, #0
 8009ae8:	f73f af3c 	bgt.w	8009964 <__sfvwrite_r+0xec>
 8009aec:	e777      	b.n	80099de <__sfvwrite_r+0x166>
 8009aee:	461a      	mov	r2, r3
 8009af0:	4651      	mov	r1, sl
 8009af2:	9301      	str	r3, [sp, #4]
 8009af4:	f000 f850 	bl	8009b98 <memmove>
 8009af8:	9b01      	ldr	r3, [sp, #4]
 8009afa:	68a2      	ldr	r2, [r4, #8]
 8009afc:	1ad2      	subs	r2, r2, r3
 8009afe:	60a2      	str	r2, [r4, #8]
 8009b00:	6822      	ldr	r2, [r4, #0]
 8009b02:	441a      	add	r2, r3
 8009b04:	6022      	str	r2, [r4, #0]
 8009b06:	461d      	mov	r5, r3
 8009b08:	e72c      	b.n	8009964 <__sfvwrite_r+0xec>
 8009b0a:	2001      	movs	r0, #1
 8009b0c:	e734      	b.n	8009978 <__sfvwrite_r+0x100>
 8009b0e:	bf00      	nop
 8009b10:	7ffffc00 	.word	0x7ffffc00

08009b14 <_isatty_r>:
 8009b14:	b538      	push	{r3, r4, r5, lr}
 8009b16:	4c06      	ldr	r4, [pc, #24]	; (8009b30 <_isatty_r+0x1c>)
 8009b18:	2300      	movs	r3, #0
 8009b1a:	4605      	mov	r5, r0
 8009b1c:	4608      	mov	r0, r1
 8009b1e:	6023      	str	r3, [r4, #0]
 8009b20:	f7fc f964 	bl	8005dec <_isatty>
 8009b24:	1c43      	adds	r3, r0, #1
 8009b26:	d102      	bne.n	8009b2e <_isatty_r+0x1a>
 8009b28:	6823      	ldr	r3, [r4, #0]
 8009b2a:	b103      	cbz	r3, 8009b2e <_isatty_r+0x1a>
 8009b2c:	602b      	str	r3, [r5, #0]
 8009b2e:	bd38      	pop	{r3, r4, r5, pc}
 8009b30:	20005434 	.word	0x20005434

08009b34 <__locale_mb_cur_max>:
 8009b34:	4b04      	ldr	r3, [pc, #16]	; (8009b48 <__locale_mb_cur_max+0x14>)
 8009b36:	4a05      	ldr	r2, [pc, #20]	; (8009b4c <__locale_mb_cur_max+0x18>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	6a1b      	ldr	r3, [r3, #32]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	bf08      	it	eq
 8009b40:	4613      	moveq	r3, r2
 8009b42:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8009b46:	4770      	bx	lr
 8009b48:	20000010 	.word	0x20000010
 8009b4c:	20000514 	.word	0x20000514

08009b50 <_lseek_r>:
 8009b50:	b538      	push	{r3, r4, r5, lr}
 8009b52:	4c07      	ldr	r4, [pc, #28]	; (8009b70 <_lseek_r+0x20>)
 8009b54:	4605      	mov	r5, r0
 8009b56:	4608      	mov	r0, r1
 8009b58:	4611      	mov	r1, r2
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	6022      	str	r2, [r4, #0]
 8009b5e:	461a      	mov	r2, r3
 8009b60:	f7fc f946 	bl	8005df0 <_lseek>
 8009b64:	1c43      	adds	r3, r0, #1
 8009b66:	d102      	bne.n	8009b6e <_lseek_r+0x1e>
 8009b68:	6823      	ldr	r3, [r4, #0]
 8009b6a:	b103      	cbz	r3, 8009b6e <_lseek_r+0x1e>
 8009b6c:	602b      	str	r3, [r5, #0]
 8009b6e:	bd38      	pop	{r3, r4, r5, pc}
 8009b70:	20005434 	.word	0x20005434

08009b74 <__ascii_mbtowc>:
 8009b74:	b082      	sub	sp, #8
 8009b76:	b901      	cbnz	r1, 8009b7a <__ascii_mbtowc+0x6>
 8009b78:	a901      	add	r1, sp, #4
 8009b7a:	b142      	cbz	r2, 8009b8e <__ascii_mbtowc+0x1a>
 8009b7c:	b14b      	cbz	r3, 8009b92 <__ascii_mbtowc+0x1e>
 8009b7e:	7813      	ldrb	r3, [r2, #0]
 8009b80:	600b      	str	r3, [r1, #0]
 8009b82:	7812      	ldrb	r2, [r2, #0]
 8009b84:	1c10      	adds	r0, r2, #0
 8009b86:	bf18      	it	ne
 8009b88:	2001      	movne	r0, #1
 8009b8a:	b002      	add	sp, #8
 8009b8c:	4770      	bx	lr
 8009b8e:	4610      	mov	r0, r2
 8009b90:	e7fb      	b.n	8009b8a <__ascii_mbtowc+0x16>
 8009b92:	f06f 0001 	mvn.w	r0, #1
 8009b96:	e7f8      	b.n	8009b8a <__ascii_mbtowc+0x16>

08009b98 <memmove>:
 8009b98:	4288      	cmp	r0, r1
 8009b9a:	b510      	push	{r4, lr}
 8009b9c:	eb01 0302 	add.w	r3, r1, r2
 8009ba0:	d803      	bhi.n	8009baa <memmove+0x12>
 8009ba2:	1e42      	subs	r2, r0, #1
 8009ba4:	4299      	cmp	r1, r3
 8009ba6:	d10c      	bne.n	8009bc2 <memmove+0x2a>
 8009ba8:	bd10      	pop	{r4, pc}
 8009baa:	4298      	cmp	r0, r3
 8009bac:	d2f9      	bcs.n	8009ba2 <memmove+0xa>
 8009bae:	1881      	adds	r1, r0, r2
 8009bb0:	1ad2      	subs	r2, r2, r3
 8009bb2:	42d3      	cmn	r3, r2
 8009bb4:	d100      	bne.n	8009bb8 <memmove+0x20>
 8009bb6:	bd10      	pop	{r4, pc}
 8009bb8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009bbc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009bc0:	e7f7      	b.n	8009bb2 <memmove+0x1a>
 8009bc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009bc6:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009bca:	e7eb      	b.n	8009ba4 <memmove+0xc>

08009bcc <_read_r>:
 8009bcc:	b538      	push	{r3, r4, r5, lr}
 8009bce:	4c07      	ldr	r4, [pc, #28]	; (8009bec <_read_r+0x20>)
 8009bd0:	4605      	mov	r5, r0
 8009bd2:	4608      	mov	r0, r1
 8009bd4:	4611      	mov	r1, r2
 8009bd6:	2200      	movs	r2, #0
 8009bd8:	6022      	str	r2, [r4, #0]
 8009bda:	461a      	mov	r2, r3
 8009bdc:	f7fc f8c2 	bl	8005d64 <_read>
 8009be0:	1c43      	adds	r3, r0, #1
 8009be2:	d102      	bne.n	8009bea <_read_r+0x1e>
 8009be4:	6823      	ldr	r3, [r4, #0]
 8009be6:	b103      	cbz	r3, 8009bea <_read_r+0x1e>
 8009be8:	602b      	str	r3, [r5, #0]
 8009bea:	bd38      	pop	{r3, r4, r5, pc}
 8009bec:	20005434 	.word	0x20005434

08009bf0 <_realloc_r>:
 8009bf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bf4:	4682      	mov	sl, r0
 8009bf6:	460c      	mov	r4, r1
 8009bf8:	b929      	cbnz	r1, 8009c06 <_realloc_r+0x16>
 8009bfa:	4611      	mov	r1, r2
 8009bfc:	b003      	add	sp, #12
 8009bfe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c02:	f7fe bf8f 	b.w	8008b24 <_malloc_r>
 8009c06:	9201      	str	r2, [sp, #4]
 8009c08:	f7ff f99a 	bl	8008f40 <__malloc_lock>
 8009c0c:	9a01      	ldr	r2, [sp, #4]
 8009c0e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8009c12:	f102 080b 	add.w	r8, r2, #11
 8009c16:	f1b8 0f16 	cmp.w	r8, #22
 8009c1a:	f1a4 0908 	sub.w	r9, r4, #8
 8009c1e:	f025 0603 	bic.w	r6, r5, #3
 8009c22:	d90a      	bls.n	8009c3a <_realloc_r+0x4a>
 8009c24:	f038 0807 	bics.w	r8, r8, #7
 8009c28:	d509      	bpl.n	8009c3e <_realloc_r+0x4e>
 8009c2a:	230c      	movs	r3, #12
 8009c2c:	f8ca 3000 	str.w	r3, [sl]
 8009c30:	2700      	movs	r7, #0
 8009c32:	4638      	mov	r0, r7
 8009c34:	b003      	add	sp, #12
 8009c36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c3a:	f04f 0810 	mov.w	r8, #16
 8009c3e:	4590      	cmp	r8, r2
 8009c40:	d3f3      	bcc.n	8009c2a <_realloc_r+0x3a>
 8009c42:	45b0      	cmp	r8, r6
 8009c44:	f340 8145 	ble.w	8009ed2 <_realloc_r+0x2e2>
 8009c48:	4ba8      	ldr	r3, [pc, #672]	; (8009eec <_realloc_r+0x2fc>)
 8009c4a:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8009c4e:	eb09 0106 	add.w	r1, r9, r6
 8009c52:	4571      	cmp	r1, lr
 8009c54:	469b      	mov	fp, r3
 8009c56:	684b      	ldr	r3, [r1, #4]
 8009c58:	d005      	beq.n	8009c66 <_realloc_r+0x76>
 8009c5a:	f023 0001 	bic.w	r0, r3, #1
 8009c5e:	4408      	add	r0, r1
 8009c60:	6840      	ldr	r0, [r0, #4]
 8009c62:	07c7      	lsls	r7, r0, #31
 8009c64:	d447      	bmi.n	8009cf6 <_realloc_r+0x106>
 8009c66:	f023 0303 	bic.w	r3, r3, #3
 8009c6a:	4571      	cmp	r1, lr
 8009c6c:	eb06 0703 	add.w	r7, r6, r3
 8009c70:	d119      	bne.n	8009ca6 <_realloc_r+0xb6>
 8009c72:	f108 0010 	add.w	r0, r8, #16
 8009c76:	4287      	cmp	r7, r0
 8009c78:	db3f      	blt.n	8009cfa <_realloc_r+0x10a>
 8009c7a:	eb09 0308 	add.w	r3, r9, r8
 8009c7e:	eba7 0708 	sub.w	r7, r7, r8
 8009c82:	f047 0701 	orr.w	r7, r7, #1
 8009c86:	f8cb 3008 	str.w	r3, [fp, #8]
 8009c8a:	605f      	str	r7, [r3, #4]
 8009c8c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009c90:	f003 0301 	and.w	r3, r3, #1
 8009c94:	ea43 0308 	orr.w	r3, r3, r8
 8009c98:	f844 3c04 	str.w	r3, [r4, #-4]
 8009c9c:	4650      	mov	r0, sl
 8009c9e:	f7ff f955 	bl	8008f4c <__malloc_unlock>
 8009ca2:	4627      	mov	r7, r4
 8009ca4:	e7c5      	b.n	8009c32 <_realloc_r+0x42>
 8009ca6:	45b8      	cmp	r8, r7
 8009ca8:	dc27      	bgt.n	8009cfa <_realloc_r+0x10a>
 8009caa:	68cb      	ldr	r3, [r1, #12]
 8009cac:	688a      	ldr	r2, [r1, #8]
 8009cae:	60d3      	str	r3, [r2, #12]
 8009cb0:	609a      	str	r2, [r3, #8]
 8009cb2:	eba7 0008 	sub.w	r0, r7, r8
 8009cb6:	280f      	cmp	r0, #15
 8009cb8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009cbc:	eb09 0207 	add.w	r2, r9, r7
 8009cc0:	f240 8109 	bls.w	8009ed6 <_realloc_r+0x2e6>
 8009cc4:	eb09 0108 	add.w	r1, r9, r8
 8009cc8:	f003 0301 	and.w	r3, r3, #1
 8009ccc:	ea43 0308 	orr.w	r3, r3, r8
 8009cd0:	f040 0001 	orr.w	r0, r0, #1
 8009cd4:	f8c9 3004 	str.w	r3, [r9, #4]
 8009cd8:	6048      	str	r0, [r1, #4]
 8009cda:	6853      	ldr	r3, [r2, #4]
 8009cdc:	f043 0301 	orr.w	r3, r3, #1
 8009ce0:	6053      	str	r3, [r2, #4]
 8009ce2:	3108      	adds	r1, #8
 8009ce4:	4650      	mov	r0, sl
 8009ce6:	f7fe fdbd 	bl	8008864 <_free_r>
 8009cea:	4650      	mov	r0, sl
 8009cec:	f7ff f92e 	bl	8008f4c <__malloc_unlock>
 8009cf0:	f109 0708 	add.w	r7, r9, #8
 8009cf4:	e79d      	b.n	8009c32 <_realloc_r+0x42>
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	4619      	mov	r1, r3
 8009cfa:	07e8      	lsls	r0, r5, #31
 8009cfc:	f100 8084 	bmi.w	8009e08 <_realloc_r+0x218>
 8009d00:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8009d04:	eba9 0505 	sub.w	r5, r9, r5
 8009d08:	6868      	ldr	r0, [r5, #4]
 8009d0a:	f020 0003 	bic.w	r0, r0, #3
 8009d0e:	4430      	add	r0, r6
 8009d10:	2900      	cmp	r1, #0
 8009d12:	d076      	beq.n	8009e02 <_realloc_r+0x212>
 8009d14:	4571      	cmp	r1, lr
 8009d16:	d150      	bne.n	8009dba <_realloc_r+0x1ca>
 8009d18:	4403      	add	r3, r0
 8009d1a:	f108 0110 	add.w	r1, r8, #16
 8009d1e:	428b      	cmp	r3, r1
 8009d20:	db6f      	blt.n	8009e02 <_realloc_r+0x212>
 8009d22:	462f      	mov	r7, r5
 8009d24:	68ea      	ldr	r2, [r5, #12]
 8009d26:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8009d2a:	60ca      	str	r2, [r1, #12]
 8009d2c:	6091      	str	r1, [r2, #8]
 8009d2e:	1f32      	subs	r2, r6, #4
 8009d30:	2a24      	cmp	r2, #36	; 0x24
 8009d32:	d83b      	bhi.n	8009dac <_realloc_r+0x1bc>
 8009d34:	2a13      	cmp	r2, #19
 8009d36:	d936      	bls.n	8009da6 <_realloc_r+0x1b6>
 8009d38:	6821      	ldr	r1, [r4, #0]
 8009d3a:	60a9      	str	r1, [r5, #8]
 8009d3c:	6861      	ldr	r1, [r4, #4]
 8009d3e:	60e9      	str	r1, [r5, #12]
 8009d40:	2a1b      	cmp	r2, #27
 8009d42:	d81c      	bhi.n	8009d7e <_realloc_r+0x18e>
 8009d44:	f105 0210 	add.w	r2, r5, #16
 8009d48:	f104 0108 	add.w	r1, r4, #8
 8009d4c:	6808      	ldr	r0, [r1, #0]
 8009d4e:	6010      	str	r0, [r2, #0]
 8009d50:	6848      	ldr	r0, [r1, #4]
 8009d52:	6050      	str	r0, [r2, #4]
 8009d54:	6889      	ldr	r1, [r1, #8]
 8009d56:	6091      	str	r1, [r2, #8]
 8009d58:	eb05 0208 	add.w	r2, r5, r8
 8009d5c:	eba3 0308 	sub.w	r3, r3, r8
 8009d60:	f043 0301 	orr.w	r3, r3, #1
 8009d64:	f8cb 2008 	str.w	r2, [fp, #8]
 8009d68:	6053      	str	r3, [r2, #4]
 8009d6a:	686b      	ldr	r3, [r5, #4]
 8009d6c:	f003 0301 	and.w	r3, r3, #1
 8009d70:	ea43 0308 	orr.w	r3, r3, r8
 8009d74:	606b      	str	r3, [r5, #4]
 8009d76:	4650      	mov	r0, sl
 8009d78:	f7ff f8e8 	bl	8008f4c <__malloc_unlock>
 8009d7c:	e759      	b.n	8009c32 <_realloc_r+0x42>
 8009d7e:	68a1      	ldr	r1, [r4, #8]
 8009d80:	6129      	str	r1, [r5, #16]
 8009d82:	68e1      	ldr	r1, [r4, #12]
 8009d84:	6169      	str	r1, [r5, #20]
 8009d86:	2a24      	cmp	r2, #36	; 0x24
 8009d88:	bf01      	itttt	eq
 8009d8a:	6922      	ldreq	r2, [r4, #16]
 8009d8c:	61aa      	streq	r2, [r5, #24]
 8009d8e:	6960      	ldreq	r0, [r4, #20]
 8009d90:	61e8      	streq	r0, [r5, #28]
 8009d92:	bf19      	ittee	ne
 8009d94:	f105 0218 	addne.w	r2, r5, #24
 8009d98:	f104 0110 	addne.w	r1, r4, #16
 8009d9c:	f105 0220 	addeq.w	r2, r5, #32
 8009da0:	f104 0118 	addeq.w	r1, r4, #24
 8009da4:	e7d2      	b.n	8009d4c <_realloc_r+0x15c>
 8009da6:	463a      	mov	r2, r7
 8009da8:	4621      	mov	r1, r4
 8009daa:	e7cf      	b.n	8009d4c <_realloc_r+0x15c>
 8009dac:	4621      	mov	r1, r4
 8009dae:	4638      	mov	r0, r7
 8009db0:	9301      	str	r3, [sp, #4]
 8009db2:	f7ff fef1 	bl	8009b98 <memmove>
 8009db6:	9b01      	ldr	r3, [sp, #4]
 8009db8:	e7ce      	b.n	8009d58 <_realloc_r+0x168>
 8009dba:	18c7      	adds	r7, r0, r3
 8009dbc:	45b8      	cmp	r8, r7
 8009dbe:	dc20      	bgt.n	8009e02 <_realloc_r+0x212>
 8009dc0:	68cb      	ldr	r3, [r1, #12]
 8009dc2:	688a      	ldr	r2, [r1, #8]
 8009dc4:	60d3      	str	r3, [r2, #12]
 8009dc6:	609a      	str	r2, [r3, #8]
 8009dc8:	4628      	mov	r0, r5
 8009dca:	68eb      	ldr	r3, [r5, #12]
 8009dcc:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009dd0:	60d3      	str	r3, [r2, #12]
 8009dd2:	609a      	str	r2, [r3, #8]
 8009dd4:	1f32      	subs	r2, r6, #4
 8009dd6:	2a24      	cmp	r2, #36	; 0x24
 8009dd8:	d842      	bhi.n	8009e60 <_realloc_r+0x270>
 8009dda:	2a13      	cmp	r2, #19
 8009ddc:	d93e      	bls.n	8009e5c <_realloc_r+0x26c>
 8009dde:	6823      	ldr	r3, [r4, #0]
 8009de0:	60ab      	str	r3, [r5, #8]
 8009de2:	6863      	ldr	r3, [r4, #4]
 8009de4:	60eb      	str	r3, [r5, #12]
 8009de6:	2a1b      	cmp	r2, #27
 8009de8:	d824      	bhi.n	8009e34 <_realloc_r+0x244>
 8009dea:	f105 0010 	add.w	r0, r5, #16
 8009dee:	f104 0308 	add.w	r3, r4, #8
 8009df2:	681a      	ldr	r2, [r3, #0]
 8009df4:	6002      	str	r2, [r0, #0]
 8009df6:	685a      	ldr	r2, [r3, #4]
 8009df8:	6042      	str	r2, [r0, #4]
 8009dfa:	689b      	ldr	r3, [r3, #8]
 8009dfc:	6083      	str	r3, [r0, #8]
 8009dfe:	46a9      	mov	r9, r5
 8009e00:	e757      	b.n	8009cb2 <_realloc_r+0xc2>
 8009e02:	4580      	cmp	r8, r0
 8009e04:	4607      	mov	r7, r0
 8009e06:	dddf      	ble.n	8009dc8 <_realloc_r+0x1d8>
 8009e08:	4611      	mov	r1, r2
 8009e0a:	4650      	mov	r0, sl
 8009e0c:	f7fe fe8a 	bl	8008b24 <_malloc_r>
 8009e10:	4607      	mov	r7, r0
 8009e12:	2800      	cmp	r0, #0
 8009e14:	d0af      	beq.n	8009d76 <_realloc_r+0x186>
 8009e16:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009e1a:	f023 0301 	bic.w	r3, r3, #1
 8009e1e:	f1a0 0208 	sub.w	r2, r0, #8
 8009e22:	444b      	add	r3, r9
 8009e24:	429a      	cmp	r2, r3
 8009e26:	d11f      	bne.n	8009e68 <_realloc_r+0x278>
 8009e28:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8009e2c:	f027 0703 	bic.w	r7, r7, #3
 8009e30:	4437      	add	r7, r6
 8009e32:	e73e      	b.n	8009cb2 <_realloc_r+0xc2>
 8009e34:	68a3      	ldr	r3, [r4, #8]
 8009e36:	612b      	str	r3, [r5, #16]
 8009e38:	68e3      	ldr	r3, [r4, #12]
 8009e3a:	616b      	str	r3, [r5, #20]
 8009e3c:	2a24      	cmp	r2, #36	; 0x24
 8009e3e:	bf01      	itttt	eq
 8009e40:	6923      	ldreq	r3, [r4, #16]
 8009e42:	61ab      	streq	r3, [r5, #24]
 8009e44:	6962      	ldreq	r2, [r4, #20]
 8009e46:	61ea      	streq	r2, [r5, #28]
 8009e48:	bf19      	ittee	ne
 8009e4a:	f105 0018 	addne.w	r0, r5, #24
 8009e4e:	f104 0310 	addne.w	r3, r4, #16
 8009e52:	f105 0020 	addeq.w	r0, r5, #32
 8009e56:	f104 0318 	addeq.w	r3, r4, #24
 8009e5a:	e7ca      	b.n	8009df2 <_realloc_r+0x202>
 8009e5c:	4623      	mov	r3, r4
 8009e5e:	e7c8      	b.n	8009df2 <_realloc_r+0x202>
 8009e60:	4621      	mov	r1, r4
 8009e62:	f7ff fe99 	bl	8009b98 <memmove>
 8009e66:	e7ca      	b.n	8009dfe <_realloc_r+0x20e>
 8009e68:	1f32      	subs	r2, r6, #4
 8009e6a:	2a24      	cmp	r2, #36	; 0x24
 8009e6c:	d82d      	bhi.n	8009eca <_realloc_r+0x2da>
 8009e6e:	2a13      	cmp	r2, #19
 8009e70:	d928      	bls.n	8009ec4 <_realloc_r+0x2d4>
 8009e72:	6823      	ldr	r3, [r4, #0]
 8009e74:	6003      	str	r3, [r0, #0]
 8009e76:	6863      	ldr	r3, [r4, #4]
 8009e78:	6043      	str	r3, [r0, #4]
 8009e7a:	2a1b      	cmp	r2, #27
 8009e7c:	d80e      	bhi.n	8009e9c <_realloc_r+0x2ac>
 8009e7e:	f100 0308 	add.w	r3, r0, #8
 8009e82:	f104 0208 	add.w	r2, r4, #8
 8009e86:	6811      	ldr	r1, [r2, #0]
 8009e88:	6019      	str	r1, [r3, #0]
 8009e8a:	6851      	ldr	r1, [r2, #4]
 8009e8c:	6059      	str	r1, [r3, #4]
 8009e8e:	6892      	ldr	r2, [r2, #8]
 8009e90:	609a      	str	r2, [r3, #8]
 8009e92:	4621      	mov	r1, r4
 8009e94:	4650      	mov	r0, sl
 8009e96:	f7fe fce5 	bl	8008864 <_free_r>
 8009e9a:	e76c      	b.n	8009d76 <_realloc_r+0x186>
 8009e9c:	68a3      	ldr	r3, [r4, #8]
 8009e9e:	6083      	str	r3, [r0, #8]
 8009ea0:	68e3      	ldr	r3, [r4, #12]
 8009ea2:	60c3      	str	r3, [r0, #12]
 8009ea4:	2a24      	cmp	r2, #36	; 0x24
 8009ea6:	bf01      	itttt	eq
 8009ea8:	6923      	ldreq	r3, [r4, #16]
 8009eaa:	6103      	streq	r3, [r0, #16]
 8009eac:	6961      	ldreq	r1, [r4, #20]
 8009eae:	6141      	streq	r1, [r0, #20]
 8009eb0:	bf19      	ittee	ne
 8009eb2:	f100 0310 	addne.w	r3, r0, #16
 8009eb6:	f104 0210 	addne.w	r2, r4, #16
 8009eba:	f100 0318 	addeq.w	r3, r0, #24
 8009ebe:	f104 0218 	addeq.w	r2, r4, #24
 8009ec2:	e7e0      	b.n	8009e86 <_realloc_r+0x296>
 8009ec4:	4603      	mov	r3, r0
 8009ec6:	4622      	mov	r2, r4
 8009ec8:	e7dd      	b.n	8009e86 <_realloc_r+0x296>
 8009eca:	4621      	mov	r1, r4
 8009ecc:	f7ff fe64 	bl	8009b98 <memmove>
 8009ed0:	e7df      	b.n	8009e92 <_realloc_r+0x2a2>
 8009ed2:	4637      	mov	r7, r6
 8009ed4:	e6ed      	b.n	8009cb2 <_realloc_r+0xc2>
 8009ed6:	f003 0301 	and.w	r3, r3, #1
 8009eda:	431f      	orrs	r7, r3
 8009edc:	f8c9 7004 	str.w	r7, [r9, #4]
 8009ee0:	6853      	ldr	r3, [r2, #4]
 8009ee2:	f043 0301 	orr.w	r3, r3, #1
 8009ee6:	6053      	str	r3, [r2, #4]
 8009ee8:	e6ff      	b.n	8009cea <_realloc_r+0xfa>
 8009eea:	bf00      	nop
 8009eec:	20000104 	.word	0x20000104

08009ef0 <__swbuf_r>:
 8009ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ef2:	460e      	mov	r6, r1
 8009ef4:	4614      	mov	r4, r2
 8009ef6:	4605      	mov	r5, r0
 8009ef8:	b118      	cbz	r0, 8009f02 <__swbuf_r+0x12>
 8009efa:	6983      	ldr	r3, [r0, #24]
 8009efc:	b90b      	cbnz	r3, 8009f02 <__swbuf_r+0x12>
 8009efe:	f7fe fbdb 	bl	80086b8 <__sinit>
 8009f02:	4b27      	ldr	r3, [pc, #156]	; (8009fa0 <__swbuf_r+0xb0>)
 8009f04:	429c      	cmp	r4, r3
 8009f06:	d12f      	bne.n	8009f68 <__swbuf_r+0x78>
 8009f08:	686c      	ldr	r4, [r5, #4]
 8009f0a:	69a3      	ldr	r3, [r4, #24]
 8009f0c:	60a3      	str	r3, [r4, #8]
 8009f0e:	89a3      	ldrh	r3, [r4, #12]
 8009f10:	0719      	lsls	r1, r3, #28
 8009f12:	d533      	bpl.n	8009f7c <__swbuf_r+0x8c>
 8009f14:	6923      	ldr	r3, [r4, #16]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d030      	beq.n	8009f7c <__swbuf_r+0x8c>
 8009f1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f1e:	b2f6      	uxtb	r6, r6
 8009f20:	049a      	lsls	r2, r3, #18
 8009f22:	4637      	mov	r7, r6
 8009f24:	d534      	bpl.n	8009f90 <__swbuf_r+0xa0>
 8009f26:	6923      	ldr	r3, [r4, #16]
 8009f28:	6820      	ldr	r0, [r4, #0]
 8009f2a:	1ac0      	subs	r0, r0, r3
 8009f2c:	6963      	ldr	r3, [r4, #20]
 8009f2e:	4298      	cmp	r0, r3
 8009f30:	db04      	blt.n	8009f3c <__swbuf_r+0x4c>
 8009f32:	4621      	mov	r1, r4
 8009f34:	4628      	mov	r0, r5
 8009f36:	f7fe fb2b 	bl	8008590 <_fflush_r>
 8009f3a:	bb28      	cbnz	r0, 8009f88 <__swbuf_r+0x98>
 8009f3c:	68a3      	ldr	r3, [r4, #8]
 8009f3e:	3b01      	subs	r3, #1
 8009f40:	60a3      	str	r3, [r4, #8]
 8009f42:	6823      	ldr	r3, [r4, #0]
 8009f44:	1c5a      	adds	r2, r3, #1
 8009f46:	6022      	str	r2, [r4, #0]
 8009f48:	701e      	strb	r6, [r3, #0]
 8009f4a:	6963      	ldr	r3, [r4, #20]
 8009f4c:	3001      	adds	r0, #1
 8009f4e:	4298      	cmp	r0, r3
 8009f50:	d004      	beq.n	8009f5c <__swbuf_r+0x6c>
 8009f52:	89a3      	ldrh	r3, [r4, #12]
 8009f54:	07db      	lsls	r3, r3, #31
 8009f56:	d519      	bpl.n	8009f8c <__swbuf_r+0x9c>
 8009f58:	2e0a      	cmp	r6, #10
 8009f5a:	d117      	bne.n	8009f8c <__swbuf_r+0x9c>
 8009f5c:	4621      	mov	r1, r4
 8009f5e:	4628      	mov	r0, r5
 8009f60:	f7fe fb16 	bl	8008590 <_fflush_r>
 8009f64:	b190      	cbz	r0, 8009f8c <__swbuf_r+0x9c>
 8009f66:	e00f      	b.n	8009f88 <__swbuf_r+0x98>
 8009f68:	4b0e      	ldr	r3, [pc, #56]	; (8009fa4 <__swbuf_r+0xb4>)
 8009f6a:	429c      	cmp	r4, r3
 8009f6c:	d101      	bne.n	8009f72 <__swbuf_r+0x82>
 8009f6e:	68ac      	ldr	r4, [r5, #8]
 8009f70:	e7cb      	b.n	8009f0a <__swbuf_r+0x1a>
 8009f72:	4b0d      	ldr	r3, [pc, #52]	; (8009fa8 <__swbuf_r+0xb8>)
 8009f74:	429c      	cmp	r4, r3
 8009f76:	bf08      	it	eq
 8009f78:	68ec      	ldreq	r4, [r5, #12]
 8009f7a:	e7c6      	b.n	8009f0a <__swbuf_r+0x1a>
 8009f7c:	4621      	mov	r1, r4
 8009f7e:	4628      	mov	r0, r5
 8009f80:	f7fd fbaa 	bl	80076d8 <__swsetup_r>
 8009f84:	2800      	cmp	r0, #0
 8009f86:	d0c8      	beq.n	8009f1a <__swbuf_r+0x2a>
 8009f88:	f04f 37ff 	mov.w	r7, #4294967295
 8009f8c:	4638      	mov	r0, r7
 8009f8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f90:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009f94:	81a3      	strh	r3, [r4, #12]
 8009f96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009f98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009f9c:	6663      	str	r3, [r4, #100]	; 0x64
 8009f9e:	e7c2      	b.n	8009f26 <__swbuf_r+0x36>
 8009fa0:	0800a170 	.word	0x0800a170
 8009fa4:	0800a190 	.word	0x0800a190
 8009fa8:	0800a150 	.word	0x0800a150

08009fac <_wcrtomb_r>:
 8009fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009fae:	4605      	mov	r5, r0
 8009fb0:	b085      	sub	sp, #20
 8009fb2:	461e      	mov	r6, r3
 8009fb4:	460f      	mov	r7, r1
 8009fb6:	4c0f      	ldr	r4, [pc, #60]	; (8009ff4 <_wcrtomb_r+0x48>)
 8009fb8:	b991      	cbnz	r1, 8009fe0 <_wcrtomb_r+0x34>
 8009fba:	6822      	ldr	r2, [r4, #0]
 8009fbc:	490e      	ldr	r1, [pc, #56]	; (8009ff8 <_wcrtomb_r+0x4c>)
 8009fbe:	6a12      	ldr	r2, [r2, #32]
 8009fc0:	2a00      	cmp	r2, #0
 8009fc2:	bf08      	it	eq
 8009fc4:	460a      	moveq	r2, r1
 8009fc6:	a901      	add	r1, sp, #4
 8009fc8:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8009fcc:	463a      	mov	r2, r7
 8009fce:	47a0      	blx	r4
 8009fd0:	1c43      	adds	r3, r0, #1
 8009fd2:	bf01      	itttt	eq
 8009fd4:	2300      	moveq	r3, #0
 8009fd6:	6033      	streq	r3, [r6, #0]
 8009fd8:	238a      	moveq	r3, #138	; 0x8a
 8009fda:	602b      	streq	r3, [r5, #0]
 8009fdc:	b005      	add	sp, #20
 8009fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fe0:	6824      	ldr	r4, [r4, #0]
 8009fe2:	4f05      	ldr	r7, [pc, #20]	; (8009ff8 <_wcrtomb_r+0x4c>)
 8009fe4:	6a24      	ldr	r4, [r4, #32]
 8009fe6:	2c00      	cmp	r4, #0
 8009fe8:	bf08      	it	eq
 8009fea:	463c      	moveq	r4, r7
 8009fec:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8009ff0:	e7ed      	b.n	8009fce <_wcrtomb_r+0x22>
 8009ff2:	bf00      	nop
 8009ff4:	20000010 	.word	0x20000010
 8009ff8:	20000514 	.word	0x20000514

08009ffc <__ascii_wctomb>:
 8009ffc:	b149      	cbz	r1, 800a012 <__ascii_wctomb+0x16>
 8009ffe:	2aff      	cmp	r2, #255	; 0xff
 800a000:	bf85      	ittet	hi
 800a002:	238a      	movhi	r3, #138	; 0x8a
 800a004:	6003      	strhi	r3, [r0, #0]
 800a006:	700a      	strbls	r2, [r1, #0]
 800a008:	f04f 30ff 	movhi.w	r0, #4294967295
 800a00c:	bf98      	it	ls
 800a00e:	2001      	movls	r0, #1
 800a010:	4770      	bx	lr
 800a012:	4608      	mov	r0, r1
 800a014:	4770      	bx	lr
	...

0800a018 <_init>:
 800a018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a01a:	bf00      	nop
 800a01c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a01e:	bc08      	pop	{r3}
 800a020:	469e      	mov	lr, r3
 800a022:	4770      	bx	lr

0800a024 <_fini>:
 800a024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a026:	bf00      	nop
 800a028:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a02a:	bc08      	pop	{r3}
 800a02c:	469e      	mov	lr, r3
 800a02e:	4770      	bx	lr
