# testsmem4u Default Configuration
# Designed for reliable RAM stability detection on consumer hardware
# Target: Complete 3+ full cycles in 2-4 hours on typical systems (e.g. Ryzen 5700X, 32GB)
#
# Test Philosophy:
# - Use diverse patterns to catch different failure modes
# - Include both sequential and random-ish access patterns
# - Balance thoroughness with practical runtime
# - Each test type serves a specific detection purpose

[Main Section]
Config Name=Default Stability Test
Config Author=testsmem4u
Cores=0
Tests=12
Time (%)=100
Cycles=5
Language=-1
# Test sequence rotates through pattern types for thermal/timing stress variation
Test Sequence=0,1,2,3,4,5,6,7,8,9,10,11

[Global Memory Setup]
Channels=2
Interleave Type=1
Single DIMM width, bits=64
Operation Block, byts=64
Testing Window Size (Mb)=0
Lock Memory Granularity (Mb)=16
Reserved Memory for Windows (Mb)=512
Capable=0x0
Debug Level=1

# ============================================================================
# TEST DEFINITIONS
# ============================================================================

# --- PHASE 1: Quick Pattern Stress (catches obvious failures fast) ---

[Test0]
# All-zeros baseline - catches stuck-at-1 bits
Enable=1
Time (%)=100
Function=SimpleTest
Pattern Mode=0
Pattern Param0=0x0
Pattern Param1=0x0
Parameter=0
Test Block Size (Mb)=0

[Test1]
# All-ones - catches stuck-at-0 bits
Enable=1
Time (%)=100
Function=SimpleTest
Pattern Mode=0
Pattern Param0=0xFFFFFFFFFFFFFFFF
Pattern Param1=0x0
Parameter=0
Test Block Size (Mb)=0

[Test2]
# Alternating bits (0xAA...) - catches coupling faults between adjacent bits
Enable=1
Time (%)=100
Function=SimpleTest
Pattern Mode=0
Pattern Param0=0xAAAAAAAAAAAAAAAA
Pattern Param1=0x0
Parameter=0
Test Block Size (Mb)=0

# --- PHASE 2: Moving Inversion (industry standard march test) ---

[Test3]
# MovingInversion - tests 0->1 and 1->0 transitions at every bit
# Highly effective for detecting marginal timing issues
Enable=1
Time (%)=100
Function=MovingInversion
Pattern Mode=0
Pattern Param0=0xAAAAAAAAAAAAAAAA
Pattern Param1=0x0
Parameter=2
Test Block Size (Mb)=0

# --- PHASE 3: Address/Data Line Tests ---

[Test4]
# Linear pattern - catches address line faults (each address gets unique value)
Enable=1
Time (%)=100
Function=SimpleTest
Pattern Mode=2
Pattern Param0=0x12345678
Pattern Param1=0x9ABCDEF0
Parameter=0
Test Block Size (Mb)=4

[Test5]
# XOR pattern - pseudo-random derived from address, high bit coverage
Enable=1
Time (%)=100
Function=SimpleTest
Pattern Mode=1
Pattern Param0=0xDEADBEEFCAFEBABE
Pattern Param1=0x7654321089ABCDEF
Parameter=0
Test Block Size (Mb)=4

# --- PHASE 4: Walking Bit Tests (comprehensive bit-level verification) ---

[Test6]
# WalkingOnes - tests each bit position independently
# SIMD optimized, tests all 64 positions across entire memory
Enable=1
Time (%)=100
Function=WalkingOnes
Pattern Mode=0
Pattern Param0=0x0
Pattern Param1=0x0
Parameter=0
Test Block Size (Mb)=0

[Test7]
# WalkingZeros - complement of WalkingOnes
Enable=1
Time (%)=100
Function=WalkingZeros
Pattern Mode=0
Pattern Param0=0x0
Pattern Param1=0x0
Parameter=0
Test Block Size (Mb)=0

# --- PHASE 5: Block Move / Mirror Tests (memory controller stress) ---

[Test8]
# MirrorMove - XOR pattern with inversion, stresses read-modify-write
Enable=1
Time (%)=100
Function=MirrorMove
Pattern Mode=0
Pattern Param0=0xF0F0F0F0F0F0F0F0
Pattern Param1=0x0F0F0F0F0F0F0F0F
Parameter=2
Test Block Size (Mb)=0

[Test9]
# MirrorMove128 - 128-bit aligned pairs, tests burst operations
Enable=1
Time (%)=100
Function=MirrorMove128
Pattern Mode=0
Pattern Param0=0x5555555555555555
Pattern Param1=0xAAAAAAAAAAAAAAAA
Parameter=2
Test Block Size (Mb)=0

# --- PHASE 6: Refresh/Retention Test ---

[Test10]
# RefreshStable - write, wait, verify - catches retention/refresh issues
# Short delay (100ms default) to avoid excessive runtime
Enable=1
Time (%)=100
Function=RefreshStable
Pattern Mode=0
Pattern Param0=0xFFFFFFFFFFFFFFFF
Pattern Param1=0x0
Parameter=100
Test Block Size (Mb)=0

# --- PHASE 7: Pseudo-Random Coverage ---

[Test11]
# LFSR pattern - pseudo-random sequence, good for catching intermittent faults
Enable=1
Time (%)=100
Function=LFSRPattern
Pattern Mode=0
Pattern Param0=0xACE1ACE2
Pattern Param1=0x0
Parameter=0
Test Block Size (Mb)=0
