@manual{xilinxug994,
	author={{Xilinx, Inc}},
	title={Designing IP Subsystems Using IP Integrator},
	series={Vivado Design Suite User Guides},
	date={2021-10-27},
	version={v2021.2},
	organization={{Xilinx, Inc}},
	pagetotal={280},
	url={https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_2/ug994-vivado-ip-subsystems.pdf},
	urldate={2022-03-16},
	note={User Guide 994}
}

@manual{xilinxug474,
	author={{Xilinx, Inc}},
	title={7 Series FPGAs Configurable Logic Block},
	date={2016-09-27},
	version={v1.8},
	organization={{Xilinx, Inc}},
	pagetotal={74},
	url={https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf},
	urldate={2022-03-22},
	note={User Guide 474}
}

@misc{hoorick2019convolution,
	title={A tutorial on non-separable 2D convolutions in Vivado HLS},
	author={Van Hoorick, Basile},
	year={2019},
	month={03},
	url={https://basile.be/2019/03/18/a-tutorial-on-non-separable-2d-convolutions-in-vivado-hls},
	urldate={2022-05-05},
}

@manual{xilinxug865,
	author={{Xilinx, Inc}},
	title={Zynq-7000 SoC Packaging Guide},
	series={Vivado Design Suite User Guides},
	date={2021-10-27},
	version={v2021.2},
	organization={{Xilinx, Inc}},
	pagetotal={122},
	url={{https://docs.xilinx.com/api/khub/documents/kOAtMqkVamwUDaIfCXO91A/content?Ft-Calling-App=ft\%2Fturnkey-portal\&Ft-Calling-App-Version=3.11.27\&filename=ug865-Zynq-7000-Pkg-Pinout.pdf}},
	urldate={2022-05-23},
	note={User Guide 865}
}

@manual{tul2018pynq,
	author={{TUL}},
	title={PYNQ-Z2 Reference Manual},
	date={2018-05-17},
	version={v1.0},
	organization={{TUL}},
	pagetotal={31},
	url={https://dpoauwgwqsy2x.cloudfront.net/Download/pynqz2_user_manual_v1_0.pdf},
	urldate={2022-05-23}
}

