// Seed: 3916907874
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_6 = 0;
  output wire id_1;
  assign id_1 = id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd3,
    parameter id_4 = 32'd30
) (
    input tri _id_0,
    output supply0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri0 _id_4,
    input uwire id_5,
    input tri0 id_6,
    output supply0 id_7,
    input wor id_8,
    output tri1 id_9#(.id_12(-1)),
    output tri id_10
);
  logic id_13;
  logic [id_4  *  -1  -  1 'd0 : id_0] id_14;
  module_0 modCall_1 (
      id_14,
      id_13,
      id_14,
      id_13
  );
endmodule
