

================================================================
== Vitis HLS Report for 'compute_2'
================================================================
* Date:           Fri Jul 18 13:03:50 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   623750|   623750|  6.237 ms|  6.237 ms|  623750|  623750|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%this_bias_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_bias"   --->   Operation 7 'read' 'this_bias_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_weights_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_weights"   --->   Operation 8 'read' 'this_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_buf = alloca i32 1" [cnn_layer.cpp:115]   --->   Operation 9 'alloca' 'input_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_buf = alloca i32 1" [cnn_layer.cpp:116]   --->   Operation 10 'alloca' 'output_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%local_weights = alloca i32 1" [cnn_layer.cpp:118]   --->   Operation 11 'alloca' 'local_weights' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%local_bias = alloca i32 1" [cnn_layer.cpp:119]   --->   Operation 12 'alloca' 'local_bias' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (7.30ns)   --->   "%call_ln121 = call void @load_params_func, i16 %gmem6, i32 %this_weights_read, i16 %gmem7, i32 %this_bias_read, i16 %local_weights, i16 %local_bias" [cnn_layer.cpp:121]   --->   Operation 13 'call' 'call_ln121' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln122 = call void @prepare_input_buf_func, i16 %pool1_out, i16 %input_buf" [cnn_layer.cpp:122]   --->   Operation 14 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln121 = call void @load_params_func, i16 %gmem6, i32 %this_weights_read, i16 %gmem7, i32 %this_bias_read, i16 %local_weights, i16 %local_bias" [cnn_layer.cpp:121]   --->   Operation 15 'call' 'call_ln121' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln122 = call void @prepare_input_buf_func, i16 %pool1_out, i16 %input_buf" [cnn_layer.cpp:122]   --->   Operation 16 'call' 'call_ln122' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln123 = call void @convolution_func, i16 %input_buf, i16 %local_weights, i16 %local_bias, i15 %output_buf" [cnn_layer.cpp:123]   --->   Operation 17 'call' 'call_ln123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln123 = call void @convolution_func, i16 %input_buf, i16 %local_weights, i16 %local_bias, i15 %output_buf" [cnn_layer.cpp:123]   --->   Operation 18 'call' 'call_ln123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln124 = call void @write_output_func, i15 %output_buf, i16 %conv3_out" [cnn_layer.cpp:124]   --->   Operation 19 'call' 'call_ln124' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv3_out, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool1_out, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem7, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_18, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem6, void @empty_15, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_9, void @empty_4, void @empty_13, i32 16, i32 16, i32 32, i32 32, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/2] (4.14ns)   --->   "%call_ln124 = call void @write_output_func, i15 %output_buf, i16 %conv3_out" [cnn_layer.cpp:124]   --->   Operation 24 'call' 'call_ln124' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln125 = ret" [cnn_layer.cpp:125]   --->   Operation 25 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.300ns
The critical path consists of the following:
	wire read operation ('this_bias_read') on port 'this_bias' [11]  (0.000 ns)
	'call' operation 0 bit ('call_ln121', cnn_layer.cpp:121) to 'load_params_func' [17]  (7.300 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 4.142ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln124', cnn_layer.cpp:124) to 'write_output_func' [20]  (4.142 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
