{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483821477695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483821477697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan  7 20:37:57 2017 " "Processing started: Sat Jan  7 20:37:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483821477697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483821477697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_main -c alu_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_main -c alu_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483821477698 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1483821477960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd 14 7 " "Found 14 design units, including 7 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_3_gate-rtl " "Found design unit 1: NAND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478539 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_gate-rtl " "Found design unit 2: NAND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478539 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_gate-rtl " "Found design unit 3: AND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478539 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_3_gate-rtl " "Found design unit 4: AND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478539 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_3_gate-rtl " "Found design unit 5: OR_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478539 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_gate-rtl " "Found design unit 6: OR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478539 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_gate-rtl " "Found design unit 7: XOR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478539 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND_3_gate " "Found entity 1: NAND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478539 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_gate " "Found entity 2: NAND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478539 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_gate " "Found entity 3: AND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478539 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_3_gate " "Found entity 4: AND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478539 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR_3_gate " "Found entity 5: OR_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478539 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_gate " "Found entity 6: OR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478539 ""} { "Info" "ISGN_ENTITY_NAME" "7 XOR_gate " "Found entity 7: XOR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483821478539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_main-rtl " "Found design unit 1: alu_main-rtl" {  } { { "alu_main.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478541 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_main " "Found entity 1: alu_main" {  } { { "alu_main.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483821478541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_and-rtl " "Found design unit 1: alu_and-rtl" {  } { { "alu_and.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478545 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_and " "Found entity 1: alu_and" {  } { { "alu_and.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483821478545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_add-rtl " "Found design unit 1: alu_add-rtl" {  } { { "alu_add.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478548 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_add " "Found entity 1: alu_add" {  } { { "alu_add.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483821478548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_or-rtl " "Found design unit 1: alu_or-rtl" {  } { { "alu_or.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478550 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_or " "Found entity 1: alu_or" {  } { { "alu_or.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_or.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483821478550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand_1_bit_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nand_1_bit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_1_bit_full_adder-rtl " "Found design unit 1: nand_1_bit_full_adder-rtl" {  } { { "nand_1_bit_full_adder.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478553 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_1_bit_full_adder " "Found entity 1: nand_1_bit_full_adder" {  } { { "nand_1_bit_full_adder.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/nand_1_bit_full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483821478553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_mux-rtl " "Found design unit 1: alu_mux-rtl" {  } { { "alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478556 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_mux " "Found entity 1: alu_mux" {  } { { "alu_mux.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483821478556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483821478556 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "carry_out alu_main.vhd(50) " "VHDL Association List error at alu_main.vhd(50): formal \"carry_out\" does not exist" {  } { { "alu_main.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_main/alu_main.vhd" 50 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Quartus II" 0 -1 1483821478559 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483821478754 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan  7 20:37:58 2017 " "Processing ended: Sat Jan  7 20:37:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483821478754 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483821478754 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483821478754 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483821478754 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483821478839 ""}
