
*** Running vivado
    with args -log semicap_axi_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source semicap_axi_v1_0.tcl


****** Vivado v2019.1.1 (64-bit)
  **** SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source semicap_axi_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/Hipero/svn/dev/fpga/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_axi/edit_semicap_axi_v1_0.cache/ip 
Command: synth_design -top semicap_axi_v1_0 -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-86] Your Synthesis license expires in 29 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 50204 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 579.184 ; gain = 188.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'semicap_axi_v1_0' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_axi/semicap_axi_1.0/hdl/semicap_axi_v1_0.vhd:70]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'semicap_axi_v1_0_S00_AXI' declared at 'D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_axi/semicap_axi_1.0/hdl/semicap_axi_v1_0_S00_AXI.vhd:5' bound to instance 'semicap_axi_v1_0_S00_AXI_inst' of component 'semicap_axi_v1_0_S00_AXI' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_axi/semicap_axi_1.0/hdl/semicap_axi_v1_0.vhd:128]
INFO: [Synth 8-638] synthesizing module 'semicap_axi_v1_0_S00_AXI' [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_axi/semicap_axi_1.0/hdl/semicap_axi_v1_0_S00_AXI.vhd:106]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_axi/semicap_axi_1.0/hdl/semicap_axi_v1_0_S00_AXI.vhd:254]
INFO: [Synth 8-226] default block is never used [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_axi/semicap_axi_1.0/hdl/semicap_axi_v1_0_S00_AXI.vhd:423]
WARNING: [Synth 8-6014] Unused sequential element StatusReg_reg was removed.  [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_axi/semicap_axi_1.0/hdl/semicap_axi_v1_0_S00_AXI.vhd:245]
WARNING: [Synth 8-6014] Unused sequential element RpStatusReg_reg was removed.  [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_axi/semicap_axi_1.0/hdl/semicap_axi_v1_0_S00_AXI.vhd:246]
WARNING: [Synth 8-6014] Unused sequential element DevInfoReg_reg was removed.  [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_axi/semicap_axi_1.0/hdl/semicap_axi_v1_0_S00_AXI.vhd:247]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_axi/semicap_axi_1.0/hdl/semicap_axi_v1_0_S00_AXI.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'semicap_axi_v1_0_S00_AXI' (1#1) [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_axi/semicap_axi_1.0/hdl/semicap_axi_v1_0_S00_AXI.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'semicap_axi_v1_0' (2#1) [D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_axi/semicap_axi_1.0/hdl/semicap_axi_v1_0.vhd:70]
WARNING: [Synth 8-3331] design semicap_axi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design semicap_axi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design semicap_axi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design semicap_axi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design semicap_axi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design semicap_axi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 643.602 ; gain = 252.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 643.602 ; gain = 252.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 643.602 ; gain = 252.531
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 643.602 ; gain = 252.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module semicap_axi_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design semicap_axi_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design semicap_axi_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design semicap_axi_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design semicap_axi_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design semicap_axi_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design semicap_axi_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'semicap_axi_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'semicap_axi_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\semicap_axi_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'semicap_axi_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'semicap_axi_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\semicap_axi_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1069.082 ; gain = 678.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1073.730 ; gain = 682.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1073.730 ; gain = 682.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.738 ; gain = 682.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.738 ; gain = 682.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.738 ; gain = 682.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.738 ; gain = 682.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.738 ; gain = 682.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.738 ; gain = 682.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     3|
|4     |LUT3  |     1|
|5     |LUT4  |     4|
|6     |LUT5  |    37|
|7     |LUT6  |    25|
|8     |MUXF7 |     4|
|9     |FDRE  |   123|
|10    |FDSE  |     4|
|11    |IBUF  |   128|
|12    |OBUF  |    92|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------+-------------------------+------+
|      |Instance                        |Module                   |Cells |
+------+--------------------------------+-------------------------+------+
|1     |top                             |                         |   424|
|2     |  semicap_axi_v1_0_S00_AXI_inst |semicap_axi_v1_0_S00_AXI |   203|
+------+--------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.738 ; gain = 682.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.738 ; gain = 682.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.738 ; gain = 682.668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1144.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1144.293 ; gain = 763.625
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1144.293 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap_axi/edit_semicap_axi_v1_0.runs/synth_1/semicap_axi_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file semicap_axi_v1_0_utilization_synth.rpt -pb semicap_axi_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul 27 00:19:22 2019...
