// Seed: 2113510147
module module_0;
  wire id_2 = id_2;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wand id_1,
    input  wand id_2,
    output tri1 id_3,
    output tri1 id_4
);
  assign id_3 = id_2;
  wire id_6;
  wor  id_7;
  assign id_7 = id_0;
  wire id_8;
  wand id_9, id_10, id_11, id_12;
  wire id_13;
  always deassign id_7;
  specify
    $width(posedge id_14, (0));
  endspecify module_0();
  assign id_10 = id_10;
  assign id_3  = (id_11) == 1 ^ 1;
endmodule
