# systemVerilog-for-verification-udemy
SystemVerilog for Verification Part 1 (Fundamentals) and  SystemVerilog for Verification Part 2 (Projects) repo from udemy courses
