{
  "Top": "fn1",
  "RtlTop": "fn1",
  "RtlPrefix": "",
  "RtlSubPrefix": "fn1_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "p": {
      "index": "0",
      "direction": "in",
      "srcType": "long int",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "p",
          "name": "p",
          "usage": "data",
          "direction": "in"
        }]
    },
    "p_4": {
      "index": "1",
      "direction": "in",
      "srcType": "long int*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "p_4",
          "name": "p_4",
          "usage": "data",
          "direction": "in"
        }]
    },
    "p_7": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "p_7",
          "name": "p_7",
          "usage": "data",
          "direction": "in"
        }]
    },
    "p_9": {
      "index": "3",
      "direction": "in",
      "srcType": "short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "p_9",
          "name": "p_9",
          "usage": "data",
          "direction": "in"
        }]
    },
    "p_13": {
      "index": "4",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "p_13",
          "name": "p_13",
          "usage": "data",
          "direction": "in"
        }]
    },
    "p_15": {
      "index": "5",
      "direction": "in",
      "srcType": "long int",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "p_15",
          "name": "p_15",
          "usage": "data",
          "direction": "in"
        }]
    },
    "p_21": {
      "index": "6",
      "direction": "in",
      "srcType": "long unsigned int",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "p_21",
          "name": "p_21",
          "usage": "data",
          "direction": "in"
        }]
    },
    "p_23": {
      "index": "7",
      "direction": "in",
      "srcType": "unsigned short",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "p_23",
          "name": "p_23",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "unsigned int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=syn_dcp"],
    "DirectiveTcl": ["set_directive_top fn1 -name fn1"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fn1"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fn1",
    "Version": "1.0",
    "DisplayName": "Fn1",
    "Revision": "2113615467",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fn1_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/ldrgen\/rand_c\/rand1.c"],
    "Vhdl": [
      "impl\/vhdl\/fn1_dadddsub_64ns_64ns_64_16_full_dsp_1.vhd",
      "impl\/vhdl\/fn1_ddiv_64ns_64ns_64_59_no_dsp_1.vhd",
      "impl\/vhdl\/fn1_dmul_64ns_64ns_64_14_full_dsp_1.vhd",
      "impl\/vhdl\/fn1_faddfsub_32ns_32ns_32_10_full_dsp_1.vhd",
      "impl\/vhdl\/fn1_fcmp_32ns_32ns_1_4_no_dsp_1.vhd",
      "impl\/vhdl\/fn1_fdiv_32ns_32ns_32_30_no_dsp_1.vhd",
      "impl\/vhdl\/fn1_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fn1_fmul_32ns_32ns_32_8_max_dsp_1.vhd",
      "impl\/vhdl\/fn1_fn1_Pipeline_VITIS_LOOP_264_2.vhd",
      "impl\/vhdl\/fn1_fn1_Pipeline_VITIS_LOOP_287_3.vhd",
      "impl\/vhdl\/fn1_fn1_Pipeline_VITIS_LOOP_302_4.vhd",
      "impl\/vhdl\/fn1_fn1_Pipeline_VITIS_LOOP_334_5.vhd",
      "impl\/vhdl\/fn1_fn1_Pipeline_VITIS_LOOP_387_7.vhd",
      "impl\/vhdl\/fn1_fn1_Pipeline_VITIS_LOOP_445_8.vhd",
      "impl\/vhdl\/fn1_fpext_32ns_64_4_no_dsp_1.vhd",
      "impl\/vhdl\/fn1_icmp_71ns_71ns_1_2_1.vhd",
      "impl\/vhdl\/fn1_icmp_71ns_71ns_1_2_1_sub.vhd",
      "impl\/vhdl\/fn1_lshr_32ns_5ns_32_2_1.vhd",
      "impl\/vhdl\/fn1_lshr_55ns_32ns_55_2_1.vhd",
      "impl\/vhdl\/fn1_lshr_63ns_32ns_63_2_1.vhd",
      "impl\/vhdl\/fn1_lshr_64ns_6ns_64_7_1.vhd",
      "impl\/vhdl\/fn1_lshr_111ns_32ns_111_2_1.vhd",
      "impl\/vhdl\/fn1_lshr_113ns_32ns_113_7_1.vhd",
      "impl\/vhdl\/fn1_lshr_121ns_32ns_121_7_1.vhd",
      "impl\/vhdl\/fn1_lshr_137ns_32ns_137_7_1.vhd",
      "impl\/vhdl\/fn1_lshr_169ns_32ns_169_7_1.vhd",
      "impl\/vhdl\/fn1_mul_8s_16ns_16_2_1.vhd",
      "impl\/vhdl\/fn1_mul_8s_29ns_32_4_1.vhd",
      "impl\/vhdl\/fn1_mul_8s_31s_39_5_1.vhd",
      "impl\/vhdl\/fn1_mul_16ns_16ns_32_2_1.vhd",
      "impl\/vhdl\/fn1_mul_16ns_18ns_33_2_1.vhd",
      "impl\/vhdl\/fn1_mul_16s_17ns_32_2_1.vhd",
      "impl\/vhdl\/fn1_mul_32ns_17ns_48_5_1.vhd",
      "impl\/vhdl\/fn1_mul_32ns_34ns_56_5_1.vhd",
      "impl\/vhdl\/fn1_mul_32ns_34ns_65_5_1.vhd",
      "impl\/vhdl\/fn1_mul_32s_9s_32_5_1.vhd",
      "impl\/vhdl\/fn1_mul_32s_14ns_32_5_1.vhd",
      "impl\/vhdl\/fn1_mul_32s_16ns_32_5_1.vhd",
      "impl\/vhdl\/fn1_mul_39s_31s_39_5_1.vhd",
      "impl\/vhdl\/fn1_mul_64ns_8ns_71_5_1.vhd",
      "impl\/vhdl\/fn1_mul_64s_8s_64_5_1.vhd",
      "impl\/vhdl\/fn1_mul_64s_16ns_64_5_1.vhd",
      "impl\/vhdl\/fn1_mul_64s_16ns_64_5_1_x.vhd",
      "impl\/vhdl\/fn1_mul_64s_17ns_64_5_1.vhd",
      "impl\/vhdl\/fn1_mul_64s_18s_64_5_1.vhd",
      "impl\/vhdl\/fn1_mul_64s_32ns_64_5_1.vhd",
      "impl\/vhdl\/fn1_mul_64s_66ns_129_5_1.vhd",
      "impl\/vhdl\/fn1_sdiv_17s_17ns_17_21_1.vhd",
      "impl\/vhdl\/fn1_sdiv_32s_11ns_24_36_1.vhd",
      "impl\/vhdl\/fn1_sdiv_33ns_64ns_64_37_1.vhd",
      "impl\/vhdl\/fn1_sdiv_33s_34ns_34_37_1.vhd",
      "impl\/vhdl\/fn1_sdiv_64ns_64ns_64_68_1.vhd",
      "impl\/vhdl\/fn1_shl_17ns_1ns_17_2_1.vhd",
      "impl\/vhdl\/fn1_shl_55ns_32ns_55_2_1.vhd",
      "impl\/vhdl\/fn1_shl_63ns_32ns_63_2_1.vhd",
      "impl\/vhdl\/fn1_shl_111ns_32ns_111_2_1.vhd",
      "impl\/vhdl\/fn1_shl_113ns_32ns_113_7_1.vhd",
      "impl\/vhdl\/fn1_shl_121ns_32ns_121_7_1.vhd",
      "impl\/vhdl\/fn1_shl_137ns_32ns_137_7_1.vhd",
      "impl\/vhdl\/fn1_shl_169ns_32ns_169_7_1.vhd",
      "impl\/vhdl\/fn1_sitodp_32ns_64_7_no_dsp_1.vhd",
      "impl\/vhdl\/fn1_sitodp_64ns_64_7_no_dsp_1.vhd",
      "impl\/vhdl\/fn1_sitofp_32s_32_7_no_dsp_1.vhd",
      "impl\/vhdl\/fn1_sitofp_64ns_32_7_no_dsp_1.vhd",
      "impl\/vhdl\/fn1_srem_9s_64ns_39_13_1.vhd",
      "impl\/vhdl\/fn1_srem_16s_16ns_16_20_seq_1.vhd",
      "impl\/vhdl\/fn1_srem_18s_33ns_33_22_1.vhd",
      "impl\/vhdl\/fn1_srem_64ns_18ns_18_68_1.vhd",
      "impl\/vhdl\/fn1_srem_64ns_18s_18_68_1.vhd",
      "impl\/vhdl\/fn1_srem_64ns_64ns_64_68_1.vhd",
      "impl\/vhdl\/fn1_sub_129ns_129ns_129_2_1.vhd",
      "impl\/vhdl\/fn1_udiv_13ns_17ns_13_17_1.vhd",
      "impl\/vhdl\/fn1_udiv_16ns_17s_17_20_1.vhd",
      "impl\/vhdl\/fn1_udiv_16ns_64ns_17_20_1.vhd",
      "impl\/vhdl\/fn1_udiv_17ns_64ns_64_21_1.vhd",
      "impl\/vhdl\/fn1_udiv_64ns_7ns_32_68_1.vhd",
      "impl\/vhdl\/fn1_udiv_64ns_18ns_56_68_1.vhd",
      "impl\/vhdl\/fn1_udiv_64ns_64ns_64_68_1.vhd",
      "impl\/vhdl\/fn1_udiv_64ns_64s_8_68_1.vhd",
      "impl\/vhdl\/fn1_udiv_64s_9ns_62_68_1.vhd",
      "impl\/vhdl\/fn1_uitodp_32ns_64_7_no_dsp_1.vhd",
      "impl\/vhdl\/fn1_uitodp_64ns_64_7_no_dsp_1.vhd",
      "impl\/vhdl\/fn1_uitodp_64ns_64_7_no_dsp_1_x.vhd",
      "impl\/vhdl\/fn1_uitofp_64ns_32_7_no_dsp_1.vhd",
      "impl\/vhdl\/fn1_uitofp_64s_32_7_no_dsp_1.vhd",
      "impl\/vhdl\/fn1_urem_1ns_16ns_7_5_seq_1.vhd",
      "impl\/vhdl\/fn1_urem_1ns_58ns_1_5_seq_1.vhd",
      "impl\/vhdl\/fn1_urem_5ns_64ns_17_9_1.vhd",
      "impl\/vhdl\/fn1_urem_8ns_7ns_7_12_seq_1.vhd",
      "impl\/vhdl\/fn1_urem_16ns_10ns_16_20_1.vhd",
      "impl\/vhdl\/fn1_urem_16ns_17ns_17_20_1.vhd",
      "impl\/vhdl\/fn1_urem_32ns_17ns_32_36_1.vhd",
      "impl\/vhdl\/fn1_urem_32s_32ns_8_36_1.vhd",
      "impl\/vhdl\/fn1_urem_48ns_49s_48_52_1.vhd",
      "impl\/vhdl\/fn1_urem_62ns_33ns_33_66_1.vhd",
      "impl\/vhdl\/fn1_urem_64ns_27ns_8_68_1.vhd",
      "impl\/vhdl\/fn1_urem_64ns_33ns_33_68_1.vhd",
      "impl\/vhdl\/fn1_urem_64s_64ns_64_68_1.vhd",
      "impl\/vhdl\/fn1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fn1_dadddsub_64ns_64ns_64_16_full_dsp_1.v",
      "impl\/verilog\/fn1_ddiv_64ns_64ns_64_59_no_dsp_1.v",
      "impl\/verilog\/fn1_dmul_64ns_64ns_64_14_full_dsp_1.v",
      "impl\/verilog\/fn1_faddfsub_32ns_32ns_32_10_full_dsp_1.v",
      "impl\/verilog\/fn1_fcmp_32ns_32ns_1_4_no_dsp_1.v",
      "impl\/verilog\/fn1_fdiv_32ns_32ns_32_30_no_dsp_1.v",
      "impl\/verilog\/fn1_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fn1_fmul_32ns_32ns_32_8_max_dsp_1.v",
      "impl\/verilog\/fn1_fn1_Pipeline_VITIS_LOOP_264_2.v",
      "impl\/verilog\/fn1_fn1_Pipeline_VITIS_LOOP_287_3.v",
      "impl\/verilog\/fn1_fn1_Pipeline_VITIS_LOOP_302_4.v",
      "impl\/verilog\/fn1_fn1_Pipeline_VITIS_LOOP_334_5.v",
      "impl\/verilog\/fn1_fn1_Pipeline_VITIS_LOOP_387_7.v",
      "impl\/verilog\/fn1_fn1_Pipeline_VITIS_LOOP_445_8.v",
      "impl\/verilog\/fn1_fpext_32ns_64_4_no_dsp_1.v",
      "impl\/verilog\/fn1_icmp_71ns_71ns_1_2_1.v",
      "impl\/verilog\/fn1_icmp_71ns_71ns_1_2_1_sub.v",
      "impl\/verilog\/fn1_lshr_32ns_5ns_32_2_1.v",
      "impl\/verilog\/fn1_lshr_55ns_32ns_55_2_1.v",
      "impl\/verilog\/fn1_lshr_63ns_32ns_63_2_1.v",
      "impl\/verilog\/fn1_lshr_64ns_6ns_64_7_1.v",
      "impl\/verilog\/fn1_lshr_111ns_32ns_111_2_1.v",
      "impl\/verilog\/fn1_lshr_113ns_32ns_113_7_1.v",
      "impl\/verilog\/fn1_lshr_121ns_32ns_121_7_1.v",
      "impl\/verilog\/fn1_lshr_137ns_32ns_137_7_1.v",
      "impl\/verilog\/fn1_lshr_169ns_32ns_169_7_1.v",
      "impl\/verilog\/fn1_mul_8s_16ns_16_2_1.v",
      "impl\/verilog\/fn1_mul_8s_29ns_32_4_1.v",
      "impl\/verilog\/fn1_mul_8s_31s_39_5_1.v",
      "impl\/verilog\/fn1_mul_16ns_16ns_32_2_1.v",
      "impl\/verilog\/fn1_mul_16ns_18ns_33_2_1.v",
      "impl\/verilog\/fn1_mul_16s_17ns_32_2_1.v",
      "impl\/verilog\/fn1_mul_32ns_17ns_48_5_1.v",
      "impl\/verilog\/fn1_mul_32ns_34ns_56_5_1.v",
      "impl\/verilog\/fn1_mul_32ns_34ns_65_5_1.v",
      "impl\/verilog\/fn1_mul_32s_9s_32_5_1.v",
      "impl\/verilog\/fn1_mul_32s_14ns_32_5_1.v",
      "impl\/verilog\/fn1_mul_32s_16ns_32_5_1.v",
      "impl\/verilog\/fn1_mul_39s_31s_39_5_1.v",
      "impl\/verilog\/fn1_mul_64ns_8ns_71_5_1.v",
      "impl\/verilog\/fn1_mul_64s_8s_64_5_1.v",
      "impl\/verilog\/fn1_mul_64s_16ns_64_5_1.v",
      "impl\/verilog\/fn1_mul_64s_16ns_64_5_1_x.v",
      "impl\/verilog\/fn1_mul_64s_17ns_64_5_1.v",
      "impl\/verilog\/fn1_mul_64s_18s_64_5_1.v",
      "impl\/verilog\/fn1_mul_64s_32ns_64_5_1.v",
      "impl\/verilog\/fn1_mul_64s_66ns_129_5_1.v",
      "impl\/verilog\/fn1_sdiv_17s_17ns_17_21_1.v",
      "impl\/verilog\/fn1_sdiv_32s_11ns_24_36_1.v",
      "impl\/verilog\/fn1_sdiv_33ns_64ns_64_37_1.v",
      "impl\/verilog\/fn1_sdiv_33s_34ns_34_37_1.v",
      "impl\/verilog\/fn1_sdiv_64ns_64ns_64_68_1.v",
      "impl\/verilog\/fn1_shl_17ns_1ns_17_2_1.v",
      "impl\/verilog\/fn1_shl_55ns_32ns_55_2_1.v",
      "impl\/verilog\/fn1_shl_63ns_32ns_63_2_1.v",
      "impl\/verilog\/fn1_shl_111ns_32ns_111_2_1.v",
      "impl\/verilog\/fn1_shl_113ns_32ns_113_7_1.v",
      "impl\/verilog\/fn1_shl_121ns_32ns_121_7_1.v",
      "impl\/verilog\/fn1_shl_137ns_32ns_137_7_1.v",
      "impl\/verilog\/fn1_shl_169ns_32ns_169_7_1.v",
      "impl\/verilog\/fn1_sitodp_32ns_64_7_no_dsp_1.v",
      "impl\/verilog\/fn1_sitodp_64ns_64_7_no_dsp_1.v",
      "impl\/verilog\/fn1_sitofp_32s_32_7_no_dsp_1.v",
      "impl\/verilog\/fn1_sitofp_64ns_32_7_no_dsp_1.v",
      "impl\/verilog\/fn1_srem_9s_64ns_39_13_1.v",
      "impl\/verilog\/fn1_srem_16s_16ns_16_20_seq_1.v",
      "impl\/verilog\/fn1_srem_18s_33ns_33_22_1.v",
      "impl\/verilog\/fn1_srem_64ns_18ns_18_68_1.v",
      "impl\/verilog\/fn1_srem_64ns_18s_18_68_1.v",
      "impl\/verilog\/fn1_srem_64ns_64ns_64_68_1.v",
      "impl\/verilog\/fn1_sub_129ns_129ns_129_2_1.v",
      "impl\/verilog\/fn1_udiv_13ns_17ns_13_17_1.v",
      "impl\/verilog\/fn1_udiv_16ns_17s_17_20_1.v",
      "impl\/verilog\/fn1_udiv_16ns_64ns_17_20_1.v",
      "impl\/verilog\/fn1_udiv_17ns_64ns_64_21_1.v",
      "impl\/verilog\/fn1_udiv_64ns_7ns_32_68_1.v",
      "impl\/verilog\/fn1_udiv_64ns_18ns_56_68_1.v",
      "impl\/verilog\/fn1_udiv_64ns_64ns_64_68_1.v",
      "impl\/verilog\/fn1_udiv_64ns_64s_8_68_1.v",
      "impl\/verilog\/fn1_udiv_64s_9ns_62_68_1.v",
      "impl\/verilog\/fn1_uitodp_32ns_64_7_no_dsp_1.v",
      "impl\/verilog\/fn1_uitodp_64ns_64_7_no_dsp_1.v",
      "impl\/verilog\/fn1_uitodp_64ns_64_7_no_dsp_1_x.v",
      "impl\/verilog\/fn1_uitofp_64ns_32_7_no_dsp_1.v",
      "impl\/verilog\/fn1_uitofp_64s_32_7_no_dsp_1.v",
      "impl\/verilog\/fn1_urem_1ns_16ns_7_5_seq_1.v",
      "impl\/verilog\/fn1_urem_1ns_58ns_1_5_seq_1.v",
      "impl\/verilog\/fn1_urem_5ns_64ns_17_9_1.v",
      "impl\/verilog\/fn1_urem_8ns_7ns_7_12_seq_1.v",
      "impl\/verilog\/fn1_urem_16ns_10ns_16_20_1.v",
      "impl\/verilog\/fn1_urem_16ns_17ns_17_20_1.v",
      "impl\/verilog\/fn1_urem_32ns_17ns_32_36_1.v",
      "impl\/verilog\/fn1_urem_32s_32ns_8_36_1.v",
      "impl\/verilog\/fn1_urem_48ns_49s_48_52_1.v",
      "impl\/verilog\/fn1_urem_62ns_33ns_33_66_1.v",
      "impl\/verilog\/fn1_urem_64ns_27ns_8_68_1.v",
      "impl\/verilog\/fn1_urem_64ns_33ns_33_68_1.v",
      "impl\/verilog\/fn1_urem_64s_64ns_64_68_1.v",
      "impl\/verilog\/fn1.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/fn1_dadddsub_64ns_64ns_64_16_full_dsp_1_ip.tcl",
      "impl\/misc\/fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip.tcl",
      "impl\/misc\/fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip.tcl",
      "impl\/misc\/fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip.tcl",
      "impl\/misc\/fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip.tcl",
      "impl\/misc\/fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip.tcl",
      "impl\/misc\/fn1_fmul_32ns_32ns_32_8_max_dsp_1_ip.tcl",
      "impl\/misc\/fn1_fpext_32ns_64_4_no_dsp_1_ip.tcl",
      "impl\/misc\/fn1_sitodp_32ns_64_7_no_dsp_1_ip.tcl",
      "impl\/misc\/fn1_sitodp_64ns_64_7_no_dsp_1_ip.tcl",
      "impl\/misc\/fn1_sitofp_32s_32_7_no_dsp_1_ip.tcl",
      "impl\/misc\/fn1_sitofp_64ns_32_7_no_dsp_1_ip.tcl",
      "impl\/misc\/fn1_uitodp_32ns_64_7_no_dsp_1_ip.tcl",
      "impl\/misc\/fn1_uitodp_64ns_64_7_no_dsp_1_ip.tcl",
      "impl\/misc\/fn1_uitodp_64ns_64_7_no_dsp_1_x_ip.tcl",
      "impl\/misc\/fn1_uitofp_64ns_32_7_no_dsp_1_ip.tcl",
      "impl\/misc\/fn1_uitofp_64s_32_7_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fn1.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "fn1_dadddsub_64ns_64ns_64_16_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name fn1_dadddsub_64ns_64ns_64_16_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 57 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name fn1_ddiv_64ns_64ns_64_59_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 12 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name fn1_dmul_64ns_64ns_64_14_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fn1_faddfsub_32ns_32ns_32_10_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name fn1_fcmp_32ns_32ns_1_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 28 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fn1_fdiv_32ns_32ns_32_30_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_fmul_32ns_32ns_32_8_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fn1_fmul_32ns_32ns_32_8_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_fpext_32ns_64_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name fn1_fpext_32ns_64_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_sitodp_32ns_64_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name fn1_sitodp_32ns_64_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_sitodp_64ns_64_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name fn1_sitodp_64ns_64_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_sitofp_32s_32_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fn1_sitofp_32s_32_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_sitofp_64ns_32_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fn1_sitofp_64ns_32_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_uitodp_32ns_64_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name fn1_uitodp_32ns_64_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_uitodp_64ns_64_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint64 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name fn1_uitodp_64ns_64_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_uitodp_64ns_64_7_no_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint64 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name fn1_uitodp_64ns_64_7_no_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_uitofp_64ns_32_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint64 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fn1_uitofp_64ns_32_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fn1_uitofp_64s_32_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint64 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fn1_uitofp_64s_32_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "p": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"p": "DATA"},
      "ports": ["p"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "p"
        }]
    },
    "p_4": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"p_4": "DATA"},
      "ports": ["p_4"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "p_4"
        }]
    },
    "p_7": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"p_7": "DATA"},
      "ports": ["p_7"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "p_7"
        }]
    },
    "p_9": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"p_9": "DATA"},
      "ports": ["p_9"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "p_9"
        }]
    },
    "p_13": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"p_13": "DATA"},
      "ports": ["p_13"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "p_13"
        }]
    },
    "p_15": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"p_15": "DATA"},
      "ports": ["p_15"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "p_15"
        }]
    },
    "p_21": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"p_21": "DATA"},
      "ports": ["p_21"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "p_21"
        }]
    },
    "p_23": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"p_23": "DATA"},
      "ports": ["p_23"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "p_23"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "p": {
      "dir": "in",
      "width": "64"
    },
    "p_4": {
      "dir": "in",
      "width": "64"
    },
    "p_7": {
      "dir": "in",
      "width": "32"
    },
    "p_9": {
      "dir": "in",
      "width": "16"
    },
    "p_13": {
      "dir": "in",
      "width": "32"
    },
    "p_15": {
      "dir": "in",
      "width": "64"
    },
    "p_21": {
      "dir": "in",
      "width": "64"
    },
    "p_23": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fn1",
      "Instances": [
        {
          "ModuleName": "fn1_Pipeline_VITIS_LOOP_264_2",
          "InstanceName": "grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492"
        },
        {
          "ModuleName": "fn1_Pipeline_VITIS_LOOP_287_3",
          "InstanceName": "grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512"
        },
        {
          "ModuleName": "fn1_Pipeline_VITIS_LOOP_302_4",
          "InstanceName": "grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523"
        },
        {
          "ModuleName": "fn1_Pipeline_VITIS_LOOP_334_5",
          "InstanceName": "grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547"
        },
        {
          "ModuleName": "fn1_Pipeline_VITIS_LOOP_387_7",
          "InstanceName": "grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562"
        },
        {
          "ModuleName": "fn1_Pipeline_VITIS_LOOP_445_8",
          "InstanceName": "grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580"
        }
      ]
    },
    "Info": {
      "fn1_Pipeline_VITIS_LOOP_264_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fn1_Pipeline_VITIS_LOOP_287_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fn1_Pipeline_VITIS_LOOP_302_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fn1_Pipeline_VITIS_LOOP_334_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fn1_Pipeline_VITIS_LOOP_387_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fn1_Pipeline_VITIS_LOOP_445_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fn1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "fn1_Pipeline_VITIS_LOOP_264_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "5.459"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_264_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "181",
            "PipelineDepth": "182"
          }],
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "30341",
          "AVAIL_FF": "106400",
          "UTIL_FF": "28",
          "LUT": "23923",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "44",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fn1_Pipeline_VITIS_LOOP_287_3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "5.272"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_287_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "76",
            "PipelineDepth": "76"
          }],
        "Area": {
          "FF": "9649",
          "AVAIL_FF": "106400",
          "UTIL_FF": "9",
          "LUT": "7663",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fn1_Pipeline_VITIS_LOOP_302_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "6.442"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_302_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "75",
            "PipelineDepth": "176"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "29064",
          "AVAIL_FF": "106400",
          "UTIL_FF": "27",
          "LUT": "22110",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "41",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fn1_Pipeline_VITIS_LOOP_334_5": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "6.442"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_334_5",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "166",
            "PipelineDepth": "167"
          }],
        "Area": {
          "FF": "37101",
          "AVAIL_FF": "106400",
          "UTIL_FF": "34",
          "LUT": "28897",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "54",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fn1_Pipeline_VITIS_LOOP_387_7": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "6.442"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_387_7",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "80",
            "PipelineDepth": "192"
          }],
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "22084",
          "AVAIL_FF": "106400",
          "UTIL_FF": "20",
          "LUT": "16817",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "31",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fn1_Pipeline_VITIS_LOOP_445_8": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "6.312"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_445_8",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "115",
            "PipelineDepth": "116"
          }],
        "Area": {
          "FF": "9693",
          "AVAIL_FF": "106400",
          "UTIL_FF": "9",
          "LUT": "7932",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fn1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "6.442"
        },
        "Area": {
          "DSP": "96",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "43",
          "FF": "217531",
          "AVAIL_FF": "106400",
          "UTIL_FF": "204",
          "LUT": "171130",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "321",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-23 22:27:36 -03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
