#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue Jul 28 10:16:26 2015
# Process ID: 8224
# Log file: D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.runs/impl_2/pcie_module.vdi
# Journal file: D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.runs/impl_2\vivado.jou
#-----------------------------------------------------------
source pcie_module.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.runs/clock_unit_synth_1/clock_unit.dcp' for cell 'clock_unit_i'
INFO: [Netlist 29-17] Analyzing 971 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from D:/DevelProgs/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ffg1156/Package.xml
Loading io standards from D:/DevelProgs/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/DevelProgs/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/constrs_1/pcie_core.xdc]
Finished Parsing XDC File [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/constrs_1/pcie_core.xdc]
Parsing XDC File [d:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/sources_1/ip/clock_unit/clock_unit_board.xdc] for cell 'clock_unit_i/U0'
Finished Parsing XDC File [d:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/sources_1/ip/clock_unit/clock_unit_board.xdc] for cell 'clock_unit_i/U0'
Parsing XDC File [d:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/sources_1/ip/clock_unit/clock_unit.xdc] for cell 'clock_unit_i/U0'
Finished Parsing XDC File [d:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/sources_1/ip/clock_unit/clock_unit.xdc] for cell 'clock_unit_i/U0'
Parsing XDC File [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/constrs_1/pcie_core_1.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/constrs_1/pcie_core_1.xdc:13]
INFO: [Timing 38-2] Deriving generated clocks [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/constrs_1/pcie_core_1.xdc:13]
create_generated_clock: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1156.957 ; gain = 511.855
Finished Parsing XDC File [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/constrs_1/pcie_core_1.xdc]
Parsing XDC File [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/sources_1/ip/ddr_core/ddr_core/user_design/constraints/ddr_core.xdc]
Finished Parsing XDC File [D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.srcs/sources_1/ip/ddr_core/ddr_core/user_design/constraints/ddr_core.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.runs/clock_unit_synth_1/clock_unit.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 268 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 4 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 32 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 231 instances

link_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 1189.148 ; gain = 996.738
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -209 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.613 . Memory (MB): peak = 1189.953 ; gain = 0.805

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
WARNING: [Opt 31-143] Automatic BUFG insertion was skipped because there are already at least 12 clock buffers (BUFG and BUFHCE) using global resources.
Resolution: Manually insert a BUFG to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12956ddb8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1194.246 ; gain = 0.008

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 8 load pin(s).
INFO: [Opt 31-10] Eliminated 1787 cells.
Phase 2 Constant Propagation | Checksum: 1d57a888c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1194.246 ; gain = 0.008

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 5042 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1651 unconnected cells.
Phase 3 Sweep | Checksum: 27918875b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1194.246 ; gain = 0.008
Ending Logic Optimization Task | Checksum: 27918875b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1194.246 ; gain = 0.008
Implement Debug Cores | Checksum: 2bd115c1d
Logic Optimization | Checksum: 2bd115c1d

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 27918875b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1245.523 ; gain = 0.000
Ending Power Optimization Task | Checksum: 27918875b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1245.523 ; gain = 51.277
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1245.523 ; gain = 56.375
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1245.523 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1245.523 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.runs/impl_2/pcie_module_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -209 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 183c21bf0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.697 . Memory (MB): peak = 1245.523 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1245.523 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1245.523 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 32b654f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1245.523 ; gain = 0.000
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_C_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_read_D_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_f2m_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and bpm_pcie_a7_i/LoopBack_BRAM_Off.DDRs_ctrl_module/u_ddr_control/DDR_pipe_write_fifo/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 32b654f3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1271.301 ; gain = 25.777

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 32b654f3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1271.301 ; gain = 25.777

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 2f15e4cb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1271.301 ; gain = 25.777
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8cee001a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1271.301 ; gain = 25.777

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 13c3ac402

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1300.086 ; gain = 54.563
CRITICAL WARNING: [Timing 38-250] Generated clock clk_125mhz_Gen has only disabled paths from master clock clk_125mhz.
Resolution: Analyze why a timing arc is disabled between the master clock and the generated clock. If this expected, remove the definition of the generated clock because it is not needed by your design. If this is not expected, modify the design or the constraint that is causing the problem.
Phase 2.1.2.1 Place Init Design | Checksum: 1757939ab

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1300.086 ; gain = 54.563
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1757939ab

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1300.086 ; gain = 54.563

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1757939ab

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1300.086 ; gain = 54.563
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1757939ab

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1300.086 ; gain = 54.563
Phase 2.1 Placer Initialization Core | Checksum: 1757939ab

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1300.086 ; gain = 54.563
Phase 2 Placer Initialization | Checksum: 1757939ab

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 1300.086 ; gain = 54.563

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 16b7e6fac

Time (s): cpu = 00:02:02 ; elapsed = 00:01:22 . Memory (MB): peak = 1313.523 ; gain = 68.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 16b7e6fac

Time (s): cpu = 00:02:02 ; elapsed = 00:01:23 . Memory (MB): peak = 1313.523 ; gain = 68.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1d1956460

Time (s): cpu = 00:02:20 ; elapsed = 00:01:33 . Memory (MB): peak = 1313.523 ; gain = 68.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 158383780

Time (s): cpu = 00:02:20 ; elapsed = 00:01:34 . Memory (MB): peak = 1313.523 ; gain = 68.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 158383780

Time (s): cpu = 00:02:20 ; elapsed = 00:01:34 . Memory (MB): peak = 1313.523 ; gain = 68.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 193c934c5

Time (s): cpu = 00:02:27 ; elapsed = 00:01:38 . Memory (MB): peak = 1313.523 ; gain = 68.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1f292612b

Time (s): cpu = 00:02:28 ; elapsed = 00:01:39 . Memory (MB): peak = 1313.523 ; gain = 68.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1d09023fa

Time (s): cpu = 00:02:48 ; elapsed = 00:01:56 . Memory (MB): peak = 1364.789 ; gain = 119.266
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1d09023fa

Time (s): cpu = 00:02:49 ; elapsed = 00:01:56 . Memory (MB): peak = 1364.789 ; gain = 119.266

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1d09023fa

Time (s): cpu = 00:02:49 ; elapsed = 00:01:56 . Memory (MB): peak = 1367.383 ; gain = 121.859

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1d09023fa

Time (s): cpu = 00:02:49 ; elapsed = 00:01:56 . Memory (MB): peak = 1367.410 ; gain = 121.887
Phase 4.6 Small Shape Detail Placement | Checksum: 1d09023fa

Time (s): cpu = 00:02:50 ; elapsed = 00:01:57 . Memory (MB): peak = 1367.410 ; gain = 121.887

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1d09023fa

Time (s): cpu = 00:02:52 ; elapsed = 00:01:59 . Memory (MB): peak = 1367.410 ; gain = 121.887
Phase 4 Detail Placement | Checksum: 1d09023fa

Time (s): cpu = 00:02:52 ; elapsed = 00:01:59 . Memory (MB): peak = 1367.410 ; gain = 121.887

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 19e1a1772

Time (s): cpu = 00:02:52 ; elapsed = 00:01:59 . Memory (MB): peak = 1367.410 ; gain = 121.887

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 19e1a1772

Time (s): cpu = 00:02:53 ; elapsed = 00:02:00 . Memory (MB): peak = 1367.410 ; gain = 121.887

Phase 5.2.2 Post Placement Optimization
CRITICAL WARNING: [Timing 38-250] Generated clock clk_125mhz_Gen has only disabled paths from master clock clk_125mhz.
Resolution: Analyze why a timing arc is disabled between the master clock and the generated clock. If this expected, remove the definition of the generated clock because it is not needed by your design. If this is not expected, modify the design or the constraint that is causing the problem.

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 1340963a1

Time (s): cpu = 00:03:55 ; elapsed = 00:02:56 . Memory (MB): peak = 1367.816 ; gain = 122.293
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.032. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1340963a1

Time (s): cpu = 00:03:55 ; elapsed = 00:02:56 . Memory (MB): peak = 1367.816 ; gain = 122.293
Phase 5.2.2 Post Placement Optimization | Checksum: 1340963a1

Time (s): cpu = 00:03:55 ; elapsed = 00:02:56 . Memory (MB): peak = 1367.816 ; gain = 122.293
Phase 5.2 Post Commit Optimization | Checksum: 1340963a1

Time (s): cpu = 00:03:55 ; elapsed = 00:02:56 . Memory (MB): peak = 1367.816 ; gain = 122.293

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1340963a1

Time (s): cpu = 00:03:55 ; elapsed = 00:02:57 . Memory (MB): peak = 1367.816 ; gain = 122.293

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1340963a1

Time (s): cpu = 00:03:55 ; elapsed = 00:02:57 . Memory (MB): peak = 1367.816 ; gain = 122.293

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1340963a1

Time (s): cpu = 00:03:56 ; elapsed = 00:02:57 . Memory (MB): peak = 1367.816 ; gain = 122.293
Phase 5.5 Placer Reporting | Checksum: 1340963a1

Time (s): cpu = 00:03:56 ; elapsed = 00:02:57 . Memory (MB): peak = 1367.816 ; gain = 122.293

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 10a4e8d13

Time (s): cpu = 00:03:56 ; elapsed = 00:02:57 . Memory (MB): peak = 1367.816 ; gain = 122.293
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 10a4e8d13

Time (s): cpu = 00:03:56 ; elapsed = 00:02:58 . Memory (MB): peak = 1367.816 ; gain = 122.293
Ending Placer Task | Checksum: 108f3ec6a

Time (s): cpu = 00:00:00 ; elapsed = 00:02:58 . Memory (MB): peak = 1367.816 ; gain = 122.293
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:04 ; elapsed = 00:03:03 . Memory (MB): peak = 1367.816 ; gain = 122.293
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.816 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1367.816 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1367.816 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.980 . Memory (MB): peak = 1367.816 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1367.816 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-1223] The version limit for your license is '2014.12' and will expire in -209 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 79034cdb

Time (s): cpu = 00:01:26 ; elapsed = 00:01:11 . Memory (MB): peak = 1558.957 ; gain = 123.066

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 79034cdb

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 1558.957 ; gain = 123.066

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 79034cdb

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 1567.609 ; gain = 131.719
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23f3e9d4e

Time (s): cpu = 00:01:54 ; elapsed = 00:01:29 . Memory (MB): peak = 1640.750 ; gain = 204.859
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.97  | TNS=-12.9  | WHS=-0.551 | THS=-661   |

Phase 2 Router Initialization | Checksum: fbc8bfd0

Time (s): cpu = 00:02:02 ; elapsed = 00:01:34 . Memory (MB): peak = 1640.750 ; gain = 204.859

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e12063fe

Time (s): cpu = 00:02:53 ; elapsed = 00:02:00 . Memory (MB): peak = 1640.750 ; gain = 204.859

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4440
 Number of Nodes with overlaps = 293
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1488f5984

Time (s): cpu = 00:04:21 ; elapsed = 00:02:46 . Memory (MB): peak = 1642.398 ; gain = 206.508
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.99  | TNS=-24.5  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 20e878a4d

Time (s): cpu = 00:04:22 ; elapsed = 00:02:47 . Memory (MB): peak = 1642.398 ; gain = 206.508

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 184ff92db

Time (s): cpu = 00:04:24 ; elapsed = 00:02:49 . Memory (MB): peak = 1655.754 ; gain = 219.863
Phase 4.1.2 GlobIterForTiming | Checksum: 12e1552cb

Time (s): cpu = 00:04:24 ; elapsed = 00:02:49 . Memory (MB): peak = 1655.754 ; gain = 219.863
Phase 4.1 Global Iteration 0 | Checksum: 12e1552cb

Time (s): cpu = 00:04:24 ; elapsed = 00:02:50 . Memory (MB): peak = 1655.754 ; gain = 219.863

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 17cc3abbe

Time (s): cpu = 00:04:26 ; elapsed = 00:02:51 . Memory (MB): peak = 1655.754 ; gain = 219.863
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.99  | TNS=-24    | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22ca00645

Time (s): cpu = 00:04:27 ; elapsed = 00:02:52 . Memory (MB): peak = 1655.754 ; gain = 219.863

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1f226ffeb

Time (s): cpu = 00:04:29 ; elapsed = 00:02:53 . Memory (MB): peak = 1655.754 ; gain = 219.863
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.99  | TNS=-24    | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1fc2a1b07

Time (s): cpu = 00:04:30 ; elapsed = 00:02:54 . Memory (MB): peak = 1655.754 ; gain = 219.863
Phase 4 Rip-up And Reroute | Checksum: 1fc2a1b07

Time (s): cpu = 00:04:30 ; elapsed = 00:02:54 . Memory (MB): peak = 1655.754 ; gain = 219.863

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1f27a6aaa

Time (s): cpu = 00:04:34 ; elapsed = 00:02:56 . Memory (MB): peak = 1655.754 ; gain = 219.863
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.99  | TNS=-23.8  | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 1a6a16a26

Time (s): cpu = 00:04:37 ; elapsed = 00:02:58 . Memory (MB): peak = 1655.754 ; gain = 219.863

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1a6a16a26

Time (s): cpu = 00:04:37 ; elapsed = 00:02:58 . Memory (MB): peak = 1655.754 ; gain = 219.863

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: c91a3a06

Time (s): cpu = 00:04:43 ; elapsed = 00:03:02 . Memory (MB): peak = 1655.754 ; gain = 219.863
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.99  | TNS=-21.1  | WHS=0.022  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1accd9feb

Time (s): cpu = 00:04:43 ; elapsed = 00:03:02 . Memory (MB): peak = 1655.754 ; gain = 219.863

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.03043 %
  Global Horizontal Routing Utilization  = 5.03833 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 62.1622%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
Phase 8 Route finalize | Checksum: 1578af45b

Time (s): cpu = 00:04:43 ; elapsed = 00:03:02 . Memory (MB): peak = 1655.754 ; gain = 219.863

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1578af45b

Time (s): cpu = 00:04:44 ; elapsed = 00:03:02 . Memory (MB): peak = 1655.754 ; gain = 219.863

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 154226dac

Time (s): cpu = 00:04:47 ; elapsed = 00:03:06 . Memory (MB): peak = 1655.754 ; gain = 219.863

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.99  | TNS=-21.1  | WHS=0.022  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 154226dac

Time (s): cpu = 00:04:47 ; elapsed = 00:03:06 . Memory (MB): peak = 1655.754 ; gain = 219.863
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:03:06 . Memory (MB): peak = 1655.754 ; gain = 219.863
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 15 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:53 ; elapsed = 00:03:10 . Memory (MB): peak = 1655.754 ; gain = 287.938
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1655.754 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1655.754 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Devel/projekty/TMS/project_vivado_20150716.tar/Project_vivado.runs/impl_2/pcie_module_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1699.477 ; gain = 43.723
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-250] Generated clock clk_125mhz_Gen has only disabled paths from master clock clk_125mhz.
Resolution: Analyze why a timing arc is disabled between the master clock and the generated clock. If this expected, remove the definition of the generated clock because it is not needed by your design. If this is not expected, modify the design or the constraint that is causing the problem.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 1746.203 ; gain = 46.727
CRITICAL WARNING: [Timing 38-250] Generated clock clk_125mhz_Gen has only disabled paths from master clock clk_125mhz.
Resolution: Analyze why a timing arc is disabled between the master clock and the generated clock. If this expected, remove the definition of the generated clock because it is not needed by your design. If this is not expected, modify the design or the constraint that is causing the problem.
Running Vector-less Activity Propagation...
CRITICAL WARNING: [Timing 38-250] Generated clock clk_125mhz_Gen has only disabled paths from master clock clk_125mhz.
Resolution: Analyze why a timing arc is disabled between the master clock and the generated clock. If this expected, remove the definition of the generated clock because it is not needed by your design. If this is not expected, modify the design or the constraint that is causing the problem.

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1774.230 ; gain = 28.027
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 10:25:16 2015...
