Netlist file: reports/fpga/EPFL/sa/net/int2float_k6_5.net Architecture file: arch/k6-n1.xml
Array size: 8 x 8 logic blocks 
#block name	X	Y	subblk	block_number

#----------	--	--	------	------------
0	8	8	0	#0
1	5	8	0	#1
2	2	3	0	#2
3	8	5	0	#3
4	4	7	0	#4
5	9	5	0	#5
6	6	4	0	#6
7	3	5	0	#7
8	7	6	0	#8
9	6	6	0	#9
10	4	6	0	#10
11	0	3	0	#11
12	0	7	0	#12
13	0	5	0	#13
14	0	4	0	#14
15	6	5	0	#15
16	6	9	0	#16
17	7	5	0	#17
18	5	6	0	#18
19	2	5	0	#19
20	3	3	0	#20
21	3	9	0	#21
22	7	8	0	#22
23	4	4	0	#23
24	1	6	0	#24
25	8	6	0	#25
26	4	9	0	#26
27	1	2	0	#27
28	1	7	0	#28
29	5	4	0	#29
30	1	3	0	#30
31	2	2	0	#31
32	3	8	0	#32
33	6	8	0	#33
34	0	8	0	#34
35	5	9	0	#35
36	4	3	0	#36
37	0	6	0	#37
38	4	5	0	#38
39	2	6	0	#39
40	1	4	0	#40
41	4	8	0	#41
42	3	2	0	#42
43	3	6	0	#43
44	7	7	0	#44
45	8	7	0	#45
46	5	7	0	#46
47	6	7	0	#47
48	7	4	0	#48
49	5	5	0	#49
50	1	1	0	#50
51	3	4	0	#51
52	2	7	0	#52
53	3	7	0	#53
54	2	4	0	#54
55	2	8	0	#55
56	6	3	0	#56
57	5	3	0	#57
58	1	5	0	#58
59	1	8	0	#59
out_60:0	9	8	0	#60
out_61:1	7	9	0	#61
out_62:17	9	3	0	#62
out_63:20	3	0	0	#63
out_64:23	4	0	0	#64
out_65:25	9	6	0	#65
out_66:27	0	1	0	#66
out_67:28	1	9	0	#67
out_68:31	2	0	0	#68
out_69:36	5	0	0	#69
out_70:42	7	0	0	#70
out_71:44	9	7	0	#71
out_72:45	8	9	0	#72
out_73:48	9	4	0	#73
out_74:49	6	0	0	#74
out_75:50	1	0	0	#75
out_76:56	9	2	0	#76
out_77:58	0	2	0	#77
out_78:59	2	9	0	#78
