---
BASEADDRPORT: 1
COUNT: 1
DESCRIPTION: HSU_TGT CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: ''
      NAME: illegal_pta_cmd
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mid_dst_err2
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mid_dst_err1
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_ptag_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_llst_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_ftag_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_rbuf_lo_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_rbuf_hi_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_iramc_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_iramd_lo_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_iramd_hi_merr
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: ''
      NAME: mem_ptag_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_llst_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_ftag_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_rbuf_lo_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_rbuf_hi_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_iramc_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_iramd_lo_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_iramd_hi_serr
      WIDTH: 1
INTR_PORT_EN: 1
NAME: HSU_TGT_AN
PARENTNAME: HSU_3_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: hsu_tgt_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: hsu_tgt_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: hsu_tgt_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: ''
        NAME: illegal_pta_cmd
        WIDTH: 1
      - &2
        DESCRIPTION: ''
        NAME: mid_dst_err2
        WIDTH: 1
      - &3
        DESCRIPTION: ''
        NAME: mid_dst_err1
        WIDTH: 1
      - &4
        DESCRIPTION: ''
        NAME: mem_ptag_merr
        WIDTH: 1
      - &5
        DESCRIPTION: ''
        NAME: mem_llst_merr
        WIDTH: 1
      - &6
        DESCRIPTION: ''
        NAME: mem_ftag_merr
        WIDTH: 1
      - &7
        DESCRIPTION: ''
        NAME: mem_rbuf_lo_merr
        WIDTH: 1
      - &8
        DESCRIPTION: ''
        NAME: mem_rbuf_hi_merr
        WIDTH: 1
      - &9
        DESCRIPTION: ''
        NAME: mem_iramc_merr
        WIDTH: 1
      - &10
        DESCRIPTION: ''
        NAME: mem_iramd_lo_merr
        WIDTH: 1
      - &11
        DESCRIPTION: ''
        NAME: mem_iramd_hi_merr
        WIDTH: 1
    NAME: hsu_tgt_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
    NAME: hsu_tgt_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
    NAME: hsu_tgt_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
    NAME: hsu_tgt_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
    NAME: hsu_tgt_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &12
        DESCRIPTION: ''
        NAME: mem_ptag_serr
        WIDTH: 1
      - &13
        DESCRIPTION: ''
        NAME: mem_llst_serr
        WIDTH: 1
      - &14
        DESCRIPTION: ''
        NAME: mem_ftag_serr
        WIDTH: 1
      - &15
        DESCRIPTION: ''
        NAME: mem_rbuf_lo_serr
        WIDTH: 1
      - &16
        DESCRIPTION: ''
        NAME: mem_rbuf_hi_serr
        WIDTH: 1
      - &17
        DESCRIPTION: ''
        NAME: mem_iramc_serr
        WIDTH: 1
      - &18
        DESCRIPTION: ''
        NAME: mem_iramd_lo_serr
        WIDTH: 1
      - &19
        DESCRIPTION: ''
        NAME: mem_iramd_hi_serr
        WIDTH: 1
    NAME: hsu_tgt_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
    NAME: hsu_tgt_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
    NAME: hsu_tgt_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
    NAME: hsu_tgt_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
    NAME: hsu_tgt_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for HSU_TGT Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: '{hsu_tgt}{mod_id}'
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: '{hsu_tgt}{mod_id}'
        WIDTH: 8
      - ATTR: 1
        DEFAULT: '{hsu_tgt}{version}'
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: '{hsu_tgt}{version}'
        WIDTH: 8
      - ATTR: 1
        DEFAULT: '{hsu_tgt}{features}'
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: '{hsu_tgt}{features}'
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: hsu_tgt_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: hsu_tgt_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: hsu_tgt_scratchpad
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: csr_gen1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: dont use csr stall from mem wrap
        NAME: dis_csr_stall
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: debug packets event stats enable
        NAME: evt_en
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: unused
        NAME: unused1
        WIDTH: 62
    NAME: hsu_tgt_csr_gen1
  - ATTR: 6
    DESCRIPTION: csr_cred_init_snx
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cred_init_snx
        WIDTH: 24
    NAME: hsu_tgt_csr_cred_init_snx
  - ATTR: 6
    DESCRIPTION: csr_err_log
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: err_log
        WIDTH: 32
    NAME: hsu_tgt_csr_err_log
  - ATTR: 6
    DESCRIPTION: csr_mem_init_cmd
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                     [0]  - init ptag
                                     [1]  - init llst
                                     [2]  - init ftag
                                     [3]  - init iramc
                                     [4]  - init iramd_lo
                                     [5]  - init iramd_hi
                                     [6]  - init rbuf_lo
                                     [7]  - init rbuf_hi
                  
        NAME: mem_init_cmd
        WIDTH: 8
    NAME: hsu_tgt_csr_mem_init_cmd
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: csr_mem_init_status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                     [0]  - done ptag
                                     [1]  - done llst
                                     [2]  - done ftag
                                     [3]  - done iramc
                                     [4]  - done iramd_lo
                                     [5]  - done iramd_hi
                                     [6]  - done rbuf_lo
                                     [7]  - done rbuf_hi
                  
        NAME: mem_init_status
        WIDTH: 8
    NAME: hsu_tgt_csr_mem_init_status
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: csr_mem_dbg_state0
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_dbg_state0
        WIDTH: 384
    NAME: hsu_tgt_csr_mem_dbg_state0
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: csr_mem_dbg_state1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_dbg_state1
        WIDTH: 320
    NAME: hsu_tgt_csr_mem_dbg_state1
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: csr_mem_dbg_state2
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_dbg_state2
        WIDTH: 320
    NAME: hsu_tgt_csr_mem_dbg_state2
    TEST_ATTR: 0
  - ATTR: 10
    DESCRIPTION: csr_mem_dbg_state3
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_dbg_state3
        WIDTH: 320
    NAME: hsu_tgt_csr_mem_dbg_state3
    TEST_ATTR: 0
  - ATTR: 5
    DESCRIPTION: csr_at_reg1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: foo_01
        NAME: hbm_coh_base
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_02
        NAME: hbm_coh_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_03
        NAME: hbm_buf_base
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_04
        NAME: hbm_buf_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_05
        NAME: rsvd0_gid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_06
        NAME: rsvd0_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_07
        NAME: pc_gid_min
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_08
        NAME: pc_gid_max
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_09
        NAME: pc_lid0
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_10
        NAME: pc_lid1
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_11
        NAME: pc_lid2
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_12
        NAME: pc_lid3
        WIDTH: 5
    NAME: hsu_tgt_csr_at_reg1
  - ATTR: 5
    DESCRIPTION: csr_at_reg2
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: foo_13
        NAME: nu_gid_min
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_14
        NAME: nu_gid_max
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_15
        NAME: nu_lid0
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_16
        NAME: nu_lid1
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_17
        NAME: nu_lid2
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_18
        NAME: nu_lid3
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_19
        NAME: mu_gid_min
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_20
        NAME: mu_gid_max
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_21
        NAME: mu_lid0
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_22
        NAME: mu_lid1
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_23
        NAME: mu_lid2
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_24
        NAME: mu_lid3
        WIDTH: 5
    NAME: hsu_tgt_csr_at_reg2
  - ATTR: 5
    DESCRIPTION: csr_at_reg3
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: foo_25
        NAME: hu_gid_min
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_26
        NAME: hu_gid_max
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_27
        NAME: hu_lid0
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_28
        NAME: hu_lid1
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_29
        NAME: hu_lid2
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_30
        NAME: hu_lid3
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_31
        NAME: nvram_base
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_32
        NAME: nvram_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_33
        NAME: ddr_coh_base
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_34
        NAME: ddr_coh_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_35
        NAME: ddr_buf_base
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_36
        NAME: ddr_buf_lid
        WIDTH: 5
    NAME: hsu_tgt_csr_at_reg3
  - ATTR: 5
    DESCRIPTION: csr_at_reg4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: foo_37
        NAME: rsvd1_gid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_38
        NAME: rsvd1_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_39
        NAME: rsvd2_gid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_40
        NAME: rsvd2_lid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_41
        NAME: default_gid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: foo_42
        NAME: default_lid
        WIDTH: 5
    NAME: hsu_tgt_csr_at_reg4
  - ATTR: 5
    DESCRIPTION: csr_at_reg5
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: foo
        NAME: hbm_hash_num_shard
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: foo
        NAME: hbm_coh_hash_mode
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: foo
        NAME: hbm_buf_hash_mode
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: foo
        NAME: hbm_hash_stacked_mode
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: foo
        NAME: ddr_hash_stacked_mode
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: foo
        NAME: ddr_coh_hash_mode
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: foo
        NAME: ddr_buf_hash_mode
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: foo
        NAME: rsvd1_addr_min
        WIDTH: 13
      - DEFAULT: 0
        DESCRIPTION: foo
        NAME: rsvd1_addr_max
        WIDTH: 13
      - DEFAULT: 0
        DESCRIPTION: foo
        NAME: rsvd2_addr_min
        WIDTH: 13
      - DEFAULT: 0
        DESCRIPTION: foo
        NAME: rsvd2_addr_max
        WIDTH: 13
    NAME: hsu_tgt_csr_at_reg5
  - ATTR: 5
    DESCRIPTION: csr_at_reg6
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: foo
        NAME: hbm_hash_mask0
        WIDTH: 26
      - DEFAULT: 0
        DESCRIPTION: foo
        NAME: hbm_hash_mask1
        WIDTH: 26
    NAME: hsu_tgt_csr_at_reg6
  - ATTR: 5
    DESCRIPTION: csr_at_reg7
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: foo
        NAME: ddr_hash_mask0
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: foo
        NAME: ddr_hash_mask1
        WIDTH: 32
    NAME: hsu_tgt_csr_at_reg7
  - ATTR: 5
    DESCRIPTION: TGT FLA Ring Module ID
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: '8-Bit Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values'
        NAME: module_id
        WIDTH: 8
    NAME: hsu_tgt_csr_fla_ring_module_id_cfg
  - ATTR: 5
    DESCRIPTION: TGT mem error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ptag
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: llst
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftag
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rbuf_lo
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rbuf_hi
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: iramc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: iramd_lo
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: iramd_hi
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: '0=UC, 1=Correctable'
        NAME: err_type
        WIDTH: 1
    NAME: hsu_tgt_csr_mem_err_inj_cfg
    TEST_ATTR: 0
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                                   First SRAM ECC error detected (1-hot)
                                                   Set when first error is detected
                                                   Reset when corresponding interrupt status bit is cleared
                                                   [0]  - mem_iramd_hi uncorr err
                                                   [1]  - mem_iramd_lo uncorr err
                                                   [2]  - mem_iramc uncorr err
                                                   [3]  - mem_rbuf_hi uncorr err
                                                   [4]  - mem_rbuf_lo uncorr err
                                                   [5]  - mem_ftag uncorr err
                                                   [6]  - mem_llst uncorr err
                                                   [7]  - mem_ptag uncorr err
                                                   [8]  - mem_iramd_hi corr err
                                                   [9]  - mem_iramd_lo corr err
                                                   [10] - mem_iramc corr err
                                                   [11] - mem_rbuf_hi corr err
                                                   [12] - mem_rbuf_lo corr err
                                                   [13] - mem_ftag corr err
                                                   [14] - mem_llst corr err
                                                   [15] - mem_ptag corr err
                                                  
        NAME: val
        WIDTH: 16
    NAME: hsu_tgt_csr_sram_log_err
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Syndrome related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 16
    NAME: hsu_tgt_csr_sram_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Address related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 9
    NAME: hsu_tgt_csr_sram_log_addr
  - ATTR: 5
    DESCRIPTION: special address for mid pool_0 drain
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_0
  - ATTR: 5
    DESCRIPTION: special address for mid pool_1 drain
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_1
  - ATTR: 5
    DESCRIPTION: special address for mid pool_2 drain
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_2
  - ATTR: 5
    DESCRIPTION: special address for mid pool_3 drain
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_3
  - ATTR: 5
    DESCRIPTION: special address for mid pool_4 drain
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_4
  - ATTR: 5
    DESCRIPTION: special address for mid pool_5 drain
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_5
  - ATTR: 5
    DESCRIPTION: special address for mid pool_6 drain
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_6
  - ATTR: 5
    DESCRIPTION: special address for mid pool_7 drain
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_7
  - ATTR: 5
    DESCRIPTION: special address for mid pool_8 drain
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_8
  - ATTR: 5
    DESCRIPTION: special address for mid pool_9 drain
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_9
  - ATTR: 5
    DESCRIPTION: special address for mid pool_10 drain
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_10
  - ATTR: 5
    DESCRIPTION: special address for mid pool_11 drain
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_11
  - ATTR: 5
    DESCRIPTION: special address for mid pool_12 drain
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_12
  - ATTR: 5
    DESCRIPTION: special address for mid pool_13 drain
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: addr
        WIDTH: 48
    NAME: hsu_tgt_csr_mid_addr_13
  - ATTR: 5
    DESCRIPTION: csr_gen2
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: release mid pools
        NAME: mid_drain_en
        WIDTH: 14
    NAME: hsu_tgt_csr_gen2
  - ATTR: 10
    DESCRIPTION: csr_mem_ptag
    ENTRIES: 320
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_ptag
        WIDTH: 99
    NAME: hsu_tgt_csr_mem_ptag
  - ATTR: 10
    DESCRIPTION: csr_mem_llst
    ENTRIES: 320
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_llst
        WIDTH: 18
    NAME: hsu_tgt_csr_mem_llst
  - ATTR: 10
    DESCRIPTION: csr_mem_ftag
    ENTRIES: 320
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_ftag
        WIDTH: 9
    NAME: hsu_tgt_csr_mem_ftag
  - ATTR: 10
    DESCRIPTION: csr_mem_iramc
    ENTRIES: 34
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_iramc
        WIDTH: 128
    NAME: hsu_tgt_csr_mem_iramc
  - ATTR: 10
    DESCRIPTION: csr_mem_iramd_lo
    ENTRIES: 34
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_iramd_lo
        WIDTH: 128
    NAME: hsu_tgt_csr_mem_iramd_lo
  - ATTR: 10
    DESCRIPTION: csr_mem_iramd_hi
    ENTRIES: 34
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_iramd_hi
        WIDTH: 128
    NAME: hsu_tgt_csr_mem_iramd_hi
  - ATTR: 10
    DESCRIPTION: csr_mem_rbuf_lo
    ENTRIES: 320
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_rbuf_lo
        WIDTH: 257
    NAME: hsu_tgt_csr_mem_rbuf_lo
  - ATTR: 10
    DESCRIPTION: csr_mem_rbuf_hi
    ENTRIES: 320
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mem_rbuf_hi
        WIDTH: 257
    NAME: hsu_tgt_csr_mem_rbuf_hi
  - ATTR: 6
    DESCRIPTION: Access to TGT Stats Counters
    ENTRIES: 45
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: TGT Statistics Counters
        NAME: cnt
        WIDTH: 48
    NAME: hsu_tgt_csr_mem_tgt_stats
    TEST_ATTR: 0
XASIZE: 0
