/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  wire [4:0] _03_;
  wire [3:0] _04_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~((_00_ | celloutsig_0_0z) & celloutsig_0_6z);
  assign celloutsig_0_0z = in_data[39] | in_data[54];
  assign celloutsig_1_13z = celloutsig_1_2z | celloutsig_1_12z[6];
  assign celloutsig_0_6z = celloutsig_0_5z[2] | in_data[28];
  assign celloutsig_0_7z = celloutsig_0_1z[1] | celloutsig_0_0z;
  assign celloutsig_0_2z = celloutsig_0_0z | in_data[92];
  assign celloutsig_1_2z = celloutsig_1_0z[1] | celloutsig_1_0z[4];
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 3'h0;
    else _02_ <= celloutsig_0_5z[4:2];
  reg [4:0] _13_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _13_ <= 5'h00;
    else _13_ <= in_data[57:53];
  assign { _03_[4:1], _00_ } = _13_;
  reg [3:0] _14_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _14_ <= 4'h0;
    else _14_ <= in_data[173:170];
  assign { _04_[3:1], _01_ } = _14_;
  assign celloutsig_0_15z = { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_14z } >= { celloutsig_0_10z[1:0], _02_, celloutsig_0_0z, celloutsig_0_3z, _02_, celloutsig_0_12z };
  assign celloutsig_1_3z = { in_data[120], celloutsig_1_2z, celloutsig_1_2z } > { celloutsig_1_0z[4:3], celloutsig_1_2z };
  assign celloutsig_1_17z = celloutsig_1_9z[5:2] <= { celloutsig_1_9z[3:2], celloutsig_1_13z, celloutsig_1_16z };
  assign celloutsig_1_18z = in_data[134:131] <= { _04_[3], celloutsig_1_7z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_0z } <= celloutsig_0_3z;
  assign celloutsig_1_19z = { celloutsig_1_9z[5:3], celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_1z } <= { celloutsig_1_9z[5:2], celloutsig_1_1z, celloutsig_1_17z };
  assign celloutsig_0_12z = { in_data[68:60], celloutsig_0_3z, celloutsig_0_5z } <= { celloutsig_0_5z[0], _02_, _03_[4:1], _00_, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[156:154] <= in_data[182:180];
  assign celloutsig_1_4z = { in_data[150:148], celloutsig_1_0z } <= { in_data[148:147], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_22z = { _03_[2], celloutsig_0_2z, celloutsig_0_13z } && celloutsig_0_1z;
  assign celloutsig_0_16z = { _03_[3:2], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_15z } < { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[184:178] % { 1'h1, in_data[105:100] };
  assign celloutsig_0_5z = { in_data[74], celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[16:14], celloutsig_0_1z[2:1], in_data[0] };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, in_data[153:150], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z[6:1], in_data[96] };
  assign celloutsig_1_16z = { in_data[176], celloutsig_1_1z } != { celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_0_10z = ~ celloutsig_0_5z[3:0];
  assign celloutsig_0_14z = & { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_12z = in_data[144:127] << { celloutsig_1_5z[11], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_1z } >> in_data[34:31];
  assign celloutsig_1_9z = in_data[110:105] >>> in_data[183:178];
  assign celloutsig_0_1z = in_data[18:16] >>> in_data[92:90];
  assign celloutsig_0_21z = celloutsig_0_5z >>> { _03_[4:1], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_1_7z = celloutsig_1_5z[2:0] ~^ in_data[191:189];
  assign _03_[0] = _00_;
  assign _04_[0] = _01_;
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
