# vsim -c -do "run 7000000000000000ns; exit;" work.main_tb 
# Start time: 12:30:31 on Sep 22,2016
# Loading work.main_tb
# Loading work.top
# Loading work.memory_controller
# Loading work.ram_dual_port
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.main
# Loading work.reader
# Loading work.div_signed
# Loading work.writer
# Loading work.round_robin_arbiter
# run 7000000000000000ns
# Cycle:                   44 Time:                  930    r1           1 r2           0
# Cycle:                   44 Time:                  930    The load that was to provide an input to the divide was reordered
# Cycle:                   44 Time:                  930    and executed before the write to x in the previous thread.
# At t=             1030000 clk=1 finish=1 return_val=         0
# Cycles:                   49
# ** Note: $finish    : coherence.v(3032)
#    Time: 1030 ns  Iteration: 2  Instance: /main_tb
# End time: 12:30:31 on Sep 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
