|ArrayUltrasound
sysclk => sysclk.IN1
E_P[0] << Transmit:Transmit_Inst.P
E_P[1] << Transmit:Transmit_Inst.P
E_P[2] << Transmit:Transmit_Inst.P
E_P[3] << Transmit:Transmit_Inst.P
E_P[4] << Transmit:Transmit_Inst.P
E_P[5] << Transmit:Transmit_Inst.P
E_P[6] << Transmit:Transmit_Inst.P
E_P[7] << Transmit:Transmit_Inst.P
E_P[8] << Transmit:Transmit_Inst.P
E_P[9] << Transmit:Transmit_Inst.P
E_P[10] << Transmit:Transmit_Inst.P
E_P[11] << Transmit:Transmit_Inst.P
E_P[12] << Transmit:Transmit_Inst.P
E_P[13] << Transmit:Transmit_Inst.P
E_P[14] << Transmit:Transmit_Inst.P
E_P[15] << Transmit:Transmit_Inst.P
E_N[0] << Transmit:Transmit_Inst.N
E_N[1] << Transmit:Transmit_Inst.N
E_N[2] << Transmit:Transmit_Inst.N
E_N[3] << Transmit:Transmit_Inst.N
E_N[4] << Transmit:Transmit_Inst.N
E_N[5] << Transmit:Transmit_Inst.N
E_N[6] << Transmit:Transmit_Inst.N
E_N[7] << Transmit:Transmit_Inst.N
E_N[8] << Transmit:Transmit_Inst.N
E_N[9] << Transmit:Transmit_Inst.N
E_N[10] << Transmit:Transmit_Inst.N
E_N[11] << Transmit:Transmit_Inst.N
E_N[12] << Transmit:Transmit_Inst.N
E_N[13] << Transmit:Transmit_Inst.N
E_N[14] << Transmit:Transmit_Inst.N
E_N[15] << Transmit:Transmit_Inst.N
HV_SW_CLR << Transmit:Transmit_Inst.HV_SW_CLR
HV_SW_LE << Transmit:Transmit_Inst.HV_SW_LE
HV_SW_CLK << Transmit:Transmit_Inst.HV_SW_CLK
HV_SW_DOUT << Transmit:Transmit_Inst.HV_SW_DOUT
HV_EN << Enable.DB_MAX_OUTPUT_PORT_TYPE
AX[0] << Transmit:Transmit_Inst.AX
AX[1] << Transmit:Transmit_Inst.AX
AX[2] << Transmit:Transmit_Inst.AX
AX[3] << Transmit:Transmit_Inst.AX
AY[0] << Transmit:Transmit_Inst.AY
AY[1] << Transmit:Transmit_Inst.AY
AY[2] << Transmit:Transmit_Inst.AY
MT_CS << Transmit:Transmit_Inst.MT_CS
MT_Strobe << Transmit:Transmit_Inst.MT_Strobe
MT_Data << Transmit:Transmit_Inst.MT_Data
ADCLK << sysclk.DB_MAX_OUTPUT_PORT_TYPE
FCO => FCO.IN1
OUTA => OUTA.IN1
OUTB => OUTB.IN1
OUTC => OUTC.IN1
OUTD => OUTD.IN1
OUTE => OUTE.IN1
OUTF => OUTF.IN1
OUTG => OUTG.IN1
OUTH => OUTH.IN1
SPI_CLK << CLK_20M.DB_MAX_OUTPUT_PORT_TYPE
SPI_Data <> AD9273_SPI_Config:AD9273_SPI_Config_Inst.SPI_Data
SPI_CS << AD9273_SPI_Config:AD9273_SPI_Config_Inst.SPI_CS
STBY << Enable.DB_MAX_OUTPUT_PORT_TYPE
PWDN << Enable.DB_MAX_OUTPUT_PORT_TYPE
sclk << CLK_20M.DB_MAX_OUTPUT_PORT_TYPE
sync << sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdin << sdin~reg0.DB_MAX_OUTPUT_PORT_TYPE
CC3200_SPI_CLK => CC3200_SPI_CLK.IN1
CC3200_SPI_CS => CC3200_SPI_CS.IN2
CC3200_SPI_DIN << ComWithCC3200:ComWithCC3200.CC3200_SPI_DIN
CC3200_SPI_DOUT => CC3200_SPI_DOUT.IN1
Envelop => Envelop.IN1


|ArrayUltrasound|ComWithCC3200:ComWithCC3200
CC3200_SPI_CLK => Config_Data_Shift[0].CLK
CC3200_SPI_CLK => Config_Data_Shift[1].CLK
CC3200_SPI_CLK => Config_Data_Shift[2].CLK
CC3200_SPI_CLK => Config_Data_Shift[3].CLK
CC3200_SPI_CLK => Config_Data_Shift[4].CLK
CC3200_SPI_CLK => Config_Data_Shift[5].CLK
CC3200_SPI_CLK => Config_Data_Shift[6].CLK
CC3200_SPI_CLK => Config_Data_Shift[7].CLK
CC3200_SPI_CLK => Config_Data_Shift[8].CLK
CC3200_SPI_CLK => Config_Data_Shift[9].CLK
CC3200_SPI_CLK => Config_Data_Shift[10].CLK
CC3200_SPI_CLK => Config_Data_Shift[11].CLK
CC3200_SPI_CLK => Config_Data_Shift[12].CLK
CC3200_SPI_CLK => Config_Data_Shift[13].CLK
CC3200_SPI_CLK => Config_Data_Shift[14].CLK
CC3200_SPI_CLK => Config_Data_Shift[15].CLK
CC3200_SPI_CLK => CC3200_SPI_DIN~reg0.CLK
CC3200_SPI_CLK => Shift_Data[0].CLK
CC3200_SPI_CLK => Shift_Data[1].CLK
CC3200_SPI_CLK => Shift_Data[2].CLK
CC3200_SPI_CLK => Shift_Data[3].CLK
CC3200_SPI_CLK => Shift_Data[4].CLK
CC3200_SPI_CLK => Shift_Data[5].CLK
CC3200_SPI_CLK => Shift_Data[6].CLK
CC3200_SPI_CLK => Shift_Data[7].CLK
CC3200_SPI_CS => Trans_Addr[0]~reg0.CLK
CC3200_SPI_CS => Trans_Addr[1]~reg0.CLK
CC3200_SPI_CS => Trans_Addr[2]~reg0.CLK
CC3200_SPI_CS => Trans_Addr[3]~reg0.CLK
CC3200_SPI_CS => Trans_Addr[4]~reg0.CLK
CC3200_SPI_CS => Trans_Addr[5]~reg0.CLK
CC3200_SPI_CS => Trans_Addr[6]~reg0.CLK
CC3200_SPI_CS => Trans_Addr[7]~reg0.CLK
CC3200_SPI_CS => Trans_Addr[8]~reg0.CLK
CC3200_SPI_CS => Gain[0]$latch.LATCH_ENABLE
CC3200_SPI_CS => Gain[1]$latch.LATCH_ENABLE
CC3200_SPI_CS => Gain[2]$latch.LATCH_ENABLE
CC3200_SPI_CS => Gain[3]$latch.LATCH_ENABLE
CC3200_SPI_CS => Gain[4]$latch.LATCH_ENABLE
CC3200_SPI_CS => Gain[5]$latch.LATCH_ENABLE
CC3200_SPI_CS => Zoom[0]$latch.LATCH_ENABLE
CC3200_SPI_CS => Zoom[1]$latch.LATCH_ENABLE
CC3200_SPI_CS => Line_Num[0]$latch.LATCH_ENABLE
CC3200_SPI_CS => Line_Num[1]$latch.LATCH_ENABLE
CC3200_SPI_CS => Line_Num[2]$latch.LATCH_ENABLE
CC3200_SPI_CS => Line_Num[3]$latch.LATCH_ENABLE
CC3200_SPI_CS => Line_Num[4]$latch.LATCH_ENABLE
CC3200_SPI_CS => Line_Num[5]$latch.LATCH_ENABLE
CC3200_SPI_CS => Line_Num[6]$latch.LATCH_ENABLE
CC3200_SPI_CS => Line_Num[7]$latch.LATCH_ENABLE
CC3200_SPI_CS => Shift_Data[0].ALOAD
CC3200_SPI_CS => Shift_Data[1].ALOAD
CC3200_SPI_CS => Shift_Data[2].ALOAD
CC3200_SPI_CS => Shift_Data[3].ALOAD
CC3200_SPI_CS => Shift_Data[4].ALOAD
CC3200_SPI_CS => Shift_Data[5].ALOAD
CC3200_SPI_CS => Shift_Data[6].ALOAD
CC3200_SPI_CS => Shift_Data[7].ALOAD
CC3200_SPI_CS => Config_Data_Shift[15].ENA
CC3200_SPI_CS => Config_Data_Shift[14].ENA
CC3200_SPI_CS => Config_Data_Shift[13].ENA
CC3200_SPI_CS => Config_Data_Shift[12].ENA
CC3200_SPI_CS => Config_Data_Shift[11].ENA
CC3200_SPI_CS => Config_Data_Shift[10].ENA
CC3200_SPI_CS => Config_Data_Shift[9].ENA
CC3200_SPI_CS => Config_Data_Shift[8].ENA
CC3200_SPI_CS => Config_Data_Shift[7].ENA
CC3200_SPI_CS => Config_Data_Shift[6].ENA
CC3200_SPI_CS => Config_Data_Shift[5].ENA
CC3200_SPI_CS => Config_Data_Shift[4].ENA
CC3200_SPI_CS => Config_Data_Shift[3].ENA
CC3200_SPI_CS => Config_Data_Shift[2].ENA
CC3200_SPI_CS => Config_Data_Shift[1].ENA
CC3200_SPI_CS => Config_Data_Shift[0].ENA
CC3200_SPI_CS => CC3200_SPI_DIN~reg0.ENA
CC3200_SPI_DIN <= CC3200_SPI_DIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
CC3200_SPI_DOUT => Config_Data_Shift.DATAB
CC3200_SPI_DOUT => Config_Data_Shift.DATAB
Envelop => Trans_Addr[0]~reg0.ACLR
Envelop => Trans_Addr[1]~reg0.ACLR
Envelop => Trans_Addr[2]~reg0.ACLR
Envelop => Trans_Addr[3]~reg0.ACLR
Envelop => Trans_Addr[4]~reg0.ACLR
Envelop => Trans_Addr[5]~reg0.ACLR
Envelop => Trans_Addr[6]~reg0.ACLR
Envelop => Trans_Addr[7]~reg0.ACLR
Envelop => Trans_Addr[8]~reg0.ACLR
Envelop => CC3200_SPI_DIN.OUTPUTSELECT
Envelop => Shift_Data[7].ENA
Envelop => Shift_Data[6].ENA
Envelop => Shift_Data[5].ENA
Envelop => Shift_Data[4].ENA
Envelop => Shift_Data[3].ENA
Envelop => Shift_Data[2].ENA
Envelop => Shift_Data[1].ENA
Envelop => Shift_Data[0].ENA
Line_Num[0] <= Line_Num[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Line_Num[1] <= Line_Num[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Line_Num[2] <= Line_Num[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Line_Num[3] <= Line_Num[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Line_Num[4] <= Line_Num[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Line_Num[5] <= Line_Num[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Line_Num[6] <= Line_Num[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
Line_Num[7] <= Line_Num[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
Enable <= <GND>
Zoom[0] <= Zoom[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Zoom[1] <= Zoom[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Gain[0] <= Gain[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Gain[1] <= Gain[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Gain[2] <= Gain[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Gain[3] <= Gain[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Gain[4] <= Gain[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
Gain[5] <= Gain[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
Trans_Data[0] => Shift_Data[0].ADATA
Trans_Data[1] => Shift_Data[1].ADATA
Trans_Data[2] => Shift_Data[2].ADATA
Trans_Data[3] => Shift_Data[3].ADATA
Trans_Data[4] => Shift_Data[4].ADATA
Trans_Data[5] => Shift_Data[5].ADATA
Trans_Data[6] => Shift_Data[6].ADATA
Trans_Data[7] => Shift_Data[7].ADATA
Trans_Addr[0] <= Trans_Addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trans_Addr[1] <= Trans_Addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trans_Addr[2] <= Trans_Addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trans_Addr[3] <= Trans_Addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trans_Addr[4] <= Trans_Addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trans_Addr[5] <= Trans_Addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trans_Addr[6] <= Trans_Addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trans_Addr[7] <= Trans_Addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trans_Addr[8] <= Trans_Addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|PLL:PLL_inst
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|ArrayUltrasound|PLL:PLL_inst|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ArrayUltrasound|PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|ArrayUltrasound|Transmit:Transmit_Inst
Transmit_CLK => Transmit_CLK.IN18
Line_Num[0] => Mux1.IN3
Line_Num[0] => Delay_ALL.DATAB
Line_Num[0] => Delay_ALL.DATAB
Line_Num[0] => Mux0.IN1
Line_Num[0] => Mux3.IN1
Line_Num[0] => Mux4.IN1
Line_Num[0] => Mux0.IN2
Line_Num[0] => Mux3.IN2
Line_Num[0] => Mux4.IN2
Line_Num[0] => Mux0.IN3
Line_Num[0] => Mux3.IN3
Line_Num[0] => Mux4.IN3
Line_Num[0] => Delay_ALL[10].DATAIN
Line_Num[0] => Delay_ALL[19].DATAIN
Line_Num[0] => Delay_ALL[25].DATAIN
Line_Num[0] => Delay_ALL[34].DATAIN
Line_Num[0] => Delay_ALL[89].DATAIN
Line_Num[0] => Delay_ALL[127].DATAIN
Line_Num[0] => Delay_ALL.DATAB
Line_Num[0] => Mux5.IN1
Line_Num[0] => Mux5.IN2
Line_Num[0] => Mux5.IN3
Line_Num[0] => Mux4.IN0
Line_Num[0] => Delay_ALL.DATAB
Line_Num[0] => Mux2.IN1
Line_Num[0] => Mux2.IN2
Line_Num[0] => Mux2.IN3
Line_Num[0] => Mux1.IN0
Line_Num[0] => Mux1.IN1
Line_Num[0] => Mux1.IN2
Line_Num[0] => Delay_ALL[7].DATAIN
Line_Num[0] => Delay_ALL[33].DATAIN
Line_Num[0] => Delay_ALL[90].DATAIN
Line_Num[0] => Delay_ALL[97].DATAIN
Line_Num[0] => Delay_ALL[107].DATAIN
Line_Num[0] => Delay_ALL[114].DATAIN
Line_Num[1] => Mux6.IN3
Line_Num[1] => Mux7.IN3
Line_Num[1] => Mux8.IN3
Line_Num[1] => Mux9.IN3
Line_Num[1] => Mux10.IN3
Line_Num[1] => Mux11.IN3
Line_Num[1] => Mux12.IN3
Line_Num[1] => Mux13.IN3
Line_Num[1] => Mux14.IN3
Line_Num[1] => Mux15.IN3
Line_Num[1] => Mux16.IN3
Line_Num[1] => Mux17.IN3
Line_Num[1] => Mux18.IN3
Line_Num[1] => Mux19.IN3
Line_Num[1] => Mux20.IN3
Line_Num[1] => Mux21.IN3
Line_Num[1] => Mux22.IN3
Line_Num[1] => Mux23.IN3
Line_Num[1] => Mux24.IN3
Line_Num[1] => Mux25.IN3
Line_Num[1] => Mux26.IN3
Line_Num[1] => Mux27.IN3
Line_Num[1] => Mux28.IN3
Line_Num[1] => Mux29.IN3
Line_Num[1] => Mux30.IN3
Line_Num[1] => Mux31.IN3
Line_Num[1] => Mux32.IN3
Line_Num[1] => Mux33.IN3
Line_Num[1] => Mux34.IN3
Line_Num[1] => Mux35.IN3
Line_Num[1] => Mux36.IN3
Line_Num[1] => Mux37.IN3
Line_Num[1] => R_SEQ_Addr[0].DATAIN
Line_Num[1] => HW_Addr[0].DATAIN
Line_Num[2] => Mux6.IN2
Line_Num[2] => Mux7.IN2
Line_Num[2] => Mux8.IN2
Line_Num[2] => Mux9.IN2
Line_Num[2] => Mux10.IN2
Line_Num[2] => Mux11.IN2
Line_Num[2] => Mux12.IN2
Line_Num[2] => Mux13.IN2
Line_Num[2] => Mux14.IN2
Line_Num[2] => Mux15.IN2
Line_Num[2] => Mux16.IN2
Line_Num[2] => Mux17.IN2
Line_Num[2] => Mux18.IN2
Line_Num[2] => Mux19.IN2
Line_Num[2] => Mux20.IN2
Line_Num[2] => Mux21.IN2
Line_Num[2] => Mux22.IN2
Line_Num[2] => Mux23.IN2
Line_Num[2] => Mux24.IN2
Line_Num[2] => Mux25.IN2
Line_Num[2] => Mux26.IN2
Line_Num[2] => Mux27.IN2
Line_Num[2] => Mux28.IN2
Line_Num[2] => Mux29.IN2
Line_Num[2] => Mux30.IN2
Line_Num[2] => Mux31.IN2
Line_Num[2] => Mux32.IN2
Line_Num[2] => Mux33.IN2
Line_Num[2] => Mux34.IN2
Line_Num[2] => Mux35.IN2
Line_Num[2] => Mux36.IN2
Line_Num[2] => Mux37.IN2
Line_Num[2] => R_SEQ_Addr[1].DATAIN
Line_Num[2] => HW_Addr[1].DATAIN
Line_Num[3] => Mux6.IN1
Line_Num[3] => Mux7.IN1
Line_Num[3] => Mux8.IN1
Line_Num[3] => Mux9.IN1
Line_Num[3] => Mux10.IN1
Line_Num[3] => Mux11.IN1
Line_Num[3] => Mux12.IN1
Line_Num[3] => Mux13.IN1
Line_Num[3] => Mux14.IN1
Line_Num[3] => Mux15.IN1
Line_Num[3] => Mux16.IN1
Line_Num[3] => Mux17.IN1
Line_Num[3] => Mux18.IN1
Line_Num[3] => Mux19.IN1
Line_Num[3] => Mux20.IN1
Line_Num[3] => Mux21.IN1
Line_Num[3] => Mux22.IN1
Line_Num[3] => Mux23.IN1
Line_Num[3] => Mux24.IN1
Line_Num[3] => Mux25.IN1
Line_Num[3] => Mux26.IN1
Line_Num[3] => Mux27.IN1
Line_Num[3] => Mux28.IN1
Line_Num[3] => Mux29.IN1
Line_Num[3] => Mux30.IN1
Line_Num[3] => Mux31.IN1
Line_Num[3] => Mux32.IN1
Line_Num[3] => Mux33.IN1
Line_Num[3] => Mux34.IN1
Line_Num[3] => Mux35.IN1
Line_Num[3] => Mux36.IN1
Line_Num[3] => Mux37.IN1
Line_Num[3] => R_SEQ_Addr[2].DATAIN
Line_Num[3] => HW_Addr[2].DATAIN
Line_Num[4] => Add5.IN2
Line_Num[4] => R_SEQ_Addr[3].DATAIN
Line_Num[4] => HW_Addr[3].DATAIN
Line_Num[5] => R_SEQ_Addr[4].DATAIN
Line_Num[5] => HW_Addr[4].DATAIN
Line_Num[6] => R_SEQ_Addr[5].DATAIN
Line_Num[6] => HW_Addr[5].DATAIN
Line_Num[7] => R_SEQ_Addr[6].DATAIN
Line_Num[7] => HW_Addr[6].DATAIN
Focus_Num[0] => Decoder0.IN1
Focus_Num[0] => Mux0.IN5
Focus_Num[0] => Mux1.IN5
Focus_Num[0] => Mux2.IN5
Focus_Num[0] => Mux3.IN5
Focus_Num[0] => Mux4.IN5
Focus_Num[0] => Mux5.IN5
Focus_Num[0] => Equal4.IN1
Focus_Num[0] => Equal5.IN0
Focus_Num[0] => Equal6.IN1
Focus_Num[0] => Equal7.IN1
Focus_Num[1] => Decoder0.IN0
Focus_Num[1] => Mux0.IN4
Focus_Num[1] => Mux1.IN4
Focus_Num[1] => Mux2.IN4
Focus_Num[1] => Mux3.IN4
Focus_Num[1] => Mux4.IN4
Focus_Num[1] => Mux5.IN4
Focus_Num[1] => Equal4.IN0
Focus_Num[1] => Equal5.IN1
Focus_Num[1] => Equal6.IN0
Focus_Num[1] => Equal7.IN0
Pr_Gate => Pr_Gate.IN1
RX_Gate => RX_Gate.IN16
Sample_Gate <= Sample_Gate~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[0] <= P[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[1] <= P[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[2] <= P[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[3] <= P[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[4] <= P[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[5] <= P[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[6] <= P[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[7] <= P[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[8] <= P[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[9] <= P[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[10] <= P[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[11] <= P[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[12] <= P[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[13] <= P[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[14] <= P[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
P[15] <= P[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[0] <= N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[1] <= N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[2] <= N[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[3] <= N[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[4] <= N[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[5] <= N[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[6] <= N[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[7] <= N[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[8] <= N[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[9] <= N[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[10] <= N[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[11] <= N[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[12] <= N[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[13] <= N[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[14] <= N[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N[15] <= N[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HV_SW_CLR <= HV_SW_CLR~reg0.DB_MAX_OUTPUT_PORT_TYPE
HV_SW_LE <= HV_SW_LE~reg0.DB_MAX_OUTPUT_PORT_TYPE
HV_SW_CLK <= HV_SW_CLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
HV_SW_DOUT <= HV_SW_DOUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[0] <= AX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[1] <= AX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[2] <= AX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AX[3] <= AX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AY[0] <= AY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AY[1] <= AY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AY[2] <= AY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MT_CS <= MT_CS~reg0.DB_MAX_OUTPUT_PORT_TYPE
MT_Strobe <= MT_Strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
MT_Data <= MT_Data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|Test_Line:Test_Line_inst
address[0] => address[0].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ArrayUltrasound|Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tdb1:auto_generated.address_a[0]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tdb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tdb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tdb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tdb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tdb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_tdb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_tdb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_tdb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_tdb1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated
address_a[0] => altsyncram_enc2:altsyncram1.address_a[0]
clock0 => altsyncram_enc2:altsyncram1.clock0
q_a[0] <= altsyncram_enc2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_enc2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_enc2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_enc2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_enc2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_enc2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_enc2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_enc2:altsyncram1.q_a[7]


|ArrayUltrasound|Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|altsyncram_enc2:altsyncram1
address_a[0] => ~NO_FANOUT~
address_b[0] => ~NO_FANOUT~
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ArrayUltrasound|Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ir_loaded_address_reg[0].ENA
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|Test_Line:Test_Line_inst|altsyncram:altsyncram_component|altsyncram_tdb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH1
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH2
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH3
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH4
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH5
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH6
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH7
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH8
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH9
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH10
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH11
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH12
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH13
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH14
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH15
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|EmitOneCH:EmitOneCH16
Transmit_CLK => TXN~reg0.CLK
Transmit_CLK => TXP~reg0.CLK
Transmit_CLK => Delay_Counter[0].CLK
Transmit_CLK => Delay_Counter[1].CLK
Transmit_CLK => Delay_Counter[2].CLK
Transmit_CLK => Delay_Counter[3].CLK
Transmit_CLK => Delay_Counter[4].CLK
Transmit_CLK => Delay_Counter[5].CLK
Transmit_CLK => Delay_Counter[6].CLK
Transmit_CLK => Emit_Counter[0].CLK
Transmit_CLK => Emit_Counter[1].CLK
Transmit_CLK => Emit_Counter[2].CLK
Transmit_CLK => Emit_Counter[3].CLK
Transmit_CLK => Emit_Counter[4].CLK
Transmit_CLK => Emit_Counter[5].CLK
Transmit_CLK => Emit_Counter[6].CLK
RX_Gate => TXN~reg0.PRESET
RX_Gate => TXP~reg0.PRESET
RX_Gate => Delay_Counter[0].ACLR
RX_Gate => Delay_Counter[1].ACLR
RX_Gate => Delay_Counter[2].ACLR
RX_Gate => Delay_Counter[3].ACLR
RX_Gate => Delay_Counter[4].ACLR
RX_Gate => Delay_Counter[5].ACLR
RX_Gate => Delay_Counter[6].ACLR
RX_Gate => Emit_Counter[0].ACLR
RX_Gate => Emit_Counter[1].ACLR
RX_Gate => Emit_Counter[2].ACLR
RX_Gate => Emit_Counter[3].ACLR
RX_Gate => Emit_Counter[4].ACLR
RX_Gate => Emit_Counter[5].ACLR
RX_Gate => Emit_Counter[6].ACLR
EmitDelay[0] => LessThan0.IN7
EmitDelay[1] => LessThan0.IN6
EmitDelay[2] => LessThan0.IN5
EmitDelay[3] => LessThan0.IN4
EmitDelay[4] => LessThan0.IN3
EmitDelay[5] => LessThan0.IN2
EmitDelay[6] => LessThan0.IN1
EmitDelay[7] => TXP.OUTPUTSELECT
EmitDelay[7] => TXN.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
EmitDelay[7] => Emit_Counter.OUTPUTSELECT
Emit_Width[0] => LessThan1.IN7
Emit_Width[0] => LessThan2.IN9
Emit_Width[0] => Add1.IN14
Emit_Width[0] => LessThan3.IN11
Emit_Width[1] => LessThan1.IN6
Emit_Width[1] => LessThan2.IN8
Emit_Width[1] => Add1.IN13
Emit_Width[1] => LessThan3.IN10
Emit_Width[2] => LessThan1.IN5
Emit_Width[2] => LessThan2.IN7
Emit_Width[2] => Add1.IN11
Emit_Width[2] => Add1.IN12
Emit_Width[3] => LessThan1.IN4
Emit_Width[3] => LessThan2.IN6
Emit_Width[3] => Add1.IN9
Emit_Width[3] => Add1.IN10
Emit_Width[4] => LessThan1.IN3
Emit_Width[4] => LessThan2.IN5
Emit_Width[4] => Add1.IN7
Emit_Width[4] => Add1.IN8
Emit_Width[5] => LessThan1.IN2
Emit_Width[5] => LessThan2.IN4
Emit_Width[5] => Add1.IN5
Emit_Width[5] => Add1.IN6
Emit_Width[6] => LessThan1.IN1
Emit_Width[6] => LessThan2.IN3
Emit_Width[6] => Add1.IN3
Emit_Width[6] => Add1.IN4
TXP <= TXP~reg0.DB_MAX_OUTPUT_PORT_TYPE
TXN <= TXN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|HW_SW:HW_SW_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a
q[64] <= altsyncram:altsyncram_component.q_a
q[65] <= altsyncram:altsyncram_component.q_a
q[66] <= altsyncram:altsyncram_component.q_a
q[67] <= altsyncram:altsyncram_component.q_a
q[68] <= altsyncram:altsyncram_component.q_a
q[69] <= altsyncram:altsyncram_component.q_a
q[70] <= altsyncram:altsyncram_component.q_a
q[71] <= altsyncram:altsyncram_component.q_a
q[72] <= altsyncram:altsyncram_component.q_a
q[73] <= altsyncram:altsyncram_component.q_a
q[74] <= altsyncram:altsyncram_component.q_a
q[75] <= altsyncram:altsyncram_component.q_a
q[76] <= altsyncram:altsyncram_component.q_a
q[77] <= altsyncram:altsyncram_component.q_a
q[78] <= altsyncram:altsyncram_component.q_a
q[79] <= altsyncram:altsyncram_component.q_a
q[80] <= altsyncram:altsyncram_component.q_a
q[81] <= altsyncram:altsyncram_component.q_a
q[82] <= altsyncram:altsyncram_component.q_a
q[83] <= altsyncram:altsyncram_component.q_a
q[84] <= altsyncram:altsyncram_component.q_a
q[85] <= altsyncram:altsyncram_component.q_a
q[86] <= altsyncram:altsyncram_component.q_a
q[87] <= altsyncram:altsyncram_component.q_a
q[88] <= altsyncram:altsyncram_component.q_a
q[89] <= altsyncram:altsyncram_component.q_a
q[90] <= altsyncram:altsyncram_component.q_a
q[91] <= altsyncram:altsyncram_component.q_a
q[92] <= altsyncram:altsyncram_component.q_a
q[93] <= altsyncram:altsyncram_component.q_a
q[94] <= altsyncram:altsyncram_component.q_a
q[95] <= altsyncram:altsyncram_component.q_a
q[96] <= altsyncram:altsyncram_component.q_a
q[97] <= altsyncram:altsyncram_component.q_a
q[98] <= altsyncram:altsyncram_component.q_a
q[99] <= altsyncram:altsyncram_component.q_a
q[100] <= altsyncram:altsyncram_component.q_a
q[101] <= altsyncram:altsyncram_component.q_a
q[102] <= altsyncram:altsyncram_component.q_a
q[103] <= altsyncram:altsyncram_component.q_a
q[104] <= altsyncram:altsyncram_component.q_a
q[105] <= altsyncram:altsyncram_component.q_a
q[106] <= altsyncram:altsyncram_component.q_a
q[107] <= altsyncram:altsyncram_component.q_a
q[108] <= altsyncram:altsyncram_component.q_a
q[109] <= altsyncram:altsyncram_component.q_a
q[110] <= altsyncram:altsyncram_component.q_a
q[111] <= altsyncram:altsyncram_component.q_a
q[112] <= altsyncram:altsyncram_component.q_a
q[113] <= altsyncram:altsyncram_component.q_a
q[114] <= altsyncram:altsyncram_component.q_a
q[115] <= altsyncram:altsyncram_component.q_a
q[116] <= altsyncram:altsyncram_component.q_a
q[117] <= altsyncram:altsyncram_component.q_a
q[118] <= altsyncram:altsyncram_component.q_a
q[119] <= altsyncram:altsyncram_component.q_a
q[120] <= altsyncram:altsyncram_component.q_a
q[121] <= altsyncram:altsyncram_component.q_a
q[122] <= altsyncram:altsyncram_component.q_a
q[123] <= altsyncram:altsyncram_component.q_a
q[124] <= altsyncram:altsyncram_component.q_a
q[125] <= altsyncram:altsyncram_component.q_a
q[126] <= altsyncram:altsyncram_component.q_a
q[127] <= altsyncram:altsyncram_component.q_a


|ArrayUltrasound|Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_a[64] => ~NO_FANOUT~
data_a[65] => ~NO_FANOUT~
data_a[66] => ~NO_FANOUT~
data_a[67] => ~NO_FANOUT~
data_a[68] => ~NO_FANOUT~
data_a[69] => ~NO_FANOUT~
data_a[70] => ~NO_FANOUT~
data_a[71] => ~NO_FANOUT~
data_a[72] => ~NO_FANOUT~
data_a[73] => ~NO_FANOUT~
data_a[74] => ~NO_FANOUT~
data_a[75] => ~NO_FANOUT~
data_a[76] => ~NO_FANOUT~
data_a[77] => ~NO_FANOUT~
data_a[78] => ~NO_FANOUT~
data_a[79] => ~NO_FANOUT~
data_a[80] => ~NO_FANOUT~
data_a[81] => ~NO_FANOUT~
data_a[82] => ~NO_FANOUT~
data_a[83] => ~NO_FANOUT~
data_a[84] => ~NO_FANOUT~
data_a[85] => ~NO_FANOUT~
data_a[86] => ~NO_FANOUT~
data_a[87] => ~NO_FANOUT~
data_a[88] => ~NO_FANOUT~
data_a[89] => ~NO_FANOUT~
data_a[90] => ~NO_FANOUT~
data_a[91] => ~NO_FANOUT~
data_a[92] => ~NO_FANOUT~
data_a[93] => ~NO_FANOUT~
data_a[94] => ~NO_FANOUT~
data_a[95] => ~NO_FANOUT~
data_a[96] => ~NO_FANOUT~
data_a[97] => ~NO_FANOUT~
data_a[98] => ~NO_FANOUT~
data_a[99] => ~NO_FANOUT~
data_a[100] => ~NO_FANOUT~
data_a[101] => ~NO_FANOUT~
data_a[102] => ~NO_FANOUT~
data_a[103] => ~NO_FANOUT~
data_a[104] => ~NO_FANOUT~
data_a[105] => ~NO_FANOUT~
data_a[106] => ~NO_FANOUT~
data_a[107] => ~NO_FANOUT~
data_a[108] => ~NO_FANOUT~
data_a[109] => ~NO_FANOUT~
data_a[110] => ~NO_FANOUT~
data_a[111] => ~NO_FANOUT~
data_a[112] => ~NO_FANOUT~
data_a[113] => ~NO_FANOUT~
data_a[114] => ~NO_FANOUT~
data_a[115] => ~NO_FANOUT~
data_a[116] => ~NO_FANOUT~
data_a[117] => ~NO_FANOUT~
data_a[118] => ~NO_FANOUT~
data_a[119] => ~NO_FANOUT~
data_a[120] => ~NO_FANOUT~
data_a[121] => ~NO_FANOUT~
data_a[122] => ~NO_FANOUT~
data_a[123] => ~NO_FANOUT~
data_a[124] => ~NO_FANOUT~
data_a[125] => ~NO_FANOUT~
data_a[126] => ~NO_FANOUT~
data_a[127] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j8b1:auto_generated.address_a[0]
address_a[1] => altsyncram_j8b1:auto_generated.address_a[1]
address_a[2] => altsyncram_j8b1:auto_generated.address_a[2]
address_a[3] => altsyncram_j8b1:auto_generated.address_a[3]
address_a[4] => altsyncram_j8b1:auto_generated.address_a[4]
address_a[5] => altsyncram_j8b1:auto_generated.address_a[5]
address_a[6] => altsyncram_j8b1:auto_generated.address_a[6]
address_a[7] => altsyncram_j8b1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j8b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j8b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_j8b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_j8b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_j8b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_j8b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_j8b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_j8b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_j8b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_j8b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_j8b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_j8b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_j8b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_j8b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_j8b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_j8b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_j8b1:auto_generated.q_a[15]
q_a[16] <= altsyncram_j8b1:auto_generated.q_a[16]
q_a[17] <= altsyncram_j8b1:auto_generated.q_a[17]
q_a[18] <= altsyncram_j8b1:auto_generated.q_a[18]
q_a[19] <= altsyncram_j8b1:auto_generated.q_a[19]
q_a[20] <= altsyncram_j8b1:auto_generated.q_a[20]
q_a[21] <= altsyncram_j8b1:auto_generated.q_a[21]
q_a[22] <= altsyncram_j8b1:auto_generated.q_a[22]
q_a[23] <= altsyncram_j8b1:auto_generated.q_a[23]
q_a[24] <= altsyncram_j8b1:auto_generated.q_a[24]
q_a[25] <= altsyncram_j8b1:auto_generated.q_a[25]
q_a[26] <= altsyncram_j8b1:auto_generated.q_a[26]
q_a[27] <= altsyncram_j8b1:auto_generated.q_a[27]
q_a[28] <= altsyncram_j8b1:auto_generated.q_a[28]
q_a[29] <= altsyncram_j8b1:auto_generated.q_a[29]
q_a[30] <= altsyncram_j8b1:auto_generated.q_a[30]
q_a[31] <= altsyncram_j8b1:auto_generated.q_a[31]
q_a[32] <= altsyncram_j8b1:auto_generated.q_a[32]
q_a[33] <= altsyncram_j8b1:auto_generated.q_a[33]
q_a[34] <= altsyncram_j8b1:auto_generated.q_a[34]
q_a[35] <= altsyncram_j8b1:auto_generated.q_a[35]
q_a[36] <= altsyncram_j8b1:auto_generated.q_a[36]
q_a[37] <= altsyncram_j8b1:auto_generated.q_a[37]
q_a[38] <= altsyncram_j8b1:auto_generated.q_a[38]
q_a[39] <= altsyncram_j8b1:auto_generated.q_a[39]
q_a[40] <= altsyncram_j8b1:auto_generated.q_a[40]
q_a[41] <= altsyncram_j8b1:auto_generated.q_a[41]
q_a[42] <= altsyncram_j8b1:auto_generated.q_a[42]
q_a[43] <= altsyncram_j8b1:auto_generated.q_a[43]
q_a[44] <= altsyncram_j8b1:auto_generated.q_a[44]
q_a[45] <= altsyncram_j8b1:auto_generated.q_a[45]
q_a[46] <= altsyncram_j8b1:auto_generated.q_a[46]
q_a[47] <= altsyncram_j8b1:auto_generated.q_a[47]
q_a[48] <= altsyncram_j8b1:auto_generated.q_a[48]
q_a[49] <= altsyncram_j8b1:auto_generated.q_a[49]
q_a[50] <= altsyncram_j8b1:auto_generated.q_a[50]
q_a[51] <= altsyncram_j8b1:auto_generated.q_a[51]
q_a[52] <= altsyncram_j8b1:auto_generated.q_a[52]
q_a[53] <= altsyncram_j8b1:auto_generated.q_a[53]
q_a[54] <= altsyncram_j8b1:auto_generated.q_a[54]
q_a[55] <= altsyncram_j8b1:auto_generated.q_a[55]
q_a[56] <= altsyncram_j8b1:auto_generated.q_a[56]
q_a[57] <= altsyncram_j8b1:auto_generated.q_a[57]
q_a[58] <= altsyncram_j8b1:auto_generated.q_a[58]
q_a[59] <= altsyncram_j8b1:auto_generated.q_a[59]
q_a[60] <= altsyncram_j8b1:auto_generated.q_a[60]
q_a[61] <= altsyncram_j8b1:auto_generated.q_a[61]
q_a[62] <= altsyncram_j8b1:auto_generated.q_a[62]
q_a[63] <= altsyncram_j8b1:auto_generated.q_a[63]
q_a[64] <= altsyncram_j8b1:auto_generated.q_a[64]
q_a[65] <= altsyncram_j8b1:auto_generated.q_a[65]
q_a[66] <= altsyncram_j8b1:auto_generated.q_a[66]
q_a[67] <= altsyncram_j8b1:auto_generated.q_a[67]
q_a[68] <= altsyncram_j8b1:auto_generated.q_a[68]
q_a[69] <= altsyncram_j8b1:auto_generated.q_a[69]
q_a[70] <= altsyncram_j8b1:auto_generated.q_a[70]
q_a[71] <= altsyncram_j8b1:auto_generated.q_a[71]
q_a[72] <= altsyncram_j8b1:auto_generated.q_a[72]
q_a[73] <= altsyncram_j8b1:auto_generated.q_a[73]
q_a[74] <= altsyncram_j8b1:auto_generated.q_a[74]
q_a[75] <= altsyncram_j8b1:auto_generated.q_a[75]
q_a[76] <= altsyncram_j8b1:auto_generated.q_a[76]
q_a[77] <= altsyncram_j8b1:auto_generated.q_a[77]
q_a[78] <= altsyncram_j8b1:auto_generated.q_a[78]
q_a[79] <= altsyncram_j8b1:auto_generated.q_a[79]
q_a[80] <= altsyncram_j8b1:auto_generated.q_a[80]
q_a[81] <= altsyncram_j8b1:auto_generated.q_a[81]
q_a[82] <= altsyncram_j8b1:auto_generated.q_a[82]
q_a[83] <= altsyncram_j8b1:auto_generated.q_a[83]
q_a[84] <= altsyncram_j8b1:auto_generated.q_a[84]
q_a[85] <= altsyncram_j8b1:auto_generated.q_a[85]
q_a[86] <= altsyncram_j8b1:auto_generated.q_a[86]
q_a[87] <= altsyncram_j8b1:auto_generated.q_a[87]
q_a[88] <= altsyncram_j8b1:auto_generated.q_a[88]
q_a[89] <= altsyncram_j8b1:auto_generated.q_a[89]
q_a[90] <= altsyncram_j8b1:auto_generated.q_a[90]
q_a[91] <= altsyncram_j8b1:auto_generated.q_a[91]
q_a[92] <= altsyncram_j8b1:auto_generated.q_a[92]
q_a[93] <= altsyncram_j8b1:auto_generated.q_a[93]
q_a[94] <= altsyncram_j8b1:auto_generated.q_a[94]
q_a[95] <= altsyncram_j8b1:auto_generated.q_a[95]
q_a[96] <= altsyncram_j8b1:auto_generated.q_a[96]
q_a[97] <= altsyncram_j8b1:auto_generated.q_a[97]
q_a[98] <= altsyncram_j8b1:auto_generated.q_a[98]
q_a[99] <= altsyncram_j8b1:auto_generated.q_a[99]
q_a[100] <= altsyncram_j8b1:auto_generated.q_a[100]
q_a[101] <= altsyncram_j8b1:auto_generated.q_a[101]
q_a[102] <= altsyncram_j8b1:auto_generated.q_a[102]
q_a[103] <= altsyncram_j8b1:auto_generated.q_a[103]
q_a[104] <= altsyncram_j8b1:auto_generated.q_a[104]
q_a[105] <= altsyncram_j8b1:auto_generated.q_a[105]
q_a[106] <= altsyncram_j8b1:auto_generated.q_a[106]
q_a[107] <= altsyncram_j8b1:auto_generated.q_a[107]
q_a[108] <= altsyncram_j8b1:auto_generated.q_a[108]
q_a[109] <= altsyncram_j8b1:auto_generated.q_a[109]
q_a[110] <= altsyncram_j8b1:auto_generated.q_a[110]
q_a[111] <= altsyncram_j8b1:auto_generated.q_a[111]
q_a[112] <= altsyncram_j8b1:auto_generated.q_a[112]
q_a[113] <= altsyncram_j8b1:auto_generated.q_a[113]
q_a[114] <= altsyncram_j8b1:auto_generated.q_a[114]
q_a[115] <= altsyncram_j8b1:auto_generated.q_a[115]
q_a[116] <= altsyncram_j8b1:auto_generated.q_a[116]
q_a[117] <= altsyncram_j8b1:auto_generated.q_a[117]
q_a[118] <= altsyncram_j8b1:auto_generated.q_a[118]
q_a[119] <= altsyncram_j8b1:auto_generated.q_a[119]
q_a[120] <= altsyncram_j8b1:auto_generated.q_a[120]
q_a[121] <= altsyncram_j8b1:auto_generated.q_a[121]
q_a[122] <= altsyncram_j8b1:auto_generated.q_a[122]
q_a[123] <= altsyncram_j8b1:auto_generated.q_a[123]
q_a[124] <= altsyncram_j8b1:auto_generated.q_a[124]
q_a[125] <= altsyncram_j8b1:auto_generated.q_a[125]
q_a[126] <= altsyncram_j8b1:auto_generated.q_a[126]
q_a[127] <= altsyncram_j8b1:auto_generated.q_a[127]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated
address_a[0] => altsyncram_qnc2:altsyncram1.address_a[0]
address_a[1] => altsyncram_qnc2:altsyncram1.address_a[1]
address_a[2] => altsyncram_qnc2:altsyncram1.address_a[2]
address_a[3] => altsyncram_qnc2:altsyncram1.address_a[3]
address_a[4] => altsyncram_qnc2:altsyncram1.address_a[4]
address_a[5] => altsyncram_qnc2:altsyncram1.address_a[5]
address_a[6] => altsyncram_qnc2:altsyncram1.address_a[6]
address_a[7] => altsyncram_qnc2:altsyncram1.address_a[7]
clock0 => altsyncram_qnc2:altsyncram1.clock0
q_a[0] <= altsyncram_qnc2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_qnc2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_qnc2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_qnc2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_qnc2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_qnc2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_qnc2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_qnc2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_qnc2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_qnc2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_qnc2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_qnc2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_qnc2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_qnc2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_qnc2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_qnc2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_qnc2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_qnc2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_qnc2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_qnc2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_qnc2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_qnc2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_qnc2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_qnc2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_qnc2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_qnc2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_qnc2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_qnc2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_qnc2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_qnc2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_qnc2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_qnc2:altsyncram1.q_a[31]
q_a[32] <= altsyncram_qnc2:altsyncram1.q_a[32]
q_a[33] <= altsyncram_qnc2:altsyncram1.q_a[33]
q_a[34] <= altsyncram_qnc2:altsyncram1.q_a[34]
q_a[35] <= altsyncram_qnc2:altsyncram1.q_a[35]
q_a[36] <= altsyncram_qnc2:altsyncram1.q_a[36]
q_a[37] <= altsyncram_qnc2:altsyncram1.q_a[37]
q_a[38] <= altsyncram_qnc2:altsyncram1.q_a[38]
q_a[39] <= altsyncram_qnc2:altsyncram1.q_a[39]
q_a[40] <= altsyncram_qnc2:altsyncram1.q_a[40]
q_a[41] <= altsyncram_qnc2:altsyncram1.q_a[41]
q_a[42] <= altsyncram_qnc2:altsyncram1.q_a[42]
q_a[43] <= altsyncram_qnc2:altsyncram1.q_a[43]
q_a[44] <= altsyncram_qnc2:altsyncram1.q_a[44]
q_a[45] <= altsyncram_qnc2:altsyncram1.q_a[45]
q_a[46] <= altsyncram_qnc2:altsyncram1.q_a[46]
q_a[47] <= altsyncram_qnc2:altsyncram1.q_a[47]
q_a[48] <= altsyncram_qnc2:altsyncram1.q_a[48]
q_a[49] <= altsyncram_qnc2:altsyncram1.q_a[49]
q_a[50] <= altsyncram_qnc2:altsyncram1.q_a[50]
q_a[51] <= altsyncram_qnc2:altsyncram1.q_a[51]
q_a[52] <= altsyncram_qnc2:altsyncram1.q_a[52]
q_a[53] <= altsyncram_qnc2:altsyncram1.q_a[53]
q_a[54] <= altsyncram_qnc2:altsyncram1.q_a[54]
q_a[55] <= altsyncram_qnc2:altsyncram1.q_a[55]
q_a[56] <= altsyncram_qnc2:altsyncram1.q_a[56]
q_a[57] <= altsyncram_qnc2:altsyncram1.q_a[57]
q_a[58] <= altsyncram_qnc2:altsyncram1.q_a[58]
q_a[59] <= altsyncram_qnc2:altsyncram1.q_a[59]
q_a[60] <= altsyncram_qnc2:altsyncram1.q_a[60]
q_a[61] <= altsyncram_qnc2:altsyncram1.q_a[61]
q_a[62] <= altsyncram_qnc2:altsyncram1.q_a[62]
q_a[63] <= altsyncram_qnc2:altsyncram1.q_a[63]
q_a[64] <= altsyncram_qnc2:altsyncram1.q_a[64]
q_a[65] <= altsyncram_qnc2:altsyncram1.q_a[65]
q_a[66] <= altsyncram_qnc2:altsyncram1.q_a[66]
q_a[67] <= altsyncram_qnc2:altsyncram1.q_a[67]
q_a[68] <= altsyncram_qnc2:altsyncram1.q_a[68]
q_a[69] <= altsyncram_qnc2:altsyncram1.q_a[69]
q_a[70] <= altsyncram_qnc2:altsyncram1.q_a[70]
q_a[71] <= altsyncram_qnc2:altsyncram1.q_a[71]
q_a[72] <= altsyncram_qnc2:altsyncram1.q_a[72]
q_a[73] <= altsyncram_qnc2:altsyncram1.q_a[73]
q_a[74] <= altsyncram_qnc2:altsyncram1.q_a[74]
q_a[75] <= altsyncram_qnc2:altsyncram1.q_a[75]
q_a[76] <= altsyncram_qnc2:altsyncram1.q_a[76]
q_a[77] <= altsyncram_qnc2:altsyncram1.q_a[77]
q_a[78] <= altsyncram_qnc2:altsyncram1.q_a[78]
q_a[79] <= altsyncram_qnc2:altsyncram1.q_a[79]
q_a[80] <= altsyncram_qnc2:altsyncram1.q_a[80]
q_a[81] <= altsyncram_qnc2:altsyncram1.q_a[81]
q_a[82] <= altsyncram_qnc2:altsyncram1.q_a[82]
q_a[83] <= altsyncram_qnc2:altsyncram1.q_a[83]
q_a[84] <= altsyncram_qnc2:altsyncram1.q_a[84]
q_a[85] <= altsyncram_qnc2:altsyncram1.q_a[85]
q_a[86] <= altsyncram_qnc2:altsyncram1.q_a[86]
q_a[87] <= altsyncram_qnc2:altsyncram1.q_a[87]
q_a[88] <= altsyncram_qnc2:altsyncram1.q_a[88]
q_a[89] <= altsyncram_qnc2:altsyncram1.q_a[89]
q_a[90] <= altsyncram_qnc2:altsyncram1.q_a[90]
q_a[91] <= altsyncram_qnc2:altsyncram1.q_a[91]
q_a[92] <= altsyncram_qnc2:altsyncram1.q_a[92]
q_a[93] <= altsyncram_qnc2:altsyncram1.q_a[93]
q_a[94] <= altsyncram_qnc2:altsyncram1.q_a[94]
q_a[95] <= altsyncram_qnc2:altsyncram1.q_a[95]
q_a[96] <= altsyncram_qnc2:altsyncram1.q_a[96]
q_a[97] <= altsyncram_qnc2:altsyncram1.q_a[97]
q_a[98] <= altsyncram_qnc2:altsyncram1.q_a[98]
q_a[99] <= altsyncram_qnc2:altsyncram1.q_a[99]
q_a[100] <= altsyncram_qnc2:altsyncram1.q_a[100]
q_a[101] <= altsyncram_qnc2:altsyncram1.q_a[101]
q_a[102] <= altsyncram_qnc2:altsyncram1.q_a[102]
q_a[103] <= altsyncram_qnc2:altsyncram1.q_a[103]
q_a[104] <= altsyncram_qnc2:altsyncram1.q_a[104]
q_a[105] <= altsyncram_qnc2:altsyncram1.q_a[105]
q_a[106] <= altsyncram_qnc2:altsyncram1.q_a[106]
q_a[107] <= altsyncram_qnc2:altsyncram1.q_a[107]
q_a[108] <= altsyncram_qnc2:altsyncram1.q_a[108]
q_a[109] <= altsyncram_qnc2:altsyncram1.q_a[109]
q_a[110] <= altsyncram_qnc2:altsyncram1.q_a[110]
q_a[111] <= altsyncram_qnc2:altsyncram1.q_a[111]
q_a[112] <= altsyncram_qnc2:altsyncram1.q_a[112]
q_a[113] <= altsyncram_qnc2:altsyncram1.q_a[113]
q_a[114] <= altsyncram_qnc2:altsyncram1.q_a[114]
q_a[115] <= altsyncram_qnc2:altsyncram1.q_a[115]
q_a[116] <= altsyncram_qnc2:altsyncram1.q_a[116]
q_a[117] <= altsyncram_qnc2:altsyncram1.q_a[117]
q_a[118] <= altsyncram_qnc2:altsyncram1.q_a[118]
q_a[119] <= altsyncram_qnc2:altsyncram1.q_a[119]
q_a[120] <= altsyncram_qnc2:altsyncram1.q_a[120]
q_a[121] <= altsyncram_qnc2:altsyncram1.q_a[121]
q_a[122] <= altsyncram_qnc2:altsyncram1.q_a[122]
q_a[123] <= altsyncram_qnc2:altsyncram1.q_a[123]
q_a[124] <= altsyncram_qnc2:altsyncram1.q_a[124]
q_a[125] <= altsyncram_qnc2:altsyncram1.q_a[125]
q_a[126] <= altsyncram_qnc2:altsyncram1.q_a[126]
q_a[127] <= altsyncram_qnc2:altsyncram1.q_a[127]


|ArrayUltrasound|Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|altsyncram_qnc2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[0] => ram_block3a64.PORTAADDR
address_a[0] => ram_block3a65.PORTAADDR
address_a[0] => ram_block3a66.PORTAADDR
address_a[0] => ram_block3a67.PORTAADDR
address_a[0] => ram_block3a68.PORTAADDR
address_a[0] => ram_block3a69.PORTAADDR
address_a[0] => ram_block3a70.PORTAADDR
address_a[0] => ram_block3a71.PORTAADDR
address_a[0] => ram_block3a72.PORTAADDR
address_a[0] => ram_block3a73.PORTAADDR
address_a[0] => ram_block3a74.PORTAADDR
address_a[0] => ram_block3a75.PORTAADDR
address_a[0] => ram_block3a76.PORTAADDR
address_a[0] => ram_block3a77.PORTAADDR
address_a[0] => ram_block3a78.PORTAADDR
address_a[0] => ram_block3a79.PORTAADDR
address_a[0] => ram_block3a80.PORTAADDR
address_a[0] => ram_block3a81.PORTAADDR
address_a[0] => ram_block3a82.PORTAADDR
address_a[0] => ram_block3a83.PORTAADDR
address_a[0] => ram_block3a84.PORTAADDR
address_a[0] => ram_block3a85.PORTAADDR
address_a[0] => ram_block3a86.PORTAADDR
address_a[0] => ram_block3a87.PORTAADDR
address_a[0] => ram_block3a88.PORTAADDR
address_a[0] => ram_block3a89.PORTAADDR
address_a[0] => ram_block3a90.PORTAADDR
address_a[0] => ram_block3a91.PORTAADDR
address_a[0] => ram_block3a92.PORTAADDR
address_a[0] => ram_block3a93.PORTAADDR
address_a[0] => ram_block3a94.PORTAADDR
address_a[0] => ram_block3a95.PORTAADDR
address_a[0] => ram_block3a96.PORTAADDR
address_a[0] => ram_block3a97.PORTAADDR
address_a[0] => ram_block3a98.PORTAADDR
address_a[0] => ram_block3a99.PORTAADDR
address_a[0] => ram_block3a100.PORTAADDR
address_a[0] => ram_block3a101.PORTAADDR
address_a[0] => ram_block3a102.PORTAADDR
address_a[0] => ram_block3a103.PORTAADDR
address_a[0] => ram_block3a104.PORTAADDR
address_a[0] => ram_block3a105.PORTAADDR
address_a[0] => ram_block3a106.PORTAADDR
address_a[0] => ram_block3a107.PORTAADDR
address_a[0] => ram_block3a108.PORTAADDR
address_a[0] => ram_block3a109.PORTAADDR
address_a[0] => ram_block3a110.PORTAADDR
address_a[0] => ram_block3a111.PORTAADDR
address_a[0] => ram_block3a112.PORTAADDR
address_a[0] => ram_block3a113.PORTAADDR
address_a[0] => ram_block3a114.PORTAADDR
address_a[0] => ram_block3a115.PORTAADDR
address_a[0] => ram_block3a116.PORTAADDR
address_a[0] => ram_block3a117.PORTAADDR
address_a[0] => ram_block3a118.PORTAADDR
address_a[0] => ram_block3a119.PORTAADDR
address_a[0] => ram_block3a120.PORTAADDR
address_a[0] => ram_block3a121.PORTAADDR
address_a[0] => ram_block3a122.PORTAADDR
address_a[0] => ram_block3a123.PORTAADDR
address_a[0] => ram_block3a124.PORTAADDR
address_a[0] => ram_block3a125.PORTAADDR
address_a[0] => ram_block3a126.PORTAADDR
address_a[0] => ram_block3a127.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[1] => ram_block3a64.PORTAADDR1
address_a[1] => ram_block3a65.PORTAADDR1
address_a[1] => ram_block3a66.PORTAADDR1
address_a[1] => ram_block3a67.PORTAADDR1
address_a[1] => ram_block3a68.PORTAADDR1
address_a[1] => ram_block3a69.PORTAADDR1
address_a[1] => ram_block3a70.PORTAADDR1
address_a[1] => ram_block3a71.PORTAADDR1
address_a[1] => ram_block3a72.PORTAADDR1
address_a[1] => ram_block3a73.PORTAADDR1
address_a[1] => ram_block3a74.PORTAADDR1
address_a[1] => ram_block3a75.PORTAADDR1
address_a[1] => ram_block3a76.PORTAADDR1
address_a[1] => ram_block3a77.PORTAADDR1
address_a[1] => ram_block3a78.PORTAADDR1
address_a[1] => ram_block3a79.PORTAADDR1
address_a[1] => ram_block3a80.PORTAADDR1
address_a[1] => ram_block3a81.PORTAADDR1
address_a[1] => ram_block3a82.PORTAADDR1
address_a[1] => ram_block3a83.PORTAADDR1
address_a[1] => ram_block3a84.PORTAADDR1
address_a[1] => ram_block3a85.PORTAADDR1
address_a[1] => ram_block3a86.PORTAADDR1
address_a[1] => ram_block3a87.PORTAADDR1
address_a[1] => ram_block3a88.PORTAADDR1
address_a[1] => ram_block3a89.PORTAADDR1
address_a[1] => ram_block3a90.PORTAADDR1
address_a[1] => ram_block3a91.PORTAADDR1
address_a[1] => ram_block3a92.PORTAADDR1
address_a[1] => ram_block3a93.PORTAADDR1
address_a[1] => ram_block3a94.PORTAADDR1
address_a[1] => ram_block3a95.PORTAADDR1
address_a[1] => ram_block3a96.PORTAADDR1
address_a[1] => ram_block3a97.PORTAADDR1
address_a[1] => ram_block3a98.PORTAADDR1
address_a[1] => ram_block3a99.PORTAADDR1
address_a[1] => ram_block3a100.PORTAADDR1
address_a[1] => ram_block3a101.PORTAADDR1
address_a[1] => ram_block3a102.PORTAADDR1
address_a[1] => ram_block3a103.PORTAADDR1
address_a[1] => ram_block3a104.PORTAADDR1
address_a[1] => ram_block3a105.PORTAADDR1
address_a[1] => ram_block3a106.PORTAADDR1
address_a[1] => ram_block3a107.PORTAADDR1
address_a[1] => ram_block3a108.PORTAADDR1
address_a[1] => ram_block3a109.PORTAADDR1
address_a[1] => ram_block3a110.PORTAADDR1
address_a[1] => ram_block3a111.PORTAADDR1
address_a[1] => ram_block3a112.PORTAADDR1
address_a[1] => ram_block3a113.PORTAADDR1
address_a[1] => ram_block3a114.PORTAADDR1
address_a[1] => ram_block3a115.PORTAADDR1
address_a[1] => ram_block3a116.PORTAADDR1
address_a[1] => ram_block3a117.PORTAADDR1
address_a[1] => ram_block3a118.PORTAADDR1
address_a[1] => ram_block3a119.PORTAADDR1
address_a[1] => ram_block3a120.PORTAADDR1
address_a[1] => ram_block3a121.PORTAADDR1
address_a[1] => ram_block3a122.PORTAADDR1
address_a[1] => ram_block3a123.PORTAADDR1
address_a[1] => ram_block3a124.PORTAADDR1
address_a[1] => ram_block3a125.PORTAADDR1
address_a[1] => ram_block3a126.PORTAADDR1
address_a[1] => ram_block3a127.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[2] => ram_block3a64.PORTAADDR2
address_a[2] => ram_block3a65.PORTAADDR2
address_a[2] => ram_block3a66.PORTAADDR2
address_a[2] => ram_block3a67.PORTAADDR2
address_a[2] => ram_block3a68.PORTAADDR2
address_a[2] => ram_block3a69.PORTAADDR2
address_a[2] => ram_block3a70.PORTAADDR2
address_a[2] => ram_block3a71.PORTAADDR2
address_a[2] => ram_block3a72.PORTAADDR2
address_a[2] => ram_block3a73.PORTAADDR2
address_a[2] => ram_block3a74.PORTAADDR2
address_a[2] => ram_block3a75.PORTAADDR2
address_a[2] => ram_block3a76.PORTAADDR2
address_a[2] => ram_block3a77.PORTAADDR2
address_a[2] => ram_block3a78.PORTAADDR2
address_a[2] => ram_block3a79.PORTAADDR2
address_a[2] => ram_block3a80.PORTAADDR2
address_a[2] => ram_block3a81.PORTAADDR2
address_a[2] => ram_block3a82.PORTAADDR2
address_a[2] => ram_block3a83.PORTAADDR2
address_a[2] => ram_block3a84.PORTAADDR2
address_a[2] => ram_block3a85.PORTAADDR2
address_a[2] => ram_block3a86.PORTAADDR2
address_a[2] => ram_block3a87.PORTAADDR2
address_a[2] => ram_block3a88.PORTAADDR2
address_a[2] => ram_block3a89.PORTAADDR2
address_a[2] => ram_block3a90.PORTAADDR2
address_a[2] => ram_block3a91.PORTAADDR2
address_a[2] => ram_block3a92.PORTAADDR2
address_a[2] => ram_block3a93.PORTAADDR2
address_a[2] => ram_block3a94.PORTAADDR2
address_a[2] => ram_block3a95.PORTAADDR2
address_a[2] => ram_block3a96.PORTAADDR2
address_a[2] => ram_block3a97.PORTAADDR2
address_a[2] => ram_block3a98.PORTAADDR2
address_a[2] => ram_block3a99.PORTAADDR2
address_a[2] => ram_block3a100.PORTAADDR2
address_a[2] => ram_block3a101.PORTAADDR2
address_a[2] => ram_block3a102.PORTAADDR2
address_a[2] => ram_block3a103.PORTAADDR2
address_a[2] => ram_block3a104.PORTAADDR2
address_a[2] => ram_block3a105.PORTAADDR2
address_a[2] => ram_block3a106.PORTAADDR2
address_a[2] => ram_block3a107.PORTAADDR2
address_a[2] => ram_block3a108.PORTAADDR2
address_a[2] => ram_block3a109.PORTAADDR2
address_a[2] => ram_block3a110.PORTAADDR2
address_a[2] => ram_block3a111.PORTAADDR2
address_a[2] => ram_block3a112.PORTAADDR2
address_a[2] => ram_block3a113.PORTAADDR2
address_a[2] => ram_block3a114.PORTAADDR2
address_a[2] => ram_block3a115.PORTAADDR2
address_a[2] => ram_block3a116.PORTAADDR2
address_a[2] => ram_block3a117.PORTAADDR2
address_a[2] => ram_block3a118.PORTAADDR2
address_a[2] => ram_block3a119.PORTAADDR2
address_a[2] => ram_block3a120.PORTAADDR2
address_a[2] => ram_block3a121.PORTAADDR2
address_a[2] => ram_block3a122.PORTAADDR2
address_a[2] => ram_block3a123.PORTAADDR2
address_a[2] => ram_block3a124.PORTAADDR2
address_a[2] => ram_block3a125.PORTAADDR2
address_a[2] => ram_block3a126.PORTAADDR2
address_a[2] => ram_block3a127.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[3] => ram_block3a64.PORTAADDR3
address_a[3] => ram_block3a65.PORTAADDR3
address_a[3] => ram_block3a66.PORTAADDR3
address_a[3] => ram_block3a67.PORTAADDR3
address_a[3] => ram_block3a68.PORTAADDR3
address_a[3] => ram_block3a69.PORTAADDR3
address_a[3] => ram_block3a70.PORTAADDR3
address_a[3] => ram_block3a71.PORTAADDR3
address_a[3] => ram_block3a72.PORTAADDR3
address_a[3] => ram_block3a73.PORTAADDR3
address_a[3] => ram_block3a74.PORTAADDR3
address_a[3] => ram_block3a75.PORTAADDR3
address_a[3] => ram_block3a76.PORTAADDR3
address_a[3] => ram_block3a77.PORTAADDR3
address_a[3] => ram_block3a78.PORTAADDR3
address_a[3] => ram_block3a79.PORTAADDR3
address_a[3] => ram_block3a80.PORTAADDR3
address_a[3] => ram_block3a81.PORTAADDR3
address_a[3] => ram_block3a82.PORTAADDR3
address_a[3] => ram_block3a83.PORTAADDR3
address_a[3] => ram_block3a84.PORTAADDR3
address_a[3] => ram_block3a85.PORTAADDR3
address_a[3] => ram_block3a86.PORTAADDR3
address_a[3] => ram_block3a87.PORTAADDR3
address_a[3] => ram_block3a88.PORTAADDR3
address_a[3] => ram_block3a89.PORTAADDR3
address_a[3] => ram_block3a90.PORTAADDR3
address_a[3] => ram_block3a91.PORTAADDR3
address_a[3] => ram_block3a92.PORTAADDR3
address_a[3] => ram_block3a93.PORTAADDR3
address_a[3] => ram_block3a94.PORTAADDR3
address_a[3] => ram_block3a95.PORTAADDR3
address_a[3] => ram_block3a96.PORTAADDR3
address_a[3] => ram_block3a97.PORTAADDR3
address_a[3] => ram_block3a98.PORTAADDR3
address_a[3] => ram_block3a99.PORTAADDR3
address_a[3] => ram_block3a100.PORTAADDR3
address_a[3] => ram_block3a101.PORTAADDR3
address_a[3] => ram_block3a102.PORTAADDR3
address_a[3] => ram_block3a103.PORTAADDR3
address_a[3] => ram_block3a104.PORTAADDR3
address_a[3] => ram_block3a105.PORTAADDR3
address_a[3] => ram_block3a106.PORTAADDR3
address_a[3] => ram_block3a107.PORTAADDR3
address_a[3] => ram_block3a108.PORTAADDR3
address_a[3] => ram_block3a109.PORTAADDR3
address_a[3] => ram_block3a110.PORTAADDR3
address_a[3] => ram_block3a111.PORTAADDR3
address_a[3] => ram_block3a112.PORTAADDR3
address_a[3] => ram_block3a113.PORTAADDR3
address_a[3] => ram_block3a114.PORTAADDR3
address_a[3] => ram_block3a115.PORTAADDR3
address_a[3] => ram_block3a116.PORTAADDR3
address_a[3] => ram_block3a117.PORTAADDR3
address_a[3] => ram_block3a118.PORTAADDR3
address_a[3] => ram_block3a119.PORTAADDR3
address_a[3] => ram_block3a120.PORTAADDR3
address_a[3] => ram_block3a121.PORTAADDR3
address_a[3] => ram_block3a122.PORTAADDR3
address_a[3] => ram_block3a123.PORTAADDR3
address_a[3] => ram_block3a124.PORTAADDR3
address_a[3] => ram_block3a125.PORTAADDR3
address_a[3] => ram_block3a126.PORTAADDR3
address_a[3] => ram_block3a127.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_a[4] => ram_block3a64.PORTAADDR4
address_a[4] => ram_block3a65.PORTAADDR4
address_a[4] => ram_block3a66.PORTAADDR4
address_a[4] => ram_block3a67.PORTAADDR4
address_a[4] => ram_block3a68.PORTAADDR4
address_a[4] => ram_block3a69.PORTAADDR4
address_a[4] => ram_block3a70.PORTAADDR4
address_a[4] => ram_block3a71.PORTAADDR4
address_a[4] => ram_block3a72.PORTAADDR4
address_a[4] => ram_block3a73.PORTAADDR4
address_a[4] => ram_block3a74.PORTAADDR4
address_a[4] => ram_block3a75.PORTAADDR4
address_a[4] => ram_block3a76.PORTAADDR4
address_a[4] => ram_block3a77.PORTAADDR4
address_a[4] => ram_block3a78.PORTAADDR4
address_a[4] => ram_block3a79.PORTAADDR4
address_a[4] => ram_block3a80.PORTAADDR4
address_a[4] => ram_block3a81.PORTAADDR4
address_a[4] => ram_block3a82.PORTAADDR4
address_a[4] => ram_block3a83.PORTAADDR4
address_a[4] => ram_block3a84.PORTAADDR4
address_a[4] => ram_block3a85.PORTAADDR4
address_a[4] => ram_block3a86.PORTAADDR4
address_a[4] => ram_block3a87.PORTAADDR4
address_a[4] => ram_block3a88.PORTAADDR4
address_a[4] => ram_block3a89.PORTAADDR4
address_a[4] => ram_block3a90.PORTAADDR4
address_a[4] => ram_block3a91.PORTAADDR4
address_a[4] => ram_block3a92.PORTAADDR4
address_a[4] => ram_block3a93.PORTAADDR4
address_a[4] => ram_block3a94.PORTAADDR4
address_a[4] => ram_block3a95.PORTAADDR4
address_a[4] => ram_block3a96.PORTAADDR4
address_a[4] => ram_block3a97.PORTAADDR4
address_a[4] => ram_block3a98.PORTAADDR4
address_a[4] => ram_block3a99.PORTAADDR4
address_a[4] => ram_block3a100.PORTAADDR4
address_a[4] => ram_block3a101.PORTAADDR4
address_a[4] => ram_block3a102.PORTAADDR4
address_a[4] => ram_block3a103.PORTAADDR4
address_a[4] => ram_block3a104.PORTAADDR4
address_a[4] => ram_block3a105.PORTAADDR4
address_a[4] => ram_block3a106.PORTAADDR4
address_a[4] => ram_block3a107.PORTAADDR4
address_a[4] => ram_block3a108.PORTAADDR4
address_a[4] => ram_block3a109.PORTAADDR4
address_a[4] => ram_block3a110.PORTAADDR4
address_a[4] => ram_block3a111.PORTAADDR4
address_a[4] => ram_block3a112.PORTAADDR4
address_a[4] => ram_block3a113.PORTAADDR4
address_a[4] => ram_block3a114.PORTAADDR4
address_a[4] => ram_block3a115.PORTAADDR4
address_a[4] => ram_block3a116.PORTAADDR4
address_a[4] => ram_block3a117.PORTAADDR4
address_a[4] => ram_block3a118.PORTAADDR4
address_a[4] => ram_block3a119.PORTAADDR4
address_a[4] => ram_block3a120.PORTAADDR4
address_a[4] => ram_block3a121.PORTAADDR4
address_a[4] => ram_block3a122.PORTAADDR4
address_a[4] => ram_block3a123.PORTAADDR4
address_a[4] => ram_block3a124.PORTAADDR4
address_a[4] => ram_block3a125.PORTAADDR4
address_a[4] => ram_block3a126.PORTAADDR4
address_a[4] => ram_block3a127.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[5] => ram_block3a60.PORTAADDR5
address_a[5] => ram_block3a61.PORTAADDR5
address_a[5] => ram_block3a62.PORTAADDR5
address_a[5] => ram_block3a63.PORTAADDR5
address_a[5] => ram_block3a64.PORTAADDR5
address_a[5] => ram_block3a65.PORTAADDR5
address_a[5] => ram_block3a66.PORTAADDR5
address_a[5] => ram_block3a67.PORTAADDR5
address_a[5] => ram_block3a68.PORTAADDR5
address_a[5] => ram_block3a69.PORTAADDR5
address_a[5] => ram_block3a70.PORTAADDR5
address_a[5] => ram_block3a71.PORTAADDR5
address_a[5] => ram_block3a72.PORTAADDR5
address_a[5] => ram_block3a73.PORTAADDR5
address_a[5] => ram_block3a74.PORTAADDR5
address_a[5] => ram_block3a75.PORTAADDR5
address_a[5] => ram_block3a76.PORTAADDR5
address_a[5] => ram_block3a77.PORTAADDR5
address_a[5] => ram_block3a78.PORTAADDR5
address_a[5] => ram_block3a79.PORTAADDR5
address_a[5] => ram_block3a80.PORTAADDR5
address_a[5] => ram_block3a81.PORTAADDR5
address_a[5] => ram_block3a82.PORTAADDR5
address_a[5] => ram_block3a83.PORTAADDR5
address_a[5] => ram_block3a84.PORTAADDR5
address_a[5] => ram_block3a85.PORTAADDR5
address_a[5] => ram_block3a86.PORTAADDR5
address_a[5] => ram_block3a87.PORTAADDR5
address_a[5] => ram_block3a88.PORTAADDR5
address_a[5] => ram_block3a89.PORTAADDR5
address_a[5] => ram_block3a90.PORTAADDR5
address_a[5] => ram_block3a91.PORTAADDR5
address_a[5] => ram_block3a92.PORTAADDR5
address_a[5] => ram_block3a93.PORTAADDR5
address_a[5] => ram_block3a94.PORTAADDR5
address_a[5] => ram_block3a95.PORTAADDR5
address_a[5] => ram_block3a96.PORTAADDR5
address_a[5] => ram_block3a97.PORTAADDR5
address_a[5] => ram_block3a98.PORTAADDR5
address_a[5] => ram_block3a99.PORTAADDR5
address_a[5] => ram_block3a100.PORTAADDR5
address_a[5] => ram_block3a101.PORTAADDR5
address_a[5] => ram_block3a102.PORTAADDR5
address_a[5] => ram_block3a103.PORTAADDR5
address_a[5] => ram_block3a104.PORTAADDR5
address_a[5] => ram_block3a105.PORTAADDR5
address_a[5] => ram_block3a106.PORTAADDR5
address_a[5] => ram_block3a107.PORTAADDR5
address_a[5] => ram_block3a108.PORTAADDR5
address_a[5] => ram_block3a109.PORTAADDR5
address_a[5] => ram_block3a110.PORTAADDR5
address_a[5] => ram_block3a111.PORTAADDR5
address_a[5] => ram_block3a112.PORTAADDR5
address_a[5] => ram_block3a113.PORTAADDR5
address_a[5] => ram_block3a114.PORTAADDR5
address_a[5] => ram_block3a115.PORTAADDR5
address_a[5] => ram_block3a116.PORTAADDR5
address_a[5] => ram_block3a117.PORTAADDR5
address_a[5] => ram_block3a118.PORTAADDR5
address_a[5] => ram_block3a119.PORTAADDR5
address_a[5] => ram_block3a120.PORTAADDR5
address_a[5] => ram_block3a121.PORTAADDR5
address_a[5] => ram_block3a122.PORTAADDR5
address_a[5] => ram_block3a123.PORTAADDR5
address_a[5] => ram_block3a124.PORTAADDR5
address_a[5] => ram_block3a125.PORTAADDR5
address_a[5] => ram_block3a126.PORTAADDR5
address_a[5] => ram_block3a127.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[6] => ram_block3a60.PORTAADDR6
address_a[6] => ram_block3a61.PORTAADDR6
address_a[6] => ram_block3a62.PORTAADDR6
address_a[6] => ram_block3a63.PORTAADDR6
address_a[6] => ram_block3a64.PORTAADDR6
address_a[6] => ram_block3a65.PORTAADDR6
address_a[6] => ram_block3a66.PORTAADDR6
address_a[6] => ram_block3a67.PORTAADDR6
address_a[6] => ram_block3a68.PORTAADDR6
address_a[6] => ram_block3a69.PORTAADDR6
address_a[6] => ram_block3a70.PORTAADDR6
address_a[6] => ram_block3a71.PORTAADDR6
address_a[6] => ram_block3a72.PORTAADDR6
address_a[6] => ram_block3a73.PORTAADDR6
address_a[6] => ram_block3a74.PORTAADDR6
address_a[6] => ram_block3a75.PORTAADDR6
address_a[6] => ram_block3a76.PORTAADDR6
address_a[6] => ram_block3a77.PORTAADDR6
address_a[6] => ram_block3a78.PORTAADDR6
address_a[6] => ram_block3a79.PORTAADDR6
address_a[6] => ram_block3a80.PORTAADDR6
address_a[6] => ram_block3a81.PORTAADDR6
address_a[6] => ram_block3a82.PORTAADDR6
address_a[6] => ram_block3a83.PORTAADDR6
address_a[6] => ram_block3a84.PORTAADDR6
address_a[6] => ram_block3a85.PORTAADDR6
address_a[6] => ram_block3a86.PORTAADDR6
address_a[6] => ram_block3a87.PORTAADDR6
address_a[6] => ram_block3a88.PORTAADDR6
address_a[6] => ram_block3a89.PORTAADDR6
address_a[6] => ram_block3a90.PORTAADDR6
address_a[6] => ram_block3a91.PORTAADDR6
address_a[6] => ram_block3a92.PORTAADDR6
address_a[6] => ram_block3a93.PORTAADDR6
address_a[6] => ram_block3a94.PORTAADDR6
address_a[6] => ram_block3a95.PORTAADDR6
address_a[6] => ram_block3a96.PORTAADDR6
address_a[6] => ram_block3a97.PORTAADDR6
address_a[6] => ram_block3a98.PORTAADDR6
address_a[6] => ram_block3a99.PORTAADDR6
address_a[6] => ram_block3a100.PORTAADDR6
address_a[6] => ram_block3a101.PORTAADDR6
address_a[6] => ram_block3a102.PORTAADDR6
address_a[6] => ram_block3a103.PORTAADDR6
address_a[6] => ram_block3a104.PORTAADDR6
address_a[6] => ram_block3a105.PORTAADDR6
address_a[6] => ram_block3a106.PORTAADDR6
address_a[6] => ram_block3a107.PORTAADDR6
address_a[6] => ram_block3a108.PORTAADDR6
address_a[6] => ram_block3a109.PORTAADDR6
address_a[6] => ram_block3a110.PORTAADDR6
address_a[6] => ram_block3a111.PORTAADDR6
address_a[6] => ram_block3a112.PORTAADDR6
address_a[6] => ram_block3a113.PORTAADDR6
address_a[6] => ram_block3a114.PORTAADDR6
address_a[6] => ram_block3a115.PORTAADDR6
address_a[6] => ram_block3a116.PORTAADDR6
address_a[6] => ram_block3a117.PORTAADDR6
address_a[6] => ram_block3a118.PORTAADDR6
address_a[6] => ram_block3a119.PORTAADDR6
address_a[6] => ram_block3a120.PORTAADDR6
address_a[6] => ram_block3a121.PORTAADDR6
address_a[6] => ram_block3a122.PORTAADDR6
address_a[6] => ram_block3a123.PORTAADDR6
address_a[6] => ram_block3a124.PORTAADDR6
address_a[6] => ram_block3a125.PORTAADDR6
address_a[6] => ram_block3a126.PORTAADDR6
address_a[6] => ram_block3a127.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[7] => ram_block3a60.PORTAADDR7
address_a[7] => ram_block3a61.PORTAADDR7
address_a[7] => ram_block3a62.PORTAADDR7
address_a[7] => ram_block3a63.PORTAADDR7
address_a[7] => ram_block3a64.PORTAADDR7
address_a[7] => ram_block3a65.PORTAADDR7
address_a[7] => ram_block3a66.PORTAADDR7
address_a[7] => ram_block3a67.PORTAADDR7
address_a[7] => ram_block3a68.PORTAADDR7
address_a[7] => ram_block3a69.PORTAADDR7
address_a[7] => ram_block3a70.PORTAADDR7
address_a[7] => ram_block3a71.PORTAADDR7
address_a[7] => ram_block3a72.PORTAADDR7
address_a[7] => ram_block3a73.PORTAADDR7
address_a[7] => ram_block3a74.PORTAADDR7
address_a[7] => ram_block3a75.PORTAADDR7
address_a[7] => ram_block3a76.PORTAADDR7
address_a[7] => ram_block3a77.PORTAADDR7
address_a[7] => ram_block3a78.PORTAADDR7
address_a[7] => ram_block3a79.PORTAADDR7
address_a[7] => ram_block3a80.PORTAADDR7
address_a[7] => ram_block3a81.PORTAADDR7
address_a[7] => ram_block3a82.PORTAADDR7
address_a[7] => ram_block3a83.PORTAADDR7
address_a[7] => ram_block3a84.PORTAADDR7
address_a[7] => ram_block3a85.PORTAADDR7
address_a[7] => ram_block3a86.PORTAADDR7
address_a[7] => ram_block3a87.PORTAADDR7
address_a[7] => ram_block3a88.PORTAADDR7
address_a[7] => ram_block3a89.PORTAADDR7
address_a[7] => ram_block3a90.PORTAADDR7
address_a[7] => ram_block3a91.PORTAADDR7
address_a[7] => ram_block3a92.PORTAADDR7
address_a[7] => ram_block3a93.PORTAADDR7
address_a[7] => ram_block3a94.PORTAADDR7
address_a[7] => ram_block3a95.PORTAADDR7
address_a[7] => ram_block3a96.PORTAADDR7
address_a[7] => ram_block3a97.PORTAADDR7
address_a[7] => ram_block3a98.PORTAADDR7
address_a[7] => ram_block3a99.PORTAADDR7
address_a[7] => ram_block3a100.PORTAADDR7
address_a[7] => ram_block3a101.PORTAADDR7
address_a[7] => ram_block3a102.PORTAADDR7
address_a[7] => ram_block3a103.PORTAADDR7
address_a[7] => ram_block3a104.PORTAADDR7
address_a[7] => ram_block3a105.PORTAADDR7
address_a[7] => ram_block3a106.PORTAADDR7
address_a[7] => ram_block3a107.PORTAADDR7
address_a[7] => ram_block3a108.PORTAADDR7
address_a[7] => ram_block3a109.PORTAADDR7
address_a[7] => ram_block3a110.PORTAADDR7
address_a[7] => ram_block3a111.PORTAADDR7
address_a[7] => ram_block3a112.PORTAADDR7
address_a[7] => ram_block3a113.PORTAADDR7
address_a[7] => ram_block3a114.PORTAADDR7
address_a[7] => ram_block3a115.PORTAADDR7
address_a[7] => ram_block3a116.PORTAADDR7
address_a[7] => ram_block3a117.PORTAADDR7
address_a[7] => ram_block3a118.PORTAADDR7
address_a[7] => ram_block3a119.PORTAADDR7
address_a[7] => ram_block3a120.PORTAADDR7
address_a[7] => ram_block3a121.PORTAADDR7
address_a[7] => ram_block3a122.PORTAADDR7
address_a[7] => ram_block3a123.PORTAADDR7
address_a[7] => ram_block3a124.PORTAADDR7
address_a[7] => ram_block3a125.PORTAADDR7
address_a[7] => ram_block3a126.PORTAADDR7
address_a[7] => ram_block3a127.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[0] => ram_block3a64.PORTBADDR
address_b[0] => ram_block3a65.PORTBADDR
address_b[0] => ram_block3a66.PORTBADDR
address_b[0] => ram_block3a67.PORTBADDR
address_b[0] => ram_block3a68.PORTBADDR
address_b[0] => ram_block3a69.PORTBADDR
address_b[0] => ram_block3a70.PORTBADDR
address_b[0] => ram_block3a71.PORTBADDR
address_b[0] => ram_block3a72.PORTBADDR
address_b[0] => ram_block3a73.PORTBADDR
address_b[0] => ram_block3a74.PORTBADDR
address_b[0] => ram_block3a75.PORTBADDR
address_b[0] => ram_block3a76.PORTBADDR
address_b[0] => ram_block3a77.PORTBADDR
address_b[0] => ram_block3a78.PORTBADDR
address_b[0] => ram_block3a79.PORTBADDR
address_b[0] => ram_block3a80.PORTBADDR
address_b[0] => ram_block3a81.PORTBADDR
address_b[0] => ram_block3a82.PORTBADDR
address_b[0] => ram_block3a83.PORTBADDR
address_b[0] => ram_block3a84.PORTBADDR
address_b[0] => ram_block3a85.PORTBADDR
address_b[0] => ram_block3a86.PORTBADDR
address_b[0] => ram_block3a87.PORTBADDR
address_b[0] => ram_block3a88.PORTBADDR
address_b[0] => ram_block3a89.PORTBADDR
address_b[0] => ram_block3a90.PORTBADDR
address_b[0] => ram_block3a91.PORTBADDR
address_b[0] => ram_block3a92.PORTBADDR
address_b[0] => ram_block3a93.PORTBADDR
address_b[0] => ram_block3a94.PORTBADDR
address_b[0] => ram_block3a95.PORTBADDR
address_b[0] => ram_block3a96.PORTBADDR
address_b[0] => ram_block3a97.PORTBADDR
address_b[0] => ram_block3a98.PORTBADDR
address_b[0] => ram_block3a99.PORTBADDR
address_b[0] => ram_block3a100.PORTBADDR
address_b[0] => ram_block3a101.PORTBADDR
address_b[0] => ram_block3a102.PORTBADDR
address_b[0] => ram_block3a103.PORTBADDR
address_b[0] => ram_block3a104.PORTBADDR
address_b[0] => ram_block3a105.PORTBADDR
address_b[0] => ram_block3a106.PORTBADDR
address_b[0] => ram_block3a107.PORTBADDR
address_b[0] => ram_block3a108.PORTBADDR
address_b[0] => ram_block3a109.PORTBADDR
address_b[0] => ram_block3a110.PORTBADDR
address_b[0] => ram_block3a111.PORTBADDR
address_b[0] => ram_block3a112.PORTBADDR
address_b[0] => ram_block3a113.PORTBADDR
address_b[0] => ram_block3a114.PORTBADDR
address_b[0] => ram_block3a115.PORTBADDR
address_b[0] => ram_block3a116.PORTBADDR
address_b[0] => ram_block3a117.PORTBADDR
address_b[0] => ram_block3a118.PORTBADDR
address_b[0] => ram_block3a119.PORTBADDR
address_b[0] => ram_block3a120.PORTBADDR
address_b[0] => ram_block3a121.PORTBADDR
address_b[0] => ram_block3a122.PORTBADDR
address_b[0] => ram_block3a123.PORTBADDR
address_b[0] => ram_block3a124.PORTBADDR
address_b[0] => ram_block3a125.PORTBADDR
address_b[0] => ram_block3a126.PORTBADDR
address_b[0] => ram_block3a127.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[1] => ram_block3a64.PORTBADDR1
address_b[1] => ram_block3a65.PORTBADDR1
address_b[1] => ram_block3a66.PORTBADDR1
address_b[1] => ram_block3a67.PORTBADDR1
address_b[1] => ram_block3a68.PORTBADDR1
address_b[1] => ram_block3a69.PORTBADDR1
address_b[1] => ram_block3a70.PORTBADDR1
address_b[1] => ram_block3a71.PORTBADDR1
address_b[1] => ram_block3a72.PORTBADDR1
address_b[1] => ram_block3a73.PORTBADDR1
address_b[1] => ram_block3a74.PORTBADDR1
address_b[1] => ram_block3a75.PORTBADDR1
address_b[1] => ram_block3a76.PORTBADDR1
address_b[1] => ram_block3a77.PORTBADDR1
address_b[1] => ram_block3a78.PORTBADDR1
address_b[1] => ram_block3a79.PORTBADDR1
address_b[1] => ram_block3a80.PORTBADDR1
address_b[1] => ram_block3a81.PORTBADDR1
address_b[1] => ram_block3a82.PORTBADDR1
address_b[1] => ram_block3a83.PORTBADDR1
address_b[1] => ram_block3a84.PORTBADDR1
address_b[1] => ram_block3a85.PORTBADDR1
address_b[1] => ram_block3a86.PORTBADDR1
address_b[1] => ram_block3a87.PORTBADDR1
address_b[1] => ram_block3a88.PORTBADDR1
address_b[1] => ram_block3a89.PORTBADDR1
address_b[1] => ram_block3a90.PORTBADDR1
address_b[1] => ram_block3a91.PORTBADDR1
address_b[1] => ram_block3a92.PORTBADDR1
address_b[1] => ram_block3a93.PORTBADDR1
address_b[1] => ram_block3a94.PORTBADDR1
address_b[1] => ram_block3a95.PORTBADDR1
address_b[1] => ram_block3a96.PORTBADDR1
address_b[1] => ram_block3a97.PORTBADDR1
address_b[1] => ram_block3a98.PORTBADDR1
address_b[1] => ram_block3a99.PORTBADDR1
address_b[1] => ram_block3a100.PORTBADDR1
address_b[1] => ram_block3a101.PORTBADDR1
address_b[1] => ram_block3a102.PORTBADDR1
address_b[1] => ram_block3a103.PORTBADDR1
address_b[1] => ram_block3a104.PORTBADDR1
address_b[1] => ram_block3a105.PORTBADDR1
address_b[1] => ram_block3a106.PORTBADDR1
address_b[1] => ram_block3a107.PORTBADDR1
address_b[1] => ram_block3a108.PORTBADDR1
address_b[1] => ram_block3a109.PORTBADDR1
address_b[1] => ram_block3a110.PORTBADDR1
address_b[1] => ram_block3a111.PORTBADDR1
address_b[1] => ram_block3a112.PORTBADDR1
address_b[1] => ram_block3a113.PORTBADDR1
address_b[1] => ram_block3a114.PORTBADDR1
address_b[1] => ram_block3a115.PORTBADDR1
address_b[1] => ram_block3a116.PORTBADDR1
address_b[1] => ram_block3a117.PORTBADDR1
address_b[1] => ram_block3a118.PORTBADDR1
address_b[1] => ram_block3a119.PORTBADDR1
address_b[1] => ram_block3a120.PORTBADDR1
address_b[1] => ram_block3a121.PORTBADDR1
address_b[1] => ram_block3a122.PORTBADDR1
address_b[1] => ram_block3a123.PORTBADDR1
address_b[1] => ram_block3a124.PORTBADDR1
address_b[1] => ram_block3a125.PORTBADDR1
address_b[1] => ram_block3a126.PORTBADDR1
address_b[1] => ram_block3a127.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[2] => ram_block3a64.PORTBADDR2
address_b[2] => ram_block3a65.PORTBADDR2
address_b[2] => ram_block3a66.PORTBADDR2
address_b[2] => ram_block3a67.PORTBADDR2
address_b[2] => ram_block3a68.PORTBADDR2
address_b[2] => ram_block3a69.PORTBADDR2
address_b[2] => ram_block3a70.PORTBADDR2
address_b[2] => ram_block3a71.PORTBADDR2
address_b[2] => ram_block3a72.PORTBADDR2
address_b[2] => ram_block3a73.PORTBADDR2
address_b[2] => ram_block3a74.PORTBADDR2
address_b[2] => ram_block3a75.PORTBADDR2
address_b[2] => ram_block3a76.PORTBADDR2
address_b[2] => ram_block3a77.PORTBADDR2
address_b[2] => ram_block3a78.PORTBADDR2
address_b[2] => ram_block3a79.PORTBADDR2
address_b[2] => ram_block3a80.PORTBADDR2
address_b[2] => ram_block3a81.PORTBADDR2
address_b[2] => ram_block3a82.PORTBADDR2
address_b[2] => ram_block3a83.PORTBADDR2
address_b[2] => ram_block3a84.PORTBADDR2
address_b[2] => ram_block3a85.PORTBADDR2
address_b[2] => ram_block3a86.PORTBADDR2
address_b[2] => ram_block3a87.PORTBADDR2
address_b[2] => ram_block3a88.PORTBADDR2
address_b[2] => ram_block3a89.PORTBADDR2
address_b[2] => ram_block3a90.PORTBADDR2
address_b[2] => ram_block3a91.PORTBADDR2
address_b[2] => ram_block3a92.PORTBADDR2
address_b[2] => ram_block3a93.PORTBADDR2
address_b[2] => ram_block3a94.PORTBADDR2
address_b[2] => ram_block3a95.PORTBADDR2
address_b[2] => ram_block3a96.PORTBADDR2
address_b[2] => ram_block3a97.PORTBADDR2
address_b[2] => ram_block3a98.PORTBADDR2
address_b[2] => ram_block3a99.PORTBADDR2
address_b[2] => ram_block3a100.PORTBADDR2
address_b[2] => ram_block3a101.PORTBADDR2
address_b[2] => ram_block3a102.PORTBADDR2
address_b[2] => ram_block3a103.PORTBADDR2
address_b[2] => ram_block3a104.PORTBADDR2
address_b[2] => ram_block3a105.PORTBADDR2
address_b[2] => ram_block3a106.PORTBADDR2
address_b[2] => ram_block3a107.PORTBADDR2
address_b[2] => ram_block3a108.PORTBADDR2
address_b[2] => ram_block3a109.PORTBADDR2
address_b[2] => ram_block3a110.PORTBADDR2
address_b[2] => ram_block3a111.PORTBADDR2
address_b[2] => ram_block3a112.PORTBADDR2
address_b[2] => ram_block3a113.PORTBADDR2
address_b[2] => ram_block3a114.PORTBADDR2
address_b[2] => ram_block3a115.PORTBADDR2
address_b[2] => ram_block3a116.PORTBADDR2
address_b[2] => ram_block3a117.PORTBADDR2
address_b[2] => ram_block3a118.PORTBADDR2
address_b[2] => ram_block3a119.PORTBADDR2
address_b[2] => ram_block3a120.PORTBADDR2
address_b[2] => ram_block3a121.PORTBADDR2
address_b[2] => ram_block3a122.PORTBADDR2
address_b[2] => ram_block3a123.PORTBADDR2
address_b[2] => ram_block3a124.PORTBADDR2
address_b[2] => ram_block3a125.PORTBADDR2
address_b[2] => ram_block3a126.PORTBADDR2
address_b[2] => ram_block3a127.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[3] => ram_block3a64.PORTBADDR3
address_b[3] => ram_block3a65.PORTBADDR3
address_b[3] => ram_block3a66.PORTBADDR3
address_b[3] => ram_block3a67.PORTBADDR3
address_b[3] => ram_block3a68.PORTBADDR3
address_b[3] => ram_block3a69.PORTBADDR3
address_b[3] => ram_block3a70.PORTBADDR3
address_b[3] => ram_block3a71.PORTBADDR3
address_b[3] => ram_block3a72.PORTBADDR3
address_b[3] => ram_block3a73.PORTBADDR3
address_b[3] => ram_block3a74.PORTBADDR3
address_b[3] => ram_block3a75.PORTBADDR3
address_b[3] => ram_block3a76.PORTBADDR3
address_b[3] => ram_block3a77.PORTBADDR3
address_b[3] => ram_block3a78.PORTBADDR3
address_b[3] => ram_block3a79.PORTBADDR3
address_b[3] => ram_block3a80.PORTBADDR3
address_b[3] => ram_block3a81.PORTBADDR3
address_b[3] => ram_block3a82.PORTBADDR3
address_b[3] => ram_block3a83.PORTBADDR3
address_b[3] => ram_block3a84.PORTBADDR3
address_b[3] => ram_block3a85.PORTBADDR3
address_b[3] => ram_block3a86.PORTBADDR3
address_b[3] => ram_block3a87.PORTBADDR3
address_b[3] => ram_block3a88.PORTBADDR3
address_b[3] => ram_block3a89.PORTBADDR3
address_b[3] => ram_block3a90.PORTBADDR3
address_b[3] => ram_block3a91.PORTBADDR3
address_b[3] => ram_block3a92.PORTBADDR3
address_b[3] => ram_block3a93.PORTBADDR3
address_b[3] => ram_block3a94.PORTBADDR3
address_b[3] => ram_block3a95.PORTBADDR3
address_b[3] => ram_block3a96.PORTBADDR3
address_b[3] => ram_block3a97.PORTBADDR3
address_b[3] => ram_block3a98.PORTBADDR3
address_b[3] => ram_block3a99.PORTBADDR3
address_b[3] => ram_block3a100.PORTBADDR3
address_b[3] => ram_block3a101.PORTBADDR3
address_b[3] => ram_block3a102.PORTBADDR3
address_b[3] => ram_block3a103.PORTBADDR3
address_b[3] => ram_block3a104.PORTBADDR3
address_b[3] => ram_block3a105.PORTBADDR3
address_b[3] => ram_block3a106.PORTBADDR3
address_b[3] => ram_block3a107.PORTBADDR3
address_b[3] => ram_block3a108.PORTBADDR3
address_b[3] => ram_block3a109.PORTBADDR3
address_b[3] => ram_block3a110.PORTBADDR3
address_b[3] => ram_block3a111.PORTBADDR3
address_b[3] => ram_block3a112.PORTBADDR3
address_b[3] => ram_block3a113.PORTBADDR3
address_b[3] => ram_block3a114.PORTBADDR3
address_b[3] => ram_block3a115.PORTBADDR3
address_b[3] => ram_block3a116.PORTBADDR3
address_b[3] => ram_block3a117.PORTBADDR3
address_b[3] => ram_block3a118.PORTBADDR3
address_b[3] => ram_block3a119.PORTBADDR3
address_b[3] => ram_block3a120.PORTBADDR3
address_b[3] => ram_block3a121.PORTBADDR3
address_b[3] => ram_block3a122.PORTBADDR3
address_b[3] => ram_block3a123.PORTBADDR3
address_b[3] => ram_block3a124.PORTBADDR3
address_b[3] => ram_block3a125.PORTBADDR3
address_b[3] => ram_block3a126.PORTBADDR3
address_b[3] => ram_block3a127.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
address_b[4] => ram_block3a64.PORTBADDR4
address_b[4] => ram_block3a65.PORTBADDR4
address_b[4] => ram_block3a66.PORTBADDR4
address_b[4] => ram_block3a67.PORTBADDR4
address_b[4] => ram_block3a68.PORTBADDR4
address_b[4] => ram_block3a69.PORTBADDR4
address_b[4] => ram_block3a70.PORTBADDR4
address_b[4] => ram_block3a71.PORTBADDR4
address_b[4] => ram_block3a72.PORTBADDR4
address_b[4] => ram_block3a73.PORTBADDR4
address_b[4] => ram_block3a74.PORTBADDR4
address_b[4] => ram_block3a75.PORTBADDR4
address_b[4] => ram_block3a76.PORTBADDR4
address_b[4] => ram_block3a77.PORTBADDR4
address_b[4] => ram_block3a78.PORTBADDR4
address_b[4] => ram_block3a79.PORTBADDR4
address_b[4] => ram_block3a80.PORTBADDR4
address_b[4] => ram_block3a81.PORTBADDR4
address_b[4] => ram_block3a82.PORTBADDR4
address_b[4] => ram_block3a83.PORTBADDR4
address_b[4] => ram_block3a84.PORTBADDR4
address_b[4] => ram_block3a85.PORTBADDR4
address_b[4] => ram_block3a86.PORTBADDR4
address_b[4] => ram_block3a87.PORTBADDR4
address_b[4] => ram_block3a88.PORTBADDR4
address_b[4] => ram_block3a89.PORTBADDR4
address_b[4] => ram_block3a90.PORTBADDR4
address_b[4] => ram_block3a91.PORTBADDR4
address_b[4] => ram_block3a92.PORTBADDR4
address_b[4] => ram_block3a93.PORTBADDR4
address_b[4] => ram_block3a94.PORTBADDR4
address_b[4] => ram_block3a95.PORTBADDR4
address_b[4] => ram_block3a96.PORTBADDR4
address_b[4] => ram_block3a97.PORTBADDR4
address_b[4] => ram_block3a98.PORTBADDR4
address_b[4] => ram_block3a99.PORTBADDR4
address_b[4] => ram_block3a100.PORTBADDR4
address_b[4] => ram_block3a101.PORTBADDR4
address_b[4] => ram_block3a102.PORTBADDR4
address_b[4] => ram_block3a103.PORTBADDR4
address_b[4] => ram_block3a104.PORTBADDR4
address_b[4] => ram_block3a105.PORTBADDR4
address_b[4] => ram_block3a106.PORTBADDR4
address_b[4] => ram_block3a107.PORTBADDR4
address_b[4] => ram_block3a108.PORTBADDR4
address_b[4] => ram_block3a109.PORTBADDR4
address_b[4] => ram_block3a110.PORTBADDR4
address_b[4] => ram_block3a111.PORTBADDR4
address_b[4] => ram_block3a112.PORTBADDR4
address_b[4] => ram_block3a113.PORTBADDR4
address_b[4] => ram_block3a114.PORTBADDR4
address_b[4] => ram_block3a115.PORTBADDR4
address_b[4] => ram_block3a116.PORTBADDR4
address_b[4] => ram_block3a117.PORTBADDR4
address_b[4] => ram_block3a118.PORTBADDR4
address_b[4] => ram_block3a119.PORTBADDR4
address_b[4] => ram_block3a120.PORTBADDR4
address_b[4] => ram_block3a121.PORTBADDR4
address_b[4] => ram_block3a122.PORTBADDR4
address_b[4] => ram_block3a123.PORTBADDR4
address_b[4] => ram_block3a124.PORTBADDR4
address_b[4] => ram_block3a125.PORTBADDR4
address_b[4] => ram_block3a126.PORTBADDR4
address_b[4] => ram_block3a127.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[5] => ram_block3a60.PORTBADDR5
address_b[5] => ram_block3a61.PORTBADDR5
address_b[5] => ram_block3a62.PORTBADDR5
address_b[5] => ram_block3a63.PORTBADDR5
address_b[5] => ram_block3a64.PORTBADDR5
address_b[5] => ram_block3a65.PORTBADDR5
address_b[5] => ram_block3a66.PORTBADDR5
address_b[5] => ram_block3a67.PORTBADDR5
address_b[5] => ram_block3a68.PORTBADDR5
address_b[5] => ram_block3a69.PORTBADDR5
address_b[5] => ram_block3a70.PORTBADDR5
address_b[5] => ram_block3a71.PORTBADDR5
address_b[5] => ram_block3a72.PORTBADDR5
address_b[5] => ram_block3a73.PORTBADDR5
address_b[5] => ram_block3a74.PORTBADDR5
address_b[5] => ram_block3a75.PORTBADDR5
address_b[5] => ram_block3a76.PORTBADDR5
address_b[5] => ram_block3a77.PORTBADDR5
address_b[5] => ram_block3a78.PORTBADDR5
address_b[5] => ram_block3a79.PORTBADDR5
address_b[5] => ram_block3a80.PORTBADDR5
address_b[5] => ram_block3a81.PORTBADDR5
address_b[5] => ram_block3a82.PORTBADDR5
address_b[5] => ram_block3a83.PORTBADDR5
address_b[5] => ram_block3a84.PORTBADDR5
address_b[5] => ram_block3a85.PORTBADDR5
address_b[5] => ram_block3a86.PORTBADDR5
address_b[5] => ram_block3a87.PORTBADDR5
address_b[5] => ram_block3a88.PORTBADDR5
address_b[5] => ram_block3a89.PORTBADDR5
address_b[5] => ram_block3a90.PORTBADDR5
address_b[5] => ram_block3a91.PORTBADDR5
address_b[5] => ram_block3a92.PORTBADDR5
address_b[5] => ram_block3a93.PORTBADDR5
address_b[5] => ram_block3a94.PORTBADDR5
address_b[5] => ram_block3a95.PORTBADDR5
address_b[5] => ram_block3a96.PORTBADDR5
address_b[5] => ram_block3a97.PORTBADDR5
address_b[5] => ram_block3a98.PORTBADDR5
address_b[5] => ram_block3a99.PORTBADDR5
address_b[5] => ram_block3a100.PORTBADDR5
address_b[5] => ram_block3a101.PORTBADDR5
address_b[5] => ram_block3a102.PORTBADDR5
address_b[5] => ram_block3a103.PORTBADDR5
address_b[5] => ram_block3a104.PORTBADDR5
address_b[5] => ram_block3a105.PORTBADDR5
address_b[5] => ram_block3a106.PORTBADDR5
address_b[5] => ram_block3a107.PORTBADDR5
address_b[5] => ram_block3a108.PORTBADDR5
address_b[5] => ram_block3a109.PORTBADDR5
address_b[5] => ram_block3a110.PORTBADDR5
address_b[5] => ram_block3a111.PORTBADDR5
address_b[5] => ram_block3a112.PORTBADDR5
address_b[5] => ram_block3a113.PORTBADDR5
address_b[5] => ram_block3a114.PORTBADDR5
address_b[5] => ram_block3a115.PORTBADDR5
address_b[5] => ram_block3a116.PORTBADDR5
address_b[5] => ram_block3a117.PORTBADDR5
address_b[5] => ram_block3a118.PORTBADDR5
address_b[5] => ram_block3a119.PORTBADDR5
address_b[5] => ram_block3a120.PORTBADDR5
address_b[5] => ram_block3a121.PORTBADDR5
address_b[5] => ram_block3a122.PORTBADDR5
address_b[5] => ram_block3a123.PORTBADDR5
address_b[5] => ram_block3a124.PORTBADDR5
address_b[5] => ram_block3a125.PORTBADDR5
address_b[5] => ram_block3a126.PORTBADDR5
address_b[5] => ram_block3a127.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[6] => ram_block3a60.PORTBADDR6
address_b[6] => ram_block3a61.PORTBADDR6
address_b[6] => ram_block3a62.PORTBADDR6
address_b[6] => ram_block3a63.PORTBADDR6
address_b[6] => ram_block3a64.PORTBADDR6
address_b[6] => ram_block3a65.PORTBADDR6
address_b[6] => ram_block3a66.PORTBADDR6
address_b[6] => ram_block3a67.PORTBADDR6
address_b[6] => ram_block3a68.PORTBADDR6
address_b[6] => ram_block3a69.PORTBADDR6
address_b[6] => ram_block3a70.PORTBADDR6
address_b[6] => ram_block3a71.PORTBADDR6
address_b[6] => ram_block3a72.PORTBADDR6
address_b[6] => ram_block3a73.PORTBADDR6
address_b[6] => ram_block3a74.PORTBADDR6
address_b[6] => ram_block3a75.PORTBADDR6
address_b[6] => ram_block3a76.PORTBADDR6
address_b[6] => ram_block3a77.PORTBADDR6
address_b[6] => ram_block3a78.PORTBADDR6
address_b[6] => ram_block3a79.PORTBADDR6
address_b[6] => ram_block3a80.PORTBADDR6
address_b[6] => ram_block3a81.PORTBADDR6
address_b[6] => ram_block3a82.PORTBADDR6
address_b[6] => ram_block3a83.PORTBADDR6
address_b[6] => ram_block3a84.PORTBADDR6
address_b[6] => ram_block3a85.PORTBADDR6
address_b[6] => ram_block3a86.PORTBADDR6
address_b[6] => ram_block3a87.PORTBADDR6
address_b[6] => ram_block3a88.PORTBADDR6
address_b[6] => ram_block3a89.PORTBADDR6
address_b[6] => ram_block3a90.PORTBADDR6
address_b[6] => ram_block3a91.PORTBADDR6
address_b[6] => ram_block3a92.PORTBADDR6
address_b[6] => ram_block3a93.PORTBADDR6
address_b[6] => ram_block3a94.PORTBADDR6
address_b[6] => ram_block3a95.PORTBADDR6
address_b[6] => ram_block3a96.PORTBADDR6
address_b[6] => ram_block3a97.PORTBADDR6
address_b[6] => ram_block3a98.PORTBADDR6
address_b[6] => ram_block3a99.PORTBADDR6
address_b[6] => ram_block3a100.PORTBADDR6
address_b[6] => ram_block3a101.PORTBADDR6
address_b[6] => ram_block3a102.PORTBADDR6
address_b[6] => ram_block3a103.PORTBADDR6
address_b[6] => ram_block3a104.PORTBADDR6
address_b[6] => ram_block3a105.PORTBADDR6
address_b[6] => ram_block3a106.PORTBADDR6
address_b[6] => ram_block3a107.PORTBADDR6
address_b[6] => ram_block3a108.PORTBADDR6
address_b[6] => ram_block3a109.PORTBADDR6
address_b[6] => ram_block3a110.PORTBADDR6
address_b[6] => ram_block3a111.PORTBADDR6
address_b[6] => ram_block3a112.PORTBADDR6
address_b[6] => ram_block3a113.PORTBADDR6
address_b[6] => ram_block3a114.PORTBADDR6
address_b[6] => ram_block3a115.PORTBADDR6
address_b[6] => ram_block3a116.PORTBADDR6
address_b[6] => ram_block3a117.PORTBADDR6
address_b[6] => ram_block3a118.PORTBADDR6
address_b[6] => ram_block3a119.PORTBADDR6
address_b[6] => ram_block3a120.PORTBADDR6
address_b[6] => ram_block3a121.PORTBADDR6
address_b[6] => ram_block3a122.PORTBADDR6
address_b[6] => ram_block3a123.PORTBADDR6
address_b[6] => ram_block3a124.PORTBADDR6
address_b[6] => ram_block3a125.PORTBADDR6
address_b[6] => ram_block3a126.PORTBADDR6
address_b[6] => ram_block3a127.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[7] => ram_block3a60.PORTBADDR7
address_b[7] => ram_block3a61.PORTBADDR7
address_b[7] => ram_block3a62.PORTBADDR7
address_b[7] => ram_block3a63.PORTBADDR7
address_b[7] => ram_block3a64.PORTBADDR7
address_b[7] => ram_block3a65.PORTBADDR7
address_b[7] => ram_block3a66.PORTBADDR7
address_b[7] => ram_block3a67.PORTBADDR7
address_b[7] => ram_block3a68.PORTBADDR7
address_b[7] => ram_block3a69.PORTBADDR7
address_b[7] => ram_block3a70.PORTBADDR7
address_b[7] => ram_block3a71.PORTBADDR7
address_b[7] => ram_block3a72.PORTBADDR7
address_b[7] => ram_block3a73.PORTBADDR7
address_b[7] => ram_block3a74.PORTBADDR7
address_b[7] => ram_block3a75.PORTBADDR7
address_b[7] => ram_block3a76.PORTBADDR7
address_b[7] => ram_block3a77.PORTBADDR7
address_b[7] => ram_block3a78.PORTBADDR7
address_b[7] => ram_block3a79.PORTBADDR7
address_b[7] => ram_block3a80.PORTBADDR7
address_b[7] => ram_block3a81.PORTBADDR7
address_b[7] => ram_block3a82.PORTBADDR7
address_b[7] => ram_block3a83.PORTBADDR7
address_b[7] => ram_block3a84.PORTBADDR7
address_b[7] => ram_block3a85.PORTBADDR7
address_b[7] => ram_block3a86.PORTBADDR7
address_b[7] => ram_block3a87.PORTBADDR7
address_b[7] => ram_block3a88.PORTBADDR7
address_b[7] => ram_block3a89.PORTBADDR7
address_b[7] => ram_block3a90.PORTBADDR7
address_b[7] => ram_block3a91.PORTBADDR7
address_b[7] => ram_block3a92.PORTBADDR7
address_b[7] => ram_block3a93.PORTBADDR7
address_b[7] => ram_block3a94.PORTBADDR7
address_b[7] => ram_block3a95.PORTBADDR7
address_b[7] => ram_block3a96.PORTBADDR7
address_b[7] => ram_block3a97.PORTBADDR7
address_b[7] => ram_block3a98.PORTBADDR7
address_b[7] => ram_block3a99.PORTBADDR7
address_b[7] => ram_block3a100.PORTBADDR7
address_b[7] => ram_block3a101.PORTBADDR7
address_b[7] => ram_block3a102.PORTBADDR7
address_b[7] => ram_block3a103.PORTBADDR7
address_b[7] => ram_block3a104.PORTBADDR7
address_b[7] => ram_block3a105.PORTBADDR7
address_b[7] => ram_block3a106.PORTBADDR7
address_b[7] => ram_block3a107.PORTBADDR7
address_b[7] => ram_block3a108.PORTBADDR7
address_b[7] => ram_block3a109.PORTBADDR7
address_b[7] => ram_block3a110.PORTBADDR7
address_b[7] => ram_block3a111.PORTBADDR7
address_b[7] => ram_block3a112.PORTBADDR7
address_b[7] => ram_block3a113.PORTBADDR7
address_b[7] => ram_block3a114.PORTBADDR7
address_b[7] => ram_block3a115.PORTBADDR7
address_b[7] => ram_block3a116.PORTBADDR7
address_b[7] => ram_block3a117.PORTBADDR7
address_b[7] => ram_block3a118.PORTBADDR7
address_b[7] => ram_block3a119.PORTBADDR7
address_b[7] => ram_block3a120.PORTBADDR7
address_b[7] => ram_block3a121.PORTBADDR7
address_b[7] => ram_block3a122.PORTBADDR7
address_b[7] => ram_block3a123.PORTBADDR7
address_b[7] => ram_block3a124.PORTBADDR7
address_b[7] => ram_block3a125.PORTBADDR7
address_b[7] => ram_block3a126.PORTBADDR7
address_b[7] => ram_block3a127.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock0 => ram_block3a64.CLK0
clock0 => ram_block3a65.CLK0
clock0 => ram_block3a66.CLK0
clock0 => ram_block3a67.CLK0
clock0 => ram_block3a68.CLK0
clock0 => ram_block3a69.CLK0
clock0 => ram_block3a70.CLK0
clock0 => ram_block3a71.CLK0
clock0 => ram_block3a72.CLK0
clock0 => ram_block3a73.CLK0
clock0 => ram_block3a74.CLK0
clock0 => ram_block3a75.CLK0
clock0 => ram_block3a76.CLK0
clock0 => ram_block3a77.CLK0
clock0 => ram_block3a78.CLK0
clock0 => ram_block3a79.CLK0
clock0 => ram_block3a80.CLK0
clock0 => ram_block3a81.CLK0
clock0 => ram_block3a82.CLK0
clock0 => ram_block3a83.CLK0
clock0 => ram_block3a84.CLK0
clock0 => ram_block3a85.CLK0
clock0 => ram_block3a86.CLK0
clock0 => ram_block3a87.CLK0
clock0 => ram_block3a88.CLK0
clock0 => ram_block3a89.CLK0
clock0 => ram_block3a90.CLK0
clock0 => ram_block3a91.CLK0
clock0 => ram_block3a92.CLK0
clock0 => ram_block3a93.CLK0
clock0 => ram_block3a94.CLK0
clock0 => ram_block3a95.CLK0
clock0 => ram_block3a96.CLK0
clock0 => ram_block3a97.CLK0
clock0 => ram_block3a98.CLK0
clock0 => ram_block3a99.CLK0
clock0 => ram_block3a100.CLK0
clock0 => ram_block3a101.CLK0
clock0 => ram_block3a102.CLK0
clock0 => ram_block3a103.CLK0
clock0 => ram_block3a104.CLK0
clock0 => ram_block3a105.CLK0
clock0 => ram_block3a106.CLK0
clock0 => ram_block3a107.CLK0
clock0 => ram_block3a108.CLK0
clock0 => ram_block3a109.CLK0
clock0 => ram_block3a110.CLK0
clock0 => ram_block3a111.CLK0
clock0 => ram_block3a112.CLK0
clock0 => ram_block3a113.CLK0
clock0 => ram_block3a114.CLK0
clock0 => ram_block3a115.CLK0
clock0 => ram_block3a116.CLK0
clock0 => ram_block3a117.CLK0
clock0 => ram_block3a118.CLK0
clock0 => ram_block3a119.CLK0
clock0 => ram_block3a120.CLK0
clock0 => ram_block3a121.CLK0
clock0 => ram_block3a122.CLK0
clock0 => ram_block3a123.CLK0
clock0 => ram_block3a124.CLK0
clock0 => ram_block3a125.CLK0
clock0 => ram_block3a126.CLK0
clock0 => ram_block3a127.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
clock1 => ram_block3a64.CLK1
clock1 => ram_block3a65.CLK1
clock1 => ram_block3a66.CLK1
clock1 => ram_block3a67.CLK1
clock1 => ram_block3a68.CLK1
clock1 => ram_block3a69.CLK1
clock1 => ram_block3a70.CLK1
clock1 => ram_block3a71.CLK1
clock1 => ram_block3a72.CLK1
clock1 => ram_block3a73.CLK1
clock1 => ram_block3a74.CLK1
clock1 => ram_block3a75.CLK1
clock1 => ram_block3a76.CLK1
clock1 => ram_block3a77.CLK1
clock1 => ram_block3a78.CLK1
clock1 => ram_block3a79.CLK1
clock1 => ram_block3a80.CLK1
clock1 => ram_block3a81.CLK1
clock1 => ram_block3a82.CLK1
clock1 => ram_block3a83.CLK1
clock1 => ram_block3a84.CLK1
clock1 => ram_block3a85.CLK1
clock1 => ram_block3a86.CLK1
clock1 => ram_block3a87.CLK1
clock1 => ram_block3a88.CLK1
clock1 => ram_block3a89.CLK1
clock1 => ram_block3a90.CLK1
clock1 => ram_block3a91.CLK1
clock1 => ram_block3a92.CLK1
clock1 => ram_block3a93.CLK1
clock1 => ram_block3a94.CLK1
clock1 => ram_block3a95.CLK1
clock1 => ram_block3a96.CLK1
clock1 => ram_block3a97.CLK1
clock1 => ram_block3a98.CLK1
clock1 => ram_block3a99.CLK1
clock1 => ram_block3a100.CLK1
clock1 => ram_block3a101.CLK1
clock1 => ram_block3a102.CLK1
clock1 => ram_block3a103.CLK1
clock1 => ram_block3a104.CLK1
clock1 => ram_block3a105.CLK1
clock1 => ram_block3a106.CLK1
clock1 => ram_block3a107.CLK1
clock1 => ram_block3a108.CLK1
clock1 => ram_block3a109.CLK1
clock1 => ram_block3a110.CLK1
clock1 => ram_block3a111.CLK1
clock1 => ram_block3a112.CLK1
clock1 => ram_block3a113.CLK1
clock1 => ram_block3a114.CLK1
clock1 => ram_block3a115.CLK1
clock1 => ram_block3a116.CLK1
clock1 => ram_block3a117.CLK1
clock1 => ram_block3a118.CLK1
clock1 => ram_block3a119.CLK1
clock1 => ram_block3a120.CLK1
clock1 => ram_block3a121.CLK1
clock1 => ram_block3a122.CLK1
clock1 => ram_block3a123.CLK1
clock1 => ram_block3a124.CLK1
clock1 => ram_block3a125.CLK1
clock1 => ram_block3a126.CLK1
clock1 => ram_block3a127.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
data_b[32] => ram_block3a32.PORTBDATAIN
data_b[33] => ram_block3a33.PORTBDATAIN
data_b[34] => ram_block3a34.PORTBDATAIN
data_b[35] => ram_block3a35.PORTBDATAIN
data_b[36] => ram_block3a36.PORTBDATAIN
data_b[37] => ram_block3a37.PORTBDATAIN
data_b[38] => ram_block3a38.PORTBDATAIN
data_b[39] => ram_block3a39.PORTBDATAIN
data_b[40] => ram_block3a40.PORTBDATAIN
data_b[41] => ram_block3a41.PORTBDATAIN
data_b[42] => ram_block3a42.PORTBDATAIN
data_b[43] => ram_block3a43.PORTBDATAIN
data_b[44] => ram_block3a44.PORTBDATAIN
data_b[45] => ram_block3a45.PORTBDATAIN
data_b[46] => ram_block3a46.PORTBDATAIN
data_b[47] => ram_block3a47.PORTBDATAIN
data_b[48] => ram_block3a48.PORTBDATAIN
data_b[49] => ram_block3a49.PORTBDATAIN
data_b[50] => ram_block3a50.PORTBDATAIN
data_b[51] => ram_block3a51.PORTBDATAIN
data_b[52] => ram_block3a52.PORTBDATAIN
data_b[53] => ram_block3a53.PORTBDATAIN
data_b[54] => ram_block3a54.PORTBDATAIN
data_b[55] => ram_block3a55.PORTBDATAIN
data_b[56] => ram_block3a56.PORTBDATAIN
data_b[57] => ram_block3a57.PORTBDATAIN
data_b[58] => ram_block3a58.PORTBDATAIN
data_b[59] => ram_block3a59.PORTBDATAIN
data_b[60] => ram_block3a60.PORTBDATAIN
data_b[61] => ram_block3a61.PORTBDATAIN
data_b[62] => ram_block3a62.PORTBDATAIN
data_b[63] => ram_block3a63.PORTBDATAIN
data_b[64] => ram_block3a64.PORTBDATAIN
data_b[65] => ram_block3a65.PORTBDATAIN
data_b[66] => ram_block3a66.PORTBDATAIN
data_b[67] => ram_block3a67.PORTBDATAIN
data_b[68] => ram_block3a68.PORTBDATAIN
data_b[69] => ram_block3a69.PORTBDATAIN
data_b[70] => ram_block3a70.PORTBDATAIN
data_b[71] => ram_block3a71.PORTBDATAIN
data_b[72] => ram_block3a72.PORTBDATAIN
data_b[73] => ram_block3a73.PORTBDATAIN
data_b[74] => ram_block3a74.PORTBDATAIN
data_b[75] => ram_block3a75.PORTBDATAIN
data_b[76] => ram_block3a76.PORTBDATAIN
data_b[77] => ram_block3a77.PORTBDATAIN
data_b[78] => ram_block3a78.PORTBDATAIN
data_b[79] => ram_block3a79.PORTBDATAIN
data_b[80] => ram_block3a80.PORTBDATAIN
data_b[81] => ram_block3a81.PORTBDATAIN
data_b[82] => ram_block3a82.PORTBDATAIN
data_b[83] => ram_block3a83.PORTBDATAIN
data_b[84] => ram_block3a84.PORTBDATAIN
data_b[85] => ram_block3a85.PORTBDATAIN
data_b[86] => ram_block3a86.PORTBDATAIN
data_b[87] => ram_block3a87.PORTBDATAIN
data_b[88] => ram_block3a88.PORTBDATAIN
data_b[89] => ram_block3a89.PORTBDATAIN
data_b[90] => ram_block3a90.PORTBDATAIN
data_b[91] => ram_block3a91.PORTBDATAIN
data_b[92] => ram_block3a92.PORTBDATAIN
data_b[93] => ram_block3a93.PORTBDATAIN
data_b[94] => ram_block3a94.PORTBDATAIN
data_b[95] => ram_block3a95.PORTBDATAIN
data_b[96] => ram_block3a96.PORTBDATAIN
data_b[97] => ram_block3a97.PORTBDATAIN
data_b[98] => ram_block3a98.PORTBDATAIN
data_b[99] => ram_block3a99.PORTBDATAIN
data_b[100] => ram_block3a100.PORTBDATAIN
data_b[101] => ram_block3a101.PORTBDATAIN
data_b[102] => ram_block3a102.PORTBDATAIN
data_b[103] => ram_block3a103.PORTBDATAIN
data_b[104] => ram_block3a104.PORTBDATAIN
data_b[105] => ram_block3a105.PORTBDATAIN
data_b[106] => ram_block3a106.PORTBDATAIN
data_b[107] => ram_block3a107.PORTBDATAIN
data_b[108] => ram_block3a108.PORTBDATAIN
data_b[109] => ram_block3a109.PORTBDATAIN
data_b[110] => ram_block3a110.PORTBDATAIN
data_b[111] => ram_block3a111.PORTBDATAIN
data_b[112] => ram_block3a112.PORTBDATAIN
data_b[113] => ram_block3a113.PORTBDATAIN
data_b[114] => ram_block3a114.PORTBDATAIN
data_b[115] => ram_block3a115.PORTBDATAIN
data_b[116] => ram_block3a116.PORTBDATAIN
data_b[117] => ram_block3a117.PORTBDATAIN
data_b[118] => ram_block3a118.PORTBDATAIN
data_b[119] => ram_block3a119.PORTBDATAIN
data_b[120] => ram_block3a120.PORTBDATAIN
data_b[121] => ram_block3a121.PORTBDATAIN
data_b[122] => ram_block3a122.PORTBDATAIN
data_b[123] => ram_block3a123.PORTBDATAIN
data_b[124] => ram_block3a124.PORTBDATAIN
data_b[125] => ram_block3a125.PORTBDATAIN
data_b[126] => ram_block3a126.PORTBDATAIN
data_b[127] => ram_block3a127.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_a[32] <= ram_block3a32.PORTADATAOUT
q_a[33] <= ram_block3a33.PORTADATAOUT
q_a[34] <= ram_block3a34.PORTADATAOUT
q_a[35] <= ram_block3a35.PORTADATAOUT
q_a[36] <= ram_block3a36.PORTADATAOUT
q_a[37] <= ram_block3a37.PORTADATAOUT
q_a[38] <= ram_block3a38.PORTADATAOUT
q_a[39] <= ram_block3a39.PORTADATAOUT
q_a[40] <= ram_block3a40.PORTADATAOUT
q_a[41] <= ram_block3a41.PORTADATAOUT
q_a[42] <= ram_block3a42.PORTADATAOUT
q_a[43] <= ram_block3a43.PORTADATAOUT
q_a[44] <= ram_block3a44.PORTADATAOUT
q_a[45] <= ram_block3a45.PORTADATAOUT
q_a[46] <= ram_block3a46.PORTADATAOUT
q_a[47] <= ram_block3a47.PORTADATAOUT
q_a[48] <= ram_block3a48.PORTADATAOUT
q_a[49] <= ram_block3a49.PORTADATAOUT
q_a[50] <= ram_block3a50.PORTADATAOUT
q_a[51] <= ram_block3a51.PORTADATAOUT
q_a[52] <= ram_block3a52.PORTADATAOUT
q_a[53] <= ram_block3a53.PORTADATAOUT
q_a[54] <= ram_block3a54.PORTADATAOUT
q_a[55] <= ram_block3a55.PORTADATAOUT
q_a[56] <= ram_block3a56.PORTADATAOUT
q_a[57] <= ram_block3a57.PORTADATAOUT
q_a[58] <= ram_block3a58.PORTADATAOUT
q_a[59] <= ram_block3a59.PORTADATAOUT
q_a[60] <= ram_block3a60.PORTADATAOUT
q_a[61] <= ram_block3a61.PORTADATAOUT
q_a[62] <= ram_block3a62.PORTADATAOUT
q_a[63] <= ram_block3a63.PORTADATAOUT
q_a[64] <= ram_block3a64.PORTADATAOUT
q_a[65] <= ram_block3a65.PORTADATAOUT
q_a[66] <= ram_block3a66.PORTADATAOUT
q_a[67] <= ram_block3a67.PORTADATAOUT
q_a[68] <= ram_block3a68.PORTADATAOUT
q_a[69] <= ram_block3a69.PORTADATAOUT
q_a[70] <= ram_block3a70.PORTADATAOUT
q_a[71] <= ram_block3a71.PORTADATAOUT
q_a[72] <= ram_block3a72.PORTADATAOUT
q_a[73] <= ram_block3a73.PORTADATAOUT
q_a[74] <= ram_block3a74.PORTADATAOUT
q_a[75] <= ram_block3a75.PORTADATAOUT
q_a[76] <= ram_block3a76.PORTADATAOUT
q_a[77] <= ram_block3a77.PORTADATAOUT
q_a[78] <= ram_block3a78.PORTADATAOUT
q_a[79] <= ram_block3a79.PORTADATAOUT
q_a[80] <= ram_block3a80.PORTADATAOUT
q_a[81] <= ram_block3a81.PORTADATAOUT
q_a[82] <= ram_block3a82.PORTADATAOUT
q_a[83] <= ram_block3a83.PORTADATAOUT
q_a[84] <= ram_block3a84.PORTADATAOUT
q_a[85] <= ram_block3a85.PORTADATAOUT
q_a[86] <= ram_block3a86.PORTADATAOUT
q_a[87] <= ram_block3a87.PORTADATAOUT
q_a[88] <= ram_block3a88.PORTADATAOUT
q_a[89] <= ram_block3a89.PORTADATAOUT
q_a[90] <= ram_block3a90.PORTADATAOUT
q_a[91] <= ram_block3a91.PORTADATAOUT
q_a[92] <= ram_block3a92.PORTADATAOUT
q_a[93] <= ram_block3a93.PORTADATAOUT
q_a[94] <= ram_block3a94.PORTADATAOUT
q_a[95] <= ram_block3a95.PORTADATAOUT
q_a[96] <= ram_block3a96.PORTADATAOUT
q_a[97] <= ram_block3a97.PORTADATAOUT
q_a[98] <= ram_block3a98.PORTADATAOUT
q_a[99] <= ram_block3a99.PORTADATAOUT
q_a[100] <= ram_block3a100.PORTADATAOUT
q_a[101] <= ram_block3a101.PORTADATAOUT
q_a[102] <= ram_block3a102.PORTADATAOUT
q_a[103] <= ram_block3a103.PORTADATAOUT
q_a[104] <= ram_block3a104.PORTADATAOUT
q_a[105] <= ram_block3a105.PORTADATAOUT
q_a[106] <= ram_block3a106.PORTADATAOUT
q_a[107] <= ram_block3a107.PORTADATAOUT
q_a[108] <= ram_block3a108.PORTADATAOUT
q_a[109] <= ram_block3a109.PORTADATAOUT
q_a[110] <= ram_block3a110.PORTADATAOUT
q_a[111] <= ram_block3a111.PORTADATAOUT
q_a[112] <= ram_block3a112.PORTADATAOUT
q_a[113] <= ram_block3a113.PORTADATAOUT
q_a[114] <= ram_block3a114.PORTADATAOUT
q_a[115] <= ram_block3a115.PORTADATAOUT
q_a[116] <= ram_block3a116.PORTADATAOUT
q_a[117] <= ram_block3a117.PORTADATAOUT
q_a[118] <= ram_block3a118.PORTADATAOUT
q_a[119] <= ram_block3a119.PORTADATAOUT
q_a[120] <= ram_block3a120.PORTADATAOUT
q_a[121] <= ram_block3a121.PORTADATAOUT
q_a[122] <= ram_block3a122.PORTADATAOUT
q_a[123] <= ram_block3a123.PORTADATAOUT
q_a[124] <= ram_block3a124.PORTADATAOUT
q_a[125] <= ram_block3a125.PORTADATAOUT
q_a[126] <= ram_block3a126.PORTADATAOUT
q_a[127] <= ram_block3a127.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
q_b[32] <= ram_block3a32.PORTBDATAOUT
q_b[33] <= ram_block3a33.PORTBDATAOUT
q_b[34] <= ram_block3a34.PORTBDATAOUT
q_b[35] <= ram_block3a35.PORTBDATAOUT
q_b[36] <= ram_block3a36.PORTBDATAOUT
q_b[37] <= ram_block3a37.PORTBDATAOUT
q_b[38] <= ram_block3a38.PORTBDATAOUT
q_b[39] <= ram_block3a39.PORTBDATAOUT
q_b[40] <= ram_block3a40.PORTBDATAOUT
q_b[41] <= ram_block3a41.PORTBDATAOUT
q_b[42] <= ram_block3a42.PORTBDATAOUT
q_b[43] <= ram_block3a43.PORTBDATAOUT
q_b[44] <= ram_block3a44.PORTBDATAOUT
q_b[45] <= ram_block3a45.PORTBDATAOUT
q_b[46] <= ram_block3a46.PORTBDATAOUT
q_b[47] <= ram_block3a47.PORTBDATAOUT
q_b[48] <= ram_block3a48.PORTBDATAOUT
q_b[49] <= ram_block3a49.PORTBDATAOUT
q_b[50] <= ram_block3a50.PORTBDATAOUT
q_b[51] <= ram_block3a51.PORTBDATAOUT
q_b[52] <= ram_block3a52.PORTBDATAOUT
q_b[53] <= ram_block3a53.PORTBDATAOUT
q_b[54] <= ram_block3a54.PORTBDATAOUT
q_b[55] <= ram_block3a55.PORTBDATAOUT
q_b[56] <= ram_block3a56.PORTBDATAOUT
q_b[57] <= ram_block3a57.PORTBDATAOUT
q_b[58] <= ram_block3a58.PORTBDATAOUT
q_b[59] <= ram_block3a59.PORTBDATAOUT
q_b[60] <= ram_block3a60.PORTBDATAOUT
q_b[61] <= ram_block3a61.PORTBDATAOUT
q_b[62] <= ram_block3a62.PORTBDATAOUT
q_b[63] <= ram_block3a63.PORTBDATAOUT
q_b[64] <= ram_block3a64.PORTBDATAOUT
q_b[65] <= ram_block3a65.PORTBDATAOUT
q_b[66] <= ram_block3a66.PORTBDATAOUT
q_b[67] <= ram_block3a67.PORTBDATAOUT
q_b[68] <= ram_block3a68.PORTBDATAOUT
q_b[69] <= ram_block3a69.PORTBDATAOUT
q_b[70] <= ram_block3a70.PORTBDATAOUT
q_b[71] <= ram_block3a71.PORTBDATAOUT
q_b[72] <= ram_block3a72.PORTBDATAOUT
q_b[73] <= ram_block3a73.PORTBDATAOUT
q_b[74] <= ram_block3a74.PORTBDATAOUT
q_b[75] <= ram_block3a75.PORTBDATAOUT
q_b[76] <= ram_block3a76.PORTBDATAOUT
q_b[77] <= ram_block3a77.PORTBDATAOUT
q_b[78] <= ram_block3a78.PORTBDATAOUT
q_b[79] <= ram_block3a79.PORTBDATAOUT
q_b[80] <= ram_block3a80.PORTBDATAOUT
q_b[81] <= ram_block3a81.PORTBDATAOUT
q_b[82] <= ram_block3a82.PORTBDATAOUT
q_b[83] <= ram_block3a83.PORTBDATAOUT
q_b[84] <= ram_block3a84.PORTBDATAOUT
q_b[85] <= ram_block3a85.PORTBDATAOUT
q_b[86] <= ram_block3a86.PORTBDATAOUT
q_b[87] <= ram_block3a87.PORTBDATAOUT
q_b[88] <= ram_block3a88.PORTBDATAOUT
q_b[89] <= ram_block3a89.PORTBDATAOUT
q_b[90] <= ram_block3a90.PORTBDATAOUT
q_b[91] <= ram_block3a91.PORTBDATAOUT
q_b[92] <= ram_block3a92.PORTBDATAOUT
q_b[93] <= ram_block3a93.PORTBDATAOUT
q_b[94] <= ram_block3a94.PORTBDATAOUT
q_b[95] <= ram_block3a95.PORTBDATAOUT
q_b[96] <= ram_block3a96.PORTBDATAOUT
q_b[97] <= ram_block3a97.PORTBDATAOUT
q_b[98] <= ram_block3a98.PORTBDATAOUT
q_b[99] <= ram_block3a99.PORTBDATAOUT
q_b[100] <= ram_block3a100.PORTBDATAOUT
q_b[101] <= ram_block3a101.PORTBDATAOUT
q_b[102] <= ram_block3a102.PORTBDATAOUT
q_b[103] <= ram_block3a103.PORTBDATAOUT
q_b[104] <= ram_block3a104.PORTBDATAOUT
q_b[105] <= ram_block3a105.PORTBDATAOUT
q_b[106] <= ram_block3a106.PORTBDATAOUT
q_b[107] <= ram_block3a107.PORTBDATAOUT
q_b[108] <= ram_block3a108.PORTBDATAOUT
q_b[109] <= ram_block3a109.PORTBDATAOUT
q_b[110] <= ram_block3a110.PORTBDATAOUT
q_b[111] <= ram_block3a111.PORTBDATAOUT
q_b[112] <= ram_block3a112.PORTBDATAOUT
q_b[113] <= ram_block3a113.PORTBDATAOUT
q_b[114] <= ram_block3a114.PORTBDATAOUT
q_b[115] <= ram_block3a115.PORTBDATAOUT
q_b[116] <= ram_block3a116.PORTBDATAOUT
q_b[117] <= ram_block3a117.PORTBDATAOUT
q_b[118] <= ram_block3a118.PORTBDATAOUT
q_b[119] <= ram_block3a119.PORTBDATAOUT
q_b[120] <= ram_block3a120.PORTBDATAOUT
q_b[121] <= ram_block3a121.PORTBDATAOUT
q_b[122] <= ram_block3a122.PORTBDATAOUT
q_b[123] <= ram_block3a123.PORTBDATAOUT
q_b[124] <= ram_block3a124.PORTBDATAOUT
q_b[125] <= ram_block3a125.PORTBDATAOUT
q_b[126] <= ram_block3a126.PORTBDATAOUT
q_b[127] <= ram_block3a127.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE
wren_b => ram_block3a32.PORTBWE
wren_b => ram_block3a33.PORTBWE
wren_b => ram_block3a34.PORTBWE
wren_b => ram_block3a35.PORTBWE
wren_b => ram_block3a36.PORTBWE
wren_b => ram_block3a37.PORTBWE
wren_b => ram_block3a38.PORTBWE
wren_b => ram_block3a39.PORTBWE
wren_b => ram_block3a40.PORTBWE
wren_b => ram_block3a41.PORTBWE
wren_b => ram_block3a42.PORTBWE
wren_b => ram_block3a43.PORTBWE
wren_b => ram_block3a44.PORTBWE
wren_b => ram_block3a45.PORTBWE
wren_b => ram_block3a46.PORTBWE
wren_b => ram_block3a47.PORTBWE
wren_b => ram_block3a48.PORTBWE
wren_b => ram_block3a49.PORTBWE
wren_b => ram_block3a50.PORTBWE
wren_b => ram_block3a51.PORTBWE
wren_b => ram_block3a52.PORTBWE
wren_b => ram_block3a53.PORTBWE
wren_b => ram_block3a54.PORTBWE
wren_b => ram_block3a55.PORTBWE
wren_b => ram_block3a56.PORTBWE
wren_b => ram_block3a57.PORTBWE
wren_b => ram_block3a58.PORTBWE
wren_b => ram_block3a59.PORTBWE
wren_b => ram_block3a60.PORTBWE
wren_b => ram_block3a61.PORTBWE
wren_b => ram_block3a62.PORTBWE
wren_b => ram_block3a63.PORTBWE
wren_b => ram_block3a64.PORTBWE
wren_b => ram_block3a65.PORTBWE
wren_b => ram_block3a66.PORTBWE
wren_b => ram_block3a67.PORTBWE
wren_b => ram_block3a68.PORTBWE
wren_b => ram_block3a69.PORTBWE
wren_b => ram_block3a70.PORTBWE
wren_b => ram_block3a71.PORTBWE
wren_b => ram_block3a72.PORTBWE
wren_b => ram_block3a73.PORTBWE
wren_b => ram_block3a74.PORTBWE
wren_b => ram_block3a75.PORTBWE
wren_b => ram_block3a76.PORTBWE
wren_b => ram_block3a77.PORTBWE
wren_b => ram_block3a78.PORTBWE
wren_b => ram_block3a79.PORTBWE
wren_b => ram_block3a80.PORTBWE
wren_b => ram_block3a81.PORTBWE
wren_b => ram_block3a82.PORTBWE
wren_b => ram_block3a83.PORTBWE
wren_b => ram_block3a84.PORTBWE
wren_b => ram_block3a85.PORTBWE
wren_b => ram_block3a86.PORTBWE
wren_b => ram_block3a87.PORTBWE
wren_b => ram_block3a88.PORTBWE
wren_b => ram_block3a89.PORTBWE
wren_b => ram_block3a90.PORTBWE
wren_b => ram_block3a91.PORTBWE
wren_b => ram_block3a92.PORTBWE
wren_b => ram_block3a93.PORTBWE
wren_b => ram_block3a94.PORTBWE
wren_b => ram_block3a95.PORTBWE
wren_b => ram_block3a96.PORTBWE
wren_b => ram_block3a97.PORTBWE
wren_b => ram_block3a98.PORTBWE
wren_b => ram_block3a99.PORTBWE
wren_b => ram_block3a100.PORTBWE
wren_b => ram_block3a101.PORTBWE
wren_b => ram_block3a102.PORTBWE
wren_b => ram_block3a103.PORTBWE
wren_b => ram_block3a104.PORTBWE
wren_b => ram_block3a105.PORTBWE
wren_b => ram_block3a106.PORTBWE
wren_b => ram_block3a107.PORTBWE
wren_b => ram_block3a108.PORTBWE
wren_b => ram_block3a109.PORTBWE
wren_b => ram_block3a110.PORTBWE
wren_b => ram_block3a111.PORTBWE
wren_b => ram_block3a112.PORTBWE
wren_b => ram_block3a113.PORTBWE
wren_b => ram_block3a114.PORTBWE
wren_b => ram_block3a115.PORTBWE
wren_b => ram_block3a116.PORTBWE
wren_b => ram_block3a117.PORTBWE
wren_b => ram_block3a118.PORTBWE
wren_b => ram_block3a119.PORTBWE
wren_b => ram_block3a120.PORTBWE
wren_b => ram_block3a121.PORTBWE
wren_b => ram_block3a122.PORTBWE
wren_b => ram_block3a123.PORTBWE
wren_b => ram_block3a124.PORTBWE
wren_b => ram_block3a125.PORTBWE
wren_b => ram_block3a126.PORTBWE
wren_b => ram_block3a127.PORTBWE


|ArrayUltrasound|Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_write[32] <= ram_rom_data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_write[33] <= ram_rom_data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_write[34] <= ram_rom_data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_write[35] <= ram_rom_data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_write[36] <= ram_rom_data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_write[37] <= ram_rom_data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_write[38] <= ram_rom_data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_write[39] <= ram_rom_data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_write[40] <= ram_rom_data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_write[41] <= ram_rom_data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_write[42] <= ram_rom_data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_write[43] <= ram_rom_data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_write[44] <= ram_rom_data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_write[45] <= ram_rom_data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_write[46] <= ram_rom_data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_write[47] <= ram_rom_data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_write[48] <= ram_rom_data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
data_write[49] <= ram_rom_data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
data_write[50] <= ram_rom_data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
data_write[51] <= ram_rom_data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
data_write[52] <= ram_rom_data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
data_write[53] <= ram_rom_data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
data_write[54] <= ram_rom_data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
data_write[55] <= ram_rom_data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
data_write[56] <= ram_rom_data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
data_write[57] <= ram_rom_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
data_write[58] <= ram_rom_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
data_write[59] <= ram_rom_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
data_write[60] <= ram_rom_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
data_write[61] <= ram_rom_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
data_write[62] <= ram_rom_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
data_write[63] <= ram_rom_data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
data_write[64] <= ram_rom_data_reg[64].DB_MAX_OUTPUT_PORT_TYPE
data_write[65] <= ram_rom_data_reg[65].DB_MAX_OUTPUT_PORT_TYPE
data_write[66] <= ram_rom_data_reg[66].DB_MAX_OUTPUT_PORT_TYPE
data_write[67] <= ram_rom_data_reg[67].DB_MAX_OUTPUT_PORT_TYPE
data_write[68] <= ram_rom_data_reg[68].DB_MAX_OUTPUT_PORT_TYPE
data_write[69] <= ram_rom_data_reg[69].DB_MAX_OUTPUT_PORT_TYPE
data_write[70] <= ram_rom_data_reg[70].DB_MAX_OUTPUT_PORT_TYPE
data_write[71] <= ram_rom_data_reg[71].DB_MAX_OUTPUT_PORT_TYPE
data_write[72] <= ram_rom_data_reg[72].DB_MAX_OUTPUT_PORT_TYPE
data_write[73] <= ram_rom_data_reg[73].DB_MAX_OUTPUT_PORT_TYPE
data_write[74] <= ram_rom_data_reg[74].DB_MAX_OUTPUT_PORT_TYPE
data_write[75] <= ram_rom_data_reg[75].DB_MAX_OUTPUT_PORT_TYPE
data_write[76] <= ram_rom_data_reg[76].DB_MAX_OUTPUT_PORT_TYPE
data_write[77] <= ram_rom_data_reg[77].DB_MAX_OUTPUT_PORT_TYPE
data_write[78] <= ram_rom_data_reg[78].DB_MAX_OUTPUT_PORT_TYPE
data_write[79] <= ram_rom_data_reg[79].DB_MAX_OUTPUT_PORT_TYPE
data_write[80] <= ram_rom_data_reg[80].DB_MAX_OUTPUT_PORT_TYPE
data_write[81] <= ram_rom_data_reg[81].DB_MAX_OUTPUT_PORT_TYPE
data_write[82] <= ram_rom_data_reg[82].DB_MAX_OUTPUT_PORT_TYPE
data_write[83] <= ram_rom_data_reg[83].DB_MAX_OUTPUT_PORT_TYPE
data_write[84] <= ram_rom_data_reg[84].DB_MAX_OUTPUT_PORT_TYPE
data_write[85] <= ram_rom_data_reg[85].DB_MAX_OUTPUT_PORT_TYPE
data_write[86] <= ram_rom_data_reg[86].DB_MAX_OUTPUT_PORT_TYPE
data_write[87] <= ram_rom_data_reg[87].DB_MAX_OUTPUT_PORT_TYPE
data_write[88] <= ram_rom_data_reg[88].DB_MAX_OUTPUT_PORT_TYPE
data_write[89] <= ram_rom_data_reg[89].DB_MAX_OUTPUT_PORT_TYPE
data_write[90] <= ram_rom_data_reg[90].DB_MAX_OUTPUT_PORT_TYPE
data_write[91] <= ram_rom_data_reg[91].DB_MAX_OUTPUT_PORT_TYPE
data_write[92] <= ram_rom_data_reg[92].DB_MAX_OUTPUT_PORT_TYPE
data_write[93] <= ram_rom_data_reg[93].DB_MAX_OUTPUT_PORT_TYPE
data_write[94] <= ram_rom_data_reg[94].DB_MAX_OUTPUT_PORT_TYPE
data_write[95] <= ram_rom_data_reg[95].DB_MAX_OUTPUT_PORT_TYPE
data_write[96] <= ram_rom_data_reg[96].DB_MAX_OUTPUT_PORT_TYPE
data_write[97] <= ram_rom_data_reg[97].DB_MAX_OUTPUT_PORT_TYPE
data_write[98] <= ram_rom_data_reg[98].DB_MAX_OUTPUT_PORT_TYPE
data_write[99] <= ram_rom_data_reg[99].DB_MAX_OUTPUT_PORT_TYPE
data_write[100] <= ram_rom_data_reg[100].DB_MAX_OUTPUT_PORT_TYPE
data_write[101] <= ram_rom_data_reg[101].DB_MAX_OUTPUT_PORT_TYPE
data_write[102] <= ram_rom_data_reg[102].DB_MAX_OUTPUT_PORT_TYPE
data_write[103] <= ram_rom_data_reg[103].DB_MAX_OUTPUT_PORT_TYPE
data_write[104] <= ram_rom_data_reg[104].DB_MAX_OUTPUT_PORT_TYPE
data_write[105] <= ram_rom_data_reg[105].DB_MAX_OUTPUT_PORT_TYPE
data_write[106] <= ram_rom_data_reg[106].DB_MAX_OUTPUT_PORT_TYPE
data_write[107] <= ram_rom_data_reg[107].DB_MAX_OUTPUT_PORT_TYPE
data_write[108] <= ram_rom_data_reg[108].DB_MAX_OUTPUT_PORT_TYPE
data_write[109] <= ram_rom_data_reg[109].DB_MAX_OUTPUT_PORT_TYPE
data_write[110] <= ram_rom_data_reg[110].DB_MAX_OUTPUT_PORT_TYPE
data_write[111] <= ram_rom_data_reg[111].DB_MAX_OUTPUT_PORT_TYPE
data_write[112] <= ram_rom_data_reg[112].DB_MAX_OUTPUT_PORT_TYPE
data_write[113] <= ram_rom_data_reg[113].DB_MAX_OUTPUT_PORT_TYPE
data_write[114] <= ram_rom_data_reg[114].DB_MAX_OUTPUT_PORT_TYPE
data_write[115] <= ram_rom_data_reg[115].DB_MAX_OUTPUT_PORT_TYPE
data_write[116] <= ram_rom_data_reg[116].DB_MAX_OUTPUT_PORT_TYPE
data_write[117] <= ram_rom_data_reg[117].DB_MAX_OUTPUT_PORT_TYPE
data_write[118] <= ram_rom_data_reg[118].DB_MAX_OUTPUT_PORT_TYPE
data_write[119] <= ram_rom_data_reg[119].DB_MAX_OUTPUT_PORT_TYPE
data_write[120] <= ram_rom_data_reg[120].DB_MAX_OUTPUT_PORT_TYPE
data_write[121] <= ram_rom_data_reg[121].DB_MAX_OUTPUT_PORT_TYPE
data_write[122] <= ram_rom_data_reg[122].DB_MAX_OUTPUT_PORT_TYPE
data_write[123] <= ram_rom_data_reg[123].DB_MAX_OUTPUT_PORT_TYPE
data_write[124] <= ram_rom_data_reg[124].DB_MAX_OUTPUT_PORT_TYPE
data_write[125] <= ram_rom_data_reg[125].DB_MAX_OUTPUT_PORT_TYPE
data_write[126] <= ram_rom_data_reg[126].DB_MAX_OUTPUT_PORT_TYPE
data_write[127] <= ram_rom_data_reg[127].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
data_read[32] => ram_rom_data_reg.DATAB
data_read[33] => ram_rom_data_reg.DATAB
data_read[34] => ram_rom_data_reg.DATAB
data_read[35] => ram_rom_data_reg.DATAB
data_read[36] => ram_rom_data_reg.DATAB
data_read[37] => ram_rom_data_reg.DATAB
data_read[38] => ram_rom_data_reg.DATAB
data_read[39] => ram_rom_data_reg.DATAB
data_read[40] => ram_rom_data_reg.DATAB
data_read[41] => ram_rom_data_reg.DATAB
data_read[42] => ram_rom_data_reg.DATAB
data_read[43] => ram_rom_data_reg.DATAB
data_read[44] => ram_rom_data_reg.DATAB
data_read[45] => ram_rom_data_reg.DATAB
data_read[46] => ram_rom_data_reg.DATAB
data_read[47] => ram_rom_data_reg.DATAB
data_read[48] => ram_rom_data_reg.DATAB
data_read[49] => ram_rom_data_reg.DATAB
data_read[50] => ram_rom_data_reg.DATAB
data_read[51] => ram_rom_data_reg.DATAB
data_read[52] => ram_rom_data_reg.DATAB
data_read[53] => ram_rom_data_reg.DATAB
data_read[54] => ram_rom_data_reg.DATAB
data_read[55] => ram_rom_data_reg.DATAB
data_read[56] => ram_rom_data_reg.DATAB
data_read[57] => ram_rom_data_reg.DATAB
data_read[58] => ram_rom_data_reg.DATAB
data_read[59] => ram_rom_data_reg.DATAB
data_read[60] => ram_rom_data_reg.DATAB
data_read[61] => ram_rom_data_reg.DATAB
data_read[62] => ram_rom_data_reg.DATAB
data_read[63] => ram_rom_data_reg.DATAB
data_read[64] => ram_rom_data_reg.DATAB
data_read[65] => ram_rom_data_reg.DATAB
data_read[66] => ram_rom_data_reg.DATAB
data_read[67] => ram_rom_data_reg.DATAB
data_read[68] => ram_rom_data_reg.DATAB
data_read[69] => ram_rom_data_reg.DATAB
data_read[70] => ram_rom_data_reg.DATAB
data_read[71] => ram_rom_data_reg.DATAB
data_read[72] => ram_rom_data_reg.DATAB
data_read[73] => ram_rom_data_reg.DATAB
data_read[74] => ram_rom_data_reg.DATAB
data_read[75] => ram_rom_data_reg.DATAB
data_read[76] => ram_rom_data_reg.DATAB
data_read[77] => ram_rom_data_reg.DATAB
data_read[78] => ram_rom_data_reg.DATAB
data_read[79] => ram_rom_data_reg.DATAB
data_read[80] => ram_rom_data_reg.DATAB
data_read[81] => ram_rom_data_reg.DATAB
data_read[82] => ram_rom_data_reg.DATAB
data_read[83] => ram_rom_data_reg.DATAB
data_read[84] => ram_rom_data_reg.DATAB
data_read[85] => ram_rom_data_reg.DATAB
data_read[86] => ram_rom_data_reg.DATAB
data_read[87] => ram_rom_data_reg.DATAB
data_read[88] => ram_rom_data_reg.DATAB
data_read[89] => ram_rom_data_reg.DATAB
data_read[90] => ram_rom_data_reg.DATAB
data_read[91] => ram_rom_data_reg.DATAB
data_read[92] => ram_rom_data_reg.DATAB
data_read[93] => ram_rom_data_reg.DATAB
data_read[94] => ram_rom_data_reg.DATAB
data_read[95] => ram_rom_data_reg.DATAB
data_read[96] => ram_rom_data_reg.DATAB
data_read[97] => ram_rom_data_reg.DATAB
data_read[98] => ram_rom_data_reg.DATAB
data_read[99] => ram_rom_data_reg.DATAB
data_read[100] => ram_rom_data_reg.DATAB
data_read[101] => ram_rom_data_reg.DATAB
data_read[102] => ram_rom_data_reg.DATAB
data_read[103] => ram_rom_data_reg.DATAB
data_read[104] => ram_rom_data_reg.DATAB
data_read[105] => ram_rom_data_reg.DATAB
data_read[106] => ram_rom_data_reg.DATAB
data_read[107] => ram_rom_data_reg.DATAB
data_read[108] => ram_rom_data_reg.DATAB
data_read[109] => ram_rom_data_reg.DATAB
data_read[110] => ram_rom_data_reg.DATAB
data_read[111] => ram_rom_data_reg.DATAB
data_read[112] => ram_rom_data_reg.DATAB
data_read[113] => ram_rom_data_reg.DATAB
data_read[114] => ram_rom_data_reg.DATAB
data_read[115] => ram_rom_data_reg.DATAB
data_read[116] => ram_rom_data_reg.DATAB
data_read[117] => ram_rom_data_reg.DATAB
data_read[118] => ram_rom_data_reg.DATAB
data_read[119] => ram_rom_data_reg.DATAB
data_read[120] => ram_rom_data_reg.DATAB
data_read[121] => ram_rom_data_reg.DATAB
data_read[122] => ram_rom_data_reg.DATAB
data_read[123] => ram_rom_data_reg.DATAB
data_read[124] => ram_rom_data_reg.DATAB
data_read[125] => ram_rom_data_reg.DATAB
data_read[126] => ram_rom_data_reg.DATAB
data_read[127] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_shift_cntr_reg[5].CLK
raw_tck => ram_rom_data_shift_cntr_reg[6].CLK
raw_tck => ram_rom_data_shift_cntr_reg[7].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_data_reg[24].CLK
raw_tck => ram_rom_data_reg[25].CLK
raw_tck => ram_rom_data_reg[26].CLK
raw_tck => ram_rom_data_reg[27].CLK
raw_tck => ram_rom_data_reg[28].CLK
raw_tck => ram_rom_data_reg[29].CLK
raw_tck => ram_rom_data_reg[30].CLK
raw_tck => ram_rom_data_reg[31].CLK
raw_tck => ram_rom_data_reg[32].CLK
raw_tck => ram_rom_data_reg[33].CLK
raw_tck => ram_rom_data_reg[34].CLK
raw_tck => ram_rom_data_reg[35].CLK
raw_tck => ram_rom_data_reg[36].CLK
raw_tck => ram_rom_data_reg[37].CLK
raw_tck => ram_rom_data_reg[38].CLK
raw_tck => ram_rom_data_reg[39].CLK
raw_tck => ram_rom_data_reg[40].CLK
raw_tck => ram_rom_data_reg[41].CLK
raw_tck => ram_rom_data_reg[42].CLK
raw_tck => ram_rom_data_reg[43].CLK
raw_tck => ram_rom_data_reg[44].CLK
raw_tck => ram_rom_data_reg[45].CLK
raw_tck => ram_rom_data_reg[46].CLK
raw_tck => ram_rom_data_reg[47].CLK
raw_tck => ram_rom_data_reg[48].CLK
raw_tck => ram_rom_data_reg[49].CLK
raw_tck => ram_rom_data_reg[50].CLK
raw_tck => ram_rom_data_reg[51].CLK
raw_tck => ram_rom_data_reg[52].CLK
raw_tck => ram_rom_data_reg[53].CLK
raw_tck => ram_rom_data_reg[54].CLK
raw_tck => ram_rom_data_reg[55].CLK
raw_tck => ram_rom_data_reg[56].CLK
raw_tck => ram_rom_data_reg[57].CLK
raw_tck => ram_rom_data_reg[58].CLK
raw_tck => ram_rom_data_reg[59].CLK
raw_tck => ram_rom_data_reg[60].CLK
raw_tck => ram_rom_data_reg[61].CLK
raw_tck => ram_rom_data_reg[62].CLK
raw_tck => ram_rom_data_reg[63].CLK
raw_tck => ram_rom_data_reg[64].CLK
raw_tck => ram_rom_data_reg[65].CLK
raw_tck => ram_rom_data_reg[66].CLK
raw_tck => ram_rom_data_reg[67].CLK
raw_tck => ram_rom_data_reg[68].CLK
raw_tck => ram_rom_data_reg[69].CLK
raw_tck => ram_rom_data_reg[70].CLK
raw_tck => ram_rom_data_reg[71].CLK
raw_tck => ram_rom_data_reg[72].CLK
raw_tck => ram_rom_data_reg[73].CLK
raw_tck => ram_rom_data_reg[74].CLK
raw_tck => ram_rom_data_reg[75].CLK
raw_tck => ram_rom_data_reg[76].CLK
raw_tck => ram_rom_data_reg[77].CLK
raw_tck => ram_rom_data_reg[78].CLK
raw_tck => ram_rom_data_reg[79].CLK
raw_tck => ram_rom_data_reg[80].CLK
raw_tck => ram_rom_data_reg[81].CLK
raw_tck => ram_rom_data_reg[82].CLK
raw_tck => ram_rom_data_reg[83].CLK
raw_tck => ram_rom_data_reg[84].CLK
raw_tck => ram_rom_data_reg[85].CLK
raw_tck => ram_rom_data_reg[86].CLK
raw_tck => ram_rom_data_reg[87].CLK
raw_tck => ram_rom_data_reg[88].CLK
raw_tck => ram_rom_data_reg[89].CLK
raw_tck => ram_rom_data_reg[90].CLK
raw_tck => ram_rom_data_reg[91].CLK
raw_tck => ram_rom_data_reg[92].CLK
raw_tck => ram_rom_data_reg[93].CLK
raw_tck => ram_rom_data_reg[94].CLK
raw_tck => ram_rom_data_reg[95].CLK
raw_tck => ram_rom_data_reg[96].CLK
raw_tck => ram_rom_data_reg[97].CLK
raw_tck => ram_rom_data_reg[98].CLK
raw_tck => ram_rom_data_reg[99].CLK
raw_tck => ram_rom_data_reg[100].CLK
raw_tck => ram_rom_data_reg[101].CLK
raw_tck => ram_rom_data_reg[102].CLK
raw_tck => ram_rom_data_reg[103].CLK
raw_tck => ram_rom_data_reg[104].CLK
raw_tck => ram_rom_data_reg[105].CLK
raw_tck => ram_rom_data_reg[106].CLK
raw_tck => ram_rom_data_reg[107].CLK
raw_tck => ram_rom_data_reg[108].CLK
raw_tck => ram_rom_data_reg[109].CLK
raw_tck => ram_rom_data_reg[110].CLK
raw_tck => ram_rom_data_reg[111].CLK
raw_tck => ram_rom_data_reg[112].CLK
raw_tck => ram_rom_data_reg[113].CLK
raw_tck => ram_rom_data_reg[114].CLK
raw_tck => ram_rom_data_reg[115].CLK
raw_tck => ram_rom_data_reg[116].CLK
raw_tck => ram_rom_data_reg[117].CLK
raw_tck => ram_rom_data_reg[118].CLK
raw_tck => ram_rom_data_reg[119].CLK
raw_tck => ram_rom_data_reg[120].CLK
raw_tck => ram_rom_data_reg[121].CLK
raw_tck => ram_rom_data_reg[122].CLK
raw_tck => ram_rom_data_reg[123].CLK
raw_tck => ram_rom_data_reg[124].CLK
raw_tck => ram_rom_data_reg[125].CLK
raw_tck => ram_rom_data_reg[126].CLK
raw_tck => ram_rom_data_reg[127].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[5].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[6].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[7].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|HW_SW:HW_SW_inst|altsyncram:altsyncram_component|altsyncram_j8b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a
q[64] <= altsyncram:altsyncram_component.q_a
q[65] <= altsyncram:altsyncram_component.q_a
q[66] <= altsyncram:altsyncram_component.q_a
q[67] <= altsyncram:altsyncram_component.q_a
q[68] <= altsyncram:altsyncram_component.q_a
q[69] <= altsyncram:altsyncram_component.q_a
q[70] <= altsyncram:altsyncram_component.q_a
q[71] <= altsyncram:altsyncram_component.q_a
q[72] <= altsyncram:altsyncram_component.q_a
q[73] <= altsyncram:altsyncram_component.q_a
q[74] <= altsyncram:altsyncram_component.q_a
q[75] <= altsyncram:altsyncram_component.q_a
q[76] <= altsyncram:altsyncram_component.q_a
q[77] <= altsyncram:altsyncram_component.q_a
q[78] <= altsyncram:altsyncram_component.q_a
q[79] <= altsyncram:altsyncram_component.q_a
q[80] <= altsyncram:altsyncram_component.q_a
q[81] <= altsyncram:altsyncram_component.q_a
q[82] <= altsyncram:altsyncram_component.q_a
q[83] <= altsyncram:altsyncram_component.q_a
q[84] <= altsyncram:altsyncram_component.q_a
q[85] <= altsyncram:altsyncram_component.q_a
q[86] <= altsyncram:altsyncram_component.q_a
q[87] <= altsyncram:altsyncram_component.q_a
q[88] <= altsyncram:altsyncram_component.q_a
q[89] <= altsyncram:altsyncram_component.q_a
q[90] <= altsyncram:altsyncram_component.q_a
q[91] <= altsyncram:altsyncram_component.q_a
q[92] <= altsyncram:altsyncram_component.q_a
q[93] <= altsyncram:altsyncram_component.q_a
q[94] <= altsyncram:altsyncram_component.q_a
q[95] <= altsyncram:altsyncram_component.q_a
q[96] <= altsyncram:altsyncram_component.q_a
q[97] <= altsyncram:altsyncram_component.q_a
q[98] <= altsyncram:altsyncram_component.q_a
q[99] <= altsyncram:altsyncram_component.q_a
q[100] <= altsyncram:altsyncram_component.q_a
q[101] <= altsyncram:altsyncram_component.q_a
q[102] <= altsyncram:altsyncram_component.q_a
q[103] <= altsyncram:altsyncram_component.q_a
q[104] <= altsyncram:altsyncram_component.q_a
q[105] <= altsyncram:altsyncram_component.q_a
q[106] <= altsyncram:altsyncram_component.q_a
q[107] <= altsyncram:altsyncram_component.q_a
q[108] <= altsyncram:altsyncram_component.q_a
q[109] <= altsyncram:altsyncram_component.q_a
q[110] <= altsyncram:altsyncram_component.q_a
q[111] <= altsyncram:altsyncram_component.q_a
q[112] <= altsyncram:altsyncram_component.q_a
q[113] <= altsyncram:altsyncram_component.q_a
q[114] <= altsyncram:altsyncram_component.q_a
q[115] <= altsyncram:altsyncram_component.q_a
q[116] <= altsyncram:altsyncram_component.q_a
q[117] <= altsyncram:altsyncram_component.q_a
q[118] <= altsyncram:altsyncram_component.q_a
q[119] <= altsyncram:altsyncram_component.q_a
q[120] <= altsyncram:altsyncram_component.q_a
q[121] <= altsyncram:altsyncram_component.q_a
q[122] <= altsyncram:altsyncram_component.q_a
q[123] <= altsyncram:altsyncram_component.q_a
q[124] <= altsyncram:altsyncram_component.q_a
q[125] <= altsyncram:altsyncram_component.q_a
q[126] <= altsyncram:altsyncram_component.q_a
q[127] <= altsyncram:altsyncram_component.q_a


|ArrayUltrasound|Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_a[64] => ~NO_FANOUT~
data_a[65] => ~NO_FANOUT~
data_a[66] => ~NO_FANOUT~
data_a[67] => ~NO_FANOUT~
data_a[68] => ~NO_FANOUT~
data_a[69] => ~NO_FANOUT~
data_a[70] => ~NO_FANOUT~
data_a[71] => ~NO_FANOUT~
data_a[72] => ~NO_FANOUT~
data_a[73] => ~NO_FANOUT~
data_a[74] => ~NO_FANOUT~
data_a[75] => ~NO_FANOUT~
data_a[76] => ~NO_FANOUT~
data_a[77] => ~NO_FANOUT~
data_a[78] => ~NO_FANOUT~
data_a[79] => ~NO_FANOUT~
data_a[80] => ~NO_FANOUT~
data_a[81] => ~NO_FANOUT~
data_a[82] => ~NO_FANOUT~
data_a[83] => ~NO_FANOUT~
data_a[84] => ~NO_FANOUT~
data_a[85] => ~NO_FANOUT~
data_a[86] => ~NO_FANOUT~
data_a[87] => ~NO_FANOUT~
data_a[88] => ~NO_FANOUT~
data_a[89] => ~NO_FANOUT~
data_a[90] => ~NO_FANOUT~
data_a[91] => ~NO_FANOUT~
data_a[92] => ~NO_FANOUT~
data_a[93] => ~NO_FANOUT~
data_a[94] => ~NO_FANOUT~
data_a[95] => ~NO_FANOUT~
data_a[96] => ~NO_FANOUT~
data_a[97] => ~NO_FANOUT~
data_a[98] => ~NO_FANOUT~
data_a[99] => ~NO_FANOUT~
data_a[100] => ~NO_FANOUT~
data_a[101] => ~NO_FANOUT~
data_a[102] => ~NO_FANOUT~
data_a[103] => ~NO_FANOUT~
data_a[104] => ~NO_FANOUT~
data_a[105] => ~NO_FANOUT~
data_a[106] => ~NO_FANOUT~
data_a[107] => ~NO_FANOUT~
data_a[108] => ~NO_FANOUT~
data_a[109] => ~NO_FANOUT~
data_a[110] => ~NO_FANOUT~
data_a[111] => ~NO_FANOUT~
data_a[112] => ~NO_FANOUT~
data_a[113] => ~NO_FANOUT~
data_a[114] => ~NO_FANOUT~
data_a[115] => ~NO_FANOUT~
data_a[116] => ~NO_FANOUT~
data_a[117] => ~NO_FANOUT~
data_a[118] => ~NO_FANOUT~
data_a[119] => ~NO_FANOUT~
data_a[120] => ~NO_FANOUT~
data_a[121] => ~NO_FANOUT~
data_a[122] => ~NO_FANOUT~
data_a[123] => ~NO_FANOUT~
data_a[124] => ~NO_FANOUT~
data_a[125] => ~NO_FANOUT~
data_a[126] => ~NO_FANOUT~
data_a[127] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p7b1:auto_generated.address_a[0]
address_a[1] => altsyncram_p7b1:auto_generated.address_a[1]
address_a[2] => altsyncram_p7b1:auto_generated.address_a[2]
address_a[3] => altsyncram_p7b1:auto_generated.address_a[3]
address_a[4] => altsyncram_p7b1:auto_generated.address_a[4]
address_a[5] => altsyncram_p7b1:auto_generated.address_a[5]
address_a[6] => altsyncram_p7b1:auto_generated.address_a[6]
address_a[7] => altsyncram_p7b1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p7b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p7b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_p7b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_p7b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_p7b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_p7b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_p7b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_p7b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_p7b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_p7b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_p7b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_p7b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_p7b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_p7b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_p7b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_p7b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_p7b1:auto_generated.q_a[15]
q_a[16] <= altsyncram_p7b1:auto_generated.q_a[16]
q_a[17] <= altsyncram_p7b1:auto_generated.q_a[17]
q_a[18] <= altsyncram_p7b1:auto_generated.q_a[18]
q_a[19] <= altsyncram_p7b1:auto_generated.q_a[19]
q_a[20] <= altsyncram_p7b1:auto_generated.q_a[20]
q_a[21] <= altsyncram_p7b1:auto_generated.q_a[21]
q_a[22] <= altsyncram_p7b1:auto_generated.q_a[22]
q_a[23] <= altsyncram_p7b1:auto_generated.q_a[23]
q_a[24] <= altsyncram_p7b1:auto_generated.q_a[24]
q_a[25] <= altsyncram_p7b1:auto_generated.q_a[25]
q_a[26] <= altsyncram_p7b1:auto_generated.q_a[26]
q_a[27] <= altsyncram_p7b1:auto_generated.q_a[27]
q_a[28] <= altsyncram_p7b1:auto_generated.q_a[28]
q_a[29] <= altsyncram_p7b1:auto_generated.q_a[29]
q_a[30] <= altsyncram_p7b1:auto_generated.q_a[30]
q_a[31] <= altsyncram_p7b1:auto_generated.q_a[31]
q_a[32] <= altsyncram_p7b1:auto_generated.q_a[32]
q_a[33] <= altsyncram_p7b1:auto_generated.q_a[33]
q_a[34] <= altsyncram_p7b1:auto_generated.q_a[34]
q_a[35] <= altsyncram_p7b1:auto_generated.q_a[35]
q_a[36] <= altsyncram_p7b1:auto_generated.q_a[36]
q_a[37] <= altsyncram_p7b1:auto_generated.q_a[37]
q_a[38] <= altsyncram_p7b1:auto_generated.q_a[38]
q_a[39] <= altsyncram_p7b1:auto_generated.q_a[39]
q_a[40] <= altsyncram_p7b1:auto_generated.q_a[40]
q_a[41] <= altsyncram_p7b1:auto_generated.q_a[41]
q_a[42] <= altsyncram_p7b1:auto_generated.q_a[42]
q_a[43] <= altsyncram_p7b1:auto_generated.q_a[43]
q_a[44] <= altsyncram_p7b1:auto_generated.q_a[44]
q_a[45] <= altsyncram_p7b1:auto_generated.q_a[45]
q_a[46] <= altsyncram_p7b1:auto_generated.q_a[46]
q_a[47] <= altsyncram_p7b1:auto_generated.q_a[47]
q_a[48] <= altsyncram_p7b1:auto_generated.q_a[48]
q_a[49] <= altsyncram_p7b1:auto_generated.q_a[49]
q_a[50] <= altsyncram_p7b1:auto_generated.q_a[50]
q_a[51] <= altsyncram_p7b1:auto_generated.q_a[51]
q_a[52] <= altsyncram_p7b1:auto_generated.q_a[52]
q_a[53] <= altsyncram_p7b1:auto_generated.q_a[53]
q_a[54] <= altsyncram_p7b1:auto_generated.q_a[54]
q_a[55] <= altsyncram_p7b1:auto_generated.q_a[55]
q_a[56] <= altsyncram_p7b1:auto_generated.q_a[56]
q_a[57] <= altsyncram_p7b1:auto_generated.q_a[57]
q_a[58] <= altsyncram_p7b1:auto_generated.q_a[58]
q_a[59] <= altsyncram_p7b1:auto_generated.q_a[59]
q_a[60] <= altsyncram_p7b1:auto_generated.q_a[60]
q_a[61] <= altsyncram_p7b1:auto_generated.q_a[61]
q_a[62] <= altsyncram_p7b1:auto_generated.q_a[62]
q_a[63] <= altsyncram_p7b1:auto_generated.q_a[63]
q_a[64] <= altsyncram_p7b1:auto_generated.q_a[64]
q_a[65] <= altsyncram_p7b1:auto_generated.q_a[65]
q_a[66] <= altsyncram_p7b1:auto_generated.q_a[66]
q_a[67] <= altsyncram_p7b1:auto_generated.q_a[67]
q_a[68] <= altsyncram_p7b1:auto_generated.q_a[68]
q_a[69] <= altsyncram_p7b1:auto_generated.q_a[69]
q_a[70] <= altsyncram_p7b1:auto_generated.q_a[70]
q_a[71] <= altsyncram_p7b1:auto_generated.q_a[71]
q_a[72] <= altsyncram_p7b1:auto_generated.q_a[72]
q_a[73] <= altsyncram_p7b1:auto_generated.q_a[73]
q_a[74] <= altsyncram_p7b1:auto_generated.q_a[74]
q_a[75] <= altsyncram_p7b1:auto_generated.q_a[75]
q_a[76] <= altsyncram_p7b1:auto_generated.q_a[76]
q_a[77] <= altsyncram_p7b1:auto_generated.q_a[77]
q_a[78] <= altsyncram_p7b1:auto_generated.q_a[78]
q_a[79] <= altsyncram_p7b1:auto_generated.q_a[79]
q_a[80] <= altsyncram_p7b1:auto_generated.q_a[80]
q_a[81] <= altsyncram_p7b1:auto_generated.q_a[81]
q_a[82] <= altsyncram_p7b1:auto_generated.q_a[82]
q_a[83] <= altsyncram_p7b1:auto_generated.q_a[83]
q_a[84] <= altsyncram_p7b1:auto_generated.q_a[84]
q_a[85] <= altsyncram_p7b1:auto_generated.q_a[85]
q_a[86] <= altsyncram_p7b1:auto_generated.q_a[86]
q_a[87] <= altsyncram_p7b1:auto_generated.q_a[87]
q_a[88] <= altsyncram_p7b1:auto_generated.q_a[88]
q_a[89] <= altsyncram_p7b1:auto_generated.q_a[89]
q_a[90] <= altsyncram_p7b1:auto_generated.q_a[90]
q_a[91] <= altsyncram_p7b1:auto_generated.q_a[91]
q_a[92] <= altsyncram_p7b1:auto_generated.q_a[92]
q_a[93] <= altsyncram_p7b1:auto_generated.q_a[93]
q_a[94] <= altsyncram_p7b1:auto_generated.q_a[94]
q_a[95] <= altsyncram_p7b1:auto_generated.q_a[95]
q_a[96] <= altsyncram_p7b1:auto_generated.q_a[96]
q_a[97] <= altsyncram_p7b1:auto_generated.q_a[97]
q_a[98] <= altsyncram_p7b1:auto_generated.q_a[98]
q_a[99] <= altsyncram_p7b1:auto_generated.q_a[99]
q_a[100] <= altsyncram_p7b1:auto_generated.q_a[100]
q_a[101] <= altsyncram_p7b1:auto_generated.q_a[101]
q_a[102] <= altsyncram_p7b1:auto_generated.q_a[102]
q_a[103] <= altsyncram_p7b1:auto_generated.q_a[103]
q_a[104] <= altsyncram_p7b1:auto_generated.q_a[104]
q_a[105] <= altsyncram_p7b1:auto_generated.q_a[105]
q_a[106] <= altsyncram_p7b1:auto_generated.q_a[106]
q_a[107] <= altsyncram_p7b1:auto_generated.q_a[107]
q_a[108] <= altsyncram_p7b1:auto_generated.q_a[108]
q_a[109] <= altsyncram_p7b1:auto_generated.q_a[109]
q_a[110] <= altsyncram_p7b1:auto_generated.q_a[110]
q_a[111] <= altsyncram_p7b1:auto_generated.q_a[111]
q_a[112] <= altsyncram_p7b1:auto_generated.q_a[112]
q_a[113] <= altsyncram_p7b1:auto_generated.q_a[113]
q_a[114] <= altsyncram_p7b1:auto_generated.q_a[114]
q_a[115] <= altsyncram_p7b1:auto_generated.q_a[115]
q_a[116] <= altsyncram_p7b1:auto_generated.q_a[116]
q_a[117] <= altsyncram_p7b1:auto_generated.q_a[117]
q_a[118] <= altsyncram_p7b1:auto_generated.q_a[118]
q_a[119] <= altsyncram_p7b1:auto_generated.q_a[119]
q_a[120] <= altsyncram_p7b1:auto_generated.q_a[120]
q_a[121] <= altsyncram_p7b1:auto_generated.q_a[121]
q_a[122] <= altsyncram_p7b1:auto_generated.q_a[122]
q_a[123] <= altsyncram_p7b1:auto_generated.q_a[123]
q_a[124] <= altsyncram_p7b1:auto_generated.q_a[124]
q_a[125] <= altsyncram_p7b1:auto_generated.q_a[125]
q_a[126] <= altsyncram_p7b1:auto_generated.q_a[126]
q_a[127] <= altsyncram_p7b1:auto_generated.q_a[127]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated
address_a[0] => altsyncram_dnc2:altsyncram1.address_a[0]
address_a[1] => altsyncram_dnc2:altsyncram1.address_a[1]
address_a[2] => altsyncram_dnc2:altsyncram1.address_a[2]
address_a[3] => altsyncram_dnc2:altsyncram1.address_a[3]
address_a[4] => altsyncram_dnc2:altsyncram1.address_a[4]
address_a[5] => altsyncram_dnc2:altsyncram1.address_a[5]
address_a[6] => altsyncram_dnc2:altsyncram1.address_a[6]
address_a[7] => altsyncram_dnc2:altsyncram1.address_a[7]
clock0 => altsyncram_dnc2:altsyncram1.clock0
q_a[0] <= altsyncram_dnc2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_dnc2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_dnc2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_dnc2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_dnc2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_dnc2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_dnc2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_dnc2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_dnc2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_dnc2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_dnc2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_dnc2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_dnc2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_dnc2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_dnc2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_dnc2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_dnc2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_dnc2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_dnc2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_dnc2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_dnc2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_dnc2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_dnc2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_dnc2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_dnc2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_dnc2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_dnc2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_dnc2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_dnc2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_dnc2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_dnc2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_dnc2:altsyncram1.q_a[31]
q_a[32] <= altsyncram_dnc2:altsyncram1.q_a[32]
q_a[33] <= altsyncram_dnc2:altsyncram1.q_a[33]
q_a[34] <= altsyncram_dnc2:altsyncram1.q_a[34]
q_a[35] <= altsyncram_dnc2:altsyncram1.q_a[35]
q_a[36] <= altsyncram_dnc2:altsyncram1.q_a[36]
q_a[37] <= altsyncram_dnc2:altsyncram1.q_a[37]
q_a[38] <= altsyncram_dnc2:altsyncram1.q_a[38]
q_a[39] <= altsyncram_dnc2:altsyncram1.q_a[39]
q_a[40] <= altsyncram_dnc2:altsyncram1.q_a[40]
q_a[41] <= altsyncram_dnc2:altsyncram1.q_a[41]
q_a[42] <= altsyncram_dnc2:altsyncram1.q_a[42]
q_a[43] <= altsyncram_dnc2:altsyncram1.q_a[43]
q_a[44] <= altsyncram_dnc2:altsyncram1.q_a[44]
q_a[45] <= altsyncram_dnc2:altsyncram1.q_a[45]
q_a[46] <= altsyncram_dnc2:altsyncram1.q_a[46]
q_a[47] <= altsyncram_dnc2:altsyncram1.q_a[47]
q_a[48] <= altsyncram_dnc2:altsyncram1.q_a[48]
q_a[49] <= altsyncram_dnc2:altsyncram1.q_a[49]
q_a[50] <= altsyncram_dnc2:altsyncram1.q_a[50]
q_a[51] <= altsyncram_dnc2:altsyncram1.q_a[51]
q_a[52] <= altsyncram_dnc2:altsyncram1.q_a[52]
q_a[53] <= altsyncram_dnc2:altsyncram1.q_a[53]
q_a[54] <= altsyncram_dnc2:altsyncram1.q_a[54]
q_a[55] <= altsyncram_dnc2:altsyncram1.q_a[55]
q_a[56] <= altsyncram_dnc2:altsyncram1.q_a[56]
q_a[57] <= altsyncram_dnc2:altsyncram1.q_a[57]
q_a[58] <= altsyncram_dnc2:altsyncram1.q_a[58]
q_a[59] <= altsyncram_dnc2:altsyncram1.q_a[59]
q_a[60] <= altsyncram_dnc2:altsyncram1.q_a[60]
q_a[61] <= altsyncram_dnc2:altsyncram1.q_a[61]
q_a[62] <= altsyncram_dnc2:altsyncram1.q_a[62]
q_a[63] <= altsyncram_dnc2:altsyncram1.q_a[63]
q_a[64] <= altsyncram_dnc2:altsyncram1.q_a[64]
q_a[65] <= altsyncram_dnc2:altsyncram1.q_a[65]
q_a[66] <= altsyncram_dnc2:altsyncram1.q_a[66]
q_a[67] <= altsyncram_dnc2:altsyncram1.q_a[67]
q_a[68] <= altsyncram_dnc2:altsyncram1.q_a[68]
q_a[69] <= altsyncram_dnc2:altsyncram1.q_a[69]
q_a[70] <= altsyncram_dnc2:altsyncram1.q_a[70]
q_a[71] <= altsyncram_dnc2:altsyncram1.q_a[71]
q_a[72] <= altsyncram_dnc2:altsyncram1.q_a[72]
q_a[73] <= altsyncram_dnc2:altsyncram1.q_a[73]
q_a[74] <= altsyncram_dnc2:altsyncram1.q_a[74]
q_a[75] <= altsyncram_dnc2:altsyncram1.q_a[75]
q_a[76] <= altsyncram_dnc2:altsyncram1.q_a[76]
q_a[77] <= altsyncram_dnc2:altsyncram1.q_a[77]
q_a[78] <= altsyncram_dnc2:altsyncram1.q_a[78]
q_a[79] <= altsyncram_dnc2:altsyncram1.q_a[79]
q_a[80] <= altsyncram_dnc2:altsyncram1.q_a[80]
q_a[81] <= altsyncram_dnc2:altsyncram1.q_a[81]
q_a[82] <= altsyncram_dnc2:altsyncram1.q_a[82]
q_a[83] <= altsyncram_dnc2:altsyncram1.q_a[83]
q_a[84] <= altsyncram_dnc2:altsyncram1.q_a[84]
q_a[85] <= altsyncram_dnc2:altsyncram1.q_a[85]
q_a[86] <= altsyncram_dnc2:altsyncram1.q_a[86]
q_a[87] <= altsyncram_dnc2:altsyncram1.q_a[87]
q_a[88] <= altsyncram_dnc2:altsyncram1.q_a[88]
q_a[89] <= altsyncram_dnc2:altsyncram1.q_a[89]
q_a[90] <= altsyncram_dnc2:altsyncram1.q_a[90]
q_a[91] <= altsyncram_dnc2:altsyncram1.q_a[91]
q_a[92] <= altsyncram_dnc2:altsyncram1.q_a[92]
q_a[93] <= altsyncram_dnc2:altsyncram1.q_a[93]
q_a[94] <= altsyncram_dnc2:altsyncram1.q_a[94]
q_a[95] <= altsyncram_dnc2:altsyncram1.q_a[95]
q_a[96] <= altsyncram_dnc2:altsyncram1.q_a[96]
q_a[97] <= altsyncram_dnc2:altsyncram1.q_a[97]
q_a[98] <= altsyncram_dnc2:altsyncram1.q_a[98]
q_a[99] <= altsyncram_dnc2:altsyncram1.q_a[99]
q_a[100] <= altsyncram_dnc2:altsyncram1.q_a[100]
q_a[101] <= altsyncram_dnc2:altsyncram1.q_a[101]
q_a[102] <= altsyncram_dnc2:altsyncram1.q_a[102]
q_a[103] <= altsyncram_dnc2:altsyncram1.q_a[103]
q_a[104] <= altsyncram_dnc2:altsyncram1.q_a[104]
q_a[105] <= altsyncram_dnc2:altsyncram1.q_a[105]
q_a[106] <= altsyncram_dnc2:altsyncram1.q_a[106]
q_a[107] <= altsyncram_dnc2:altsyncram1.q_a[107]
q_a[108] <= altsyncram_dnc2:altsyncram1.q_a[108]
q_a[109] <= altsyncram_dnc2:altsyncram1.q_a[109]
q_a[110] <= altsyncram_dnc2:altsyncram1.q_a[110]
q_a[111] <= altsyncram_dnc2:altsyncram1.q_a[111]
q_a[112] <= altsyncram_dnc2:altsyncram1.q_a[112]
q_a[113] <= altsyncram_dnc2:altsyncram1.q_a[113]
q_a[114] <= altsyncram_dnc2:altsyncram1.q_a[114]
q_a[115] <= altsyncram_dnc2:altsyncram1.q_a[115]
q_a[116] <= altsyncram_dnc2:altsyncram1.q_a[116]
q_a[117] <= altsyncram_dnc2:altsyncram1.q_a[117]
q_a[118] <= altsyncram_dnc2:altsyncram1.q_a[118]
q_a[119] <= altsyncram_dnc2:altsyncram1.q_a[119]
q_a[120] <= altsyncram_dnc2:altsyncram1.q_a[120]
q_a[121] <= altsyncram_dnc2:altsyncram1.q_a[121]
q_a[122] <= altsyncram_dnc2:altsyncram1.q_a[122]
q_a[123] <= altsyncram_dnc2:altsyncram1.q_a[123]
q_a[124] <= altsyncram_dnc2:altsyncram1.q_a[124]
q_a[125] <= altsyncram_dnc2:altsyncram1.q_a[125]
q_a[126] <= altsyncram_dnc2:altsyncram1.q_a[126]
q_a[127] <= altsyncram_dnc2:altsyncram1.q_a[127]


|ArrayUltrasound|Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|altsyncram_dnc2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[0] => ram_block3a64.PORTAADDR
address_a[0] => ram_block3a65.PORTAADDR
address_a[0] => ram_block3a66.PORTAADDR
address_a[0] => ram_block3a67.PORTAADDR
address_a[0] => ram_block3a68.PORTAADDR
address_a[0] => ram_block3a69.PORTAADDR
address_a[0] => ram_block3a70.PORTAADDR
address_a[0] => ram_block3a71.PORTAADDR
address_a[0] => ram_block3a72.PORTAADDR
address_a[0] => ram_block3a73.PORTAADDR
address_a[0] => ram_block3a74.PORTAADDR
address_a[0] => ram_block3a75.PORTAADDR
address_a[0] => ram_block3a76.PORTAADDR
address_a[0] => ram_block3a77.PORTAADDR
address_a[0] => ram_block3a78.PORTAADDR
address_a[0] => ram_block3a79.PORTAADDR
address_a[0] => ram_block3a80.PORTAADDR
address_a[0] => ram_block3a81.PORTAADDR
address_a[0] => ram_block3a82.PORTAADDR
address_a[0] => ram_block3a83.PORTAADDR
address_a[0] => ram_block3a84.PORTAADDR
address_a[0] => ram_block3a85.PORTAADDR
address_a[0] => ram_block3a86.PORTAADDR
address_a[0] => ram_block3a87.PORTAADDR
address_a[0] => ram_block3a88.PORTAADDR
address_a[0] => ram_block3a89.PORTAADDR
address_a[0] => ram_block3a90.PORTAADDR
address_a[0] => ram_block3a91.PORTAADDR
address_a[0] => ram_block3a92.PORTAADDR
address_a[0] => ram_block3a93.PORTAADDR
address_a[0] => ram_block3a94.PORTAADDR
address_a[0] => ram_block3a95.PORTAADDR
address_a[0] => ram_block3a96.PORTAADDR
address_a[0] => ram_block3a97.PORTAADDR
address_a[0] => ram_block3a98.PORTAADDR
address_a[0] => ram_block3a99.PORTAADDR
address_a[0] => ram_block3a100.PORTAADDR
address_a[0] => ram_block3a101.PORTAADDR
address_a[0] => ram_block3a102.PORTAADDR
address_a[0] => ram_block3a103.PORTAADDR
address_a[0] => ram_block3a104.PORTAADDR
address_a[0] => ram_block3a105.PORTAADDR
address_a[0] => ram_block3a106.PORTAADDR
address_a[0] => ram_block3a107.PORTAADDR
address_a[0] => ram_block3a108.PORTAADDR
address_a[0] => ram_block3a109.PORTAADDR
address_a[0] => ram_block3a110.PORTAADDR
address_a[0] => ram_block3a111.PORTAADDR
address_a[0] => ram_block3a112.PORTAADDR
address_a[0] => ram_block3a113.PORTAADDR
address_a[0] => ram_block3a114.PORTAADDR
address_a[0] => ram_block3a115.PORTAADDR
address_a[0] => ram_block3a116.PORTAADDR
address_a[0] => ram_block3a117.PORTAADDR
address_a[0] => ram_block3a118.PORTAADDR
address_a[0] => ram_block3a119.PORTAADDR
address_a[0] => ram_block3a120.PORTAADDR
address_a[0] => ram_block3a121.PORTAADDR
address_a[0] => ram_block3a122.PORTAADDR
address_a[0] => ram_block3a123.PORTAADDR
address_a[0] => ram_block3a124.PORTAADDR
address_a[0] => ram_block3a125.PORTAADDR
address_a[0] => ram_block3a126.PORTAADDR
address_a[0] => ram_block3a127.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[1] => ram_block3a64.PORTAADDR1
address_a[1] => ram_block3a65.PORTAADDR1
address_a[1] => ram_block3a66.PORTAADDR1
address_a[1] => ram_block3a67.PORTAADDR1
address_a[1] => ram_block3a68.PORTAADDR1
address_a[1] => ram_block3a69.PORTAADDR1
address_a[1] => ram_block3a70.PORTAADDR1
address_a[1] => ram_block3a71.PORTAADDR1
address_a[1] => ram_block3a72.PORTAADDR1
address_a[1] => ram_block3a73.PORTAADDR1
address_a[1] => ram_block3a74.PORTAADDR1
address_a[1] => ram_block3a75.PORTAADDR1
address_a[1] => ram_block3a76.PORTAADDR1
address_a[1] => ram_block3a77.PORTAADDR1
address_a[1] => ram_block3a78.PORTAADDR1
address_a[1] => ram_block3a79.PORTAADDR1
address_a[1] => ram_block3a80.PORTAADDR1
address_a[1] => ram_block3a81.PORTAADDR1
address_a[1] => ram_block3a82.PORTAADDR1
address_a[1] => ram_block3a83.PORTAADDR1
address_a[1] => ram_block3a84.PORTAADDR1
address_a[1] => ram_block3a85.PORTAADDR1
address_a[1] => ram_block3a86.PORTAADDR1
address_a[1] => ram_block3a87.PORTAADDR1
address_a[1] => ram_block3a88.PORTAADDR1
address_a[1] => ram_block3a89.PORTAADDR1
address_a[1] => ram_block3a90.PORTAADDR1
address_a[1] => ram_block3a91.PORTAADDR1
address_a[1] => ram_block3a92.PORTAADDR1
address_a[1] => ram_block3a93.PORTAADDR1
address_a[1] => ram_block3a94.PORTAADDR1
address_a[1] => ram_block3a95.PORTAADDR1
address_a[1] => ram_block3a96.PORTAADDR1
address_a[1] => ram_block3a97.PORTAADDR1
address_a[1] => ram_block3a98.PORTAADDR1
address_a[1] => ram_block3a99.PORTAADDR1
address_a[1] => ram_block3a100.PORTAADDR1
address_a[1] => ram_block3a101.PORTAADDR1
address_a[1] => ram_block3a102.PORTAADDR1
address_a[1] => ram_block3a103.PORTAADDR1
address_a[1] => ram_block3a104.PORTAADDR1
address_a[1] => ram_block3a105.PORTAADDR1
address_a[1] => ram_block3a106.PORTAADDR1
address_a[1] => ram_block3a107.PORTAADDR1
address_a[1] => ram_block3a108.PORTAADDR1
address_a[1] => ram_block3a109.PORTAADDR1
address_a[1] => ram_block3a110.PORTAADDR1
address_a[1] => ram_block3a111.PORTAADDR1
address_a[1] => ram_block3a112.PORTAADDR1
address_a[1] => ram_block3a113.PORTAADDR1
address_a[1] => ram_block3a114.PORTAADDR1
address_a[1] => ram_block3a115.PORTAADDR1
address_a[1] => ram_block3a116.PORTAADDR1
address_a[1] => ram_block3a117.PORTAADDR1
address_a[1] => ram_block3a118.PORTAADDR1
address_a[1] => ram_block3a119.PORTAADDR1
address_a[1] => ram_block3a120.PORTAADDR1
address_a[1] => ram_block3a121.PORTAADDR1
address_a[1] => ram_block3a122.PORTAADDR1
address_a[1] => ram_block3a123.PORTAADDR1
address_a[1] => ram_block3a124.PORTAADDR1
address_a[1] => ram_block3a125.PORTAADDR1
address_a[1] => ram_block3a126.PORTAADDR1
address_a[1] => ram_block3a127.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[2] => ram_block3a64.PORTAADDR2
address_a[2] => ram_block3a65.PORTAADDR2
address_a[2] => ram_block3a66.PORTAADDR2
address_a[2] => ram_block3a67.PORTAADDR2
address_a[2] => ram_block3a68.PORTAADDR2
address_a[2] => ram_block3a69.PORTAADDR2
address_a[2] => ram_block3a70.PORTAADDR2
address_a[2] => ram_block3a71.PORTAADDR2
address_a[2] => ram_block3a72.PORTAADDR2
address_a[2] => ram_block3a73.PORTAADDR2
address_a[2] => ram_block3a74.PORTAADDR2
address_a[2] => ram_block3a75.PORTAADDR2
address_a[2] => ram_block3a76.PORTAADDR2
address_a[2] => ram_block3a77.PORTAADDR2
address_a[2] => ram_block3a78.PORTAADDR2
address_a[2] => ram_block3a79.PORTAADDR2
address_a[2] => ram_block3a80.PORTAADDR2
address_a[2] => ram_block3a81.PORTAADDR2
address_a[2] => ram_block3a82.PORTAADDR2
address_a[2] => ram_block3a83.PORTAADDR2
address_a[2] => ram_block3a84.PORTAADDR2
address_a[2] => ram_block3a85.PORTAADDR2
address_a[2] => ram_block3a86.PORTAADDR2
address_a[2] => ram_block3a87.PORTAADDR2
address_a[2] => ram_block3a88.PORTAADDR2
address_a[2] => ram_block3a89.PORTAADDR2
address_a[2] => ram_block3a90.PORTAADDR2
address_a[2] => ram_block3a91.PORTAADDR2
address_a[2] => ram_block3a92.PORTAADDR2
address_a[2] => ram_block3a93.PORTAADDR2
address_a[2] => ram_block3a94.PORTAADDR2
address_a[2] => ram_block3a95.PORTAADDR2
address_a[2] => ram_block3a96.PORTAADDR2
address_a[2] => ram_block3a97.PORTAADDR2
address_a[2] => ram_block3a98.PORTAADDR2
address_a[2] => ram_block3a99.PORTAADDR2
address_a[2] => ram_block3a100.PORTAADDR2
address_a[2] => ram_block3a101.PORTAADDR2
address_a[2] => ram_block3a102.PORTAADDR2
address_a[2] => ram_block3a103.PORTAADDR2
address_a[2] => ram_block3a104.PORTAADDR2
address_a[2] => ram_block3a105.PORTAADDR2
address_a[2] => ram_block3a106.PORTAADDR2
address_a[2] => ram_block3a107.PORTAADDR2
address_a[2] => ram_block3a108.PORTAADDR2
address_a[2] => ram_block3a109.PORTAADDR2
address_a[2] => ram_block3a110.PORTAADDR2
address_a[2] => ram_block3a111.PORTAADDR2
address_a[2] => ram_block3a112.PORTAADDR2
address_a[2] => ram_block3a113.PORTAADDR2
address_a[2] => ram_block3a114.PORTAADDR2
address_a[2] => ram_block3a115.PORTAADDR2
address_a[2] => ram_block3a116.PORTAADDR2
address_a[2] => ram_block3a117.PORTAADDR2
address_a[2] => ram_block3a118.PORTAADDR2
address_a[2] => ram_block3a119.PORTAADDR2
address_a[2] => ram_block3a120.PORTAADDR2
address_a[2] => ram_block3a121.PORTAADDR2
address_a[2] => ram_block3a122.PORTAADDR2
address_a[2] => ram_block3a123.PORTAADDR2
address_a[2] => ram_block3a124.PORTAADDR2
address_a[2] => ram_block3a125.PORTAADDR2
address_a[2] => ram_block3a126.PORTAADDR2
address_a[2] => ram_block3a127.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[3] => ram_block3a64.PORTAADDR3
address_a[3] => ram_block3a65.PORTAADDR3
address_a[3] => ram_block3a66.PORTAADDR3
address_a[3] => ram_block3a67.PORTAADDR3
address_a[3] => ram_block3a68.PORTAADDR3
address_a[3] => ram_block3a69.PORTAADDR3
address_a[3] => ram_block3a70.PORTAADDR3
address_a[3] => ram_block3a71.PORTAADDR3
address_a[3] => ram_block3a72.PORTAADDR3
address_a[3] => ram_block3a73.PORTAADDR3
address_a[3] => ram_block3a74.PORTAADDR3
address_a[3] => ram_block3a75.PORTAADDR3
address_a[3] => ram_block3a76.PORTAADDR3
address_a[3] => ram_block3a77.PORTAADDR3
address_a[3] => ram_block3a78.PORTAADDR3
address_a[3] => ram_block3a79.PORTAADDR3
address_a[3] => ram_block3a80.PORTAADDR3
address_a[3] => ram_block3a81.PORTAADDR3
address_a[3] => ram_block3a82.PORTAADDR3
address_a[3] => ram_block3a83.PORTAADDR3
address_a[3] => ram_block3a84.PORTAADDR3
address_a[3] => ram_block3a85.PORTAADDR3
address_a[3] => ram_block3a86.PORTAADDR3
address_a[3] => ram_block3a87.PORTAADDR3
address_a[3] => ram_block3a88.PORTAADDR3
address_a[3] => ram_block3a89.PORTAADDR3
address_a[3] => ram_block3a90.PORTAADDR3
address_a[3] => ram_block3a91.PORTAADDR3
address_a[3] => ram_block3a92.PORTAADDR3
address_a[3] => ram_block3a93.PORTAADDR3
address_a[3] => ram_block3a94.PORTAADDR3
address_a[3] => ram_block3a95.PORTAADDR3
address_a[3] => ram_block3a96.PORTAADDR3
address_a[3] => ram_block3a97.PORTAADDR3
address_a[3] => ram_block3a98.PORTAADDR3
address_a[3] => ram_block3a99.PORTAADDR3
address_a[3] => ram_block3a100.PORTAADDR3
address_a[3] => ram_block3a101.PORTAADDR3
address_a[3] => ram_block3a102.PORTAADDR3
address_a[3] => ram_block3a103.PORTAADDR3
address_a[3] => ram_block3a104.PORTAADDR3
address_a[3] => ram_block3a105.PORTAADDR3
address_a[3] => ram_block3a106.PORTAADDR3
address_a[3] => ram_block3a107.PORTAADDR3
address_a[3] => ram_block3a108.PORTAADDR3
address_a[3] => ram_block3a109.PORTAADDR3
address_a[3] => ram_block3a110.PORTAADDR3
address_a[3] => ram_block3a111.PORTAADDR3
address_a[3] => ram_block3a112.PORTAADDR3
address_a[3] => ram_block3a113.PORTAADDR3
address_a[3] => ram_block3a114.PORTAADDR3
address_a[3] => ram_block3a115.PORTAADDR3
address_a[3] => ram_block3a116.PORTAADDR3
address_a[3] => ram_block3a117.PORTAADDR3
address_a[3] => ram_block3a118.PORTAADDR3
address_a[3] => ram_block3a119.PORTAADDR3
address_a[3] => ram_block3a120.PORTAADDR3
address_a[3] => ram_block3a121.PORTAADDR3
address_a[3] => ram_block3a122.PORTAADDR3
address_a[3] => ram_block3a123.PORTAADDR3
address_a[3] => ram_block3a124.PORTAADDR3
address_a[3] => ram_block3a125.PORTAADDR3
address_a[3] => ram_block3a126.PORTAADDR3
address_a[3] => ram_block3a127.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_a[4] => ram_block3a64.PORTAADDR4
address_a[4] => ram_block3a65.PORTAADDR4
address_a[4] => ram_block3a66.PORTAADDR4
address_a[4] => ram_block3a67.PORTAADDR4
address_a[4] => ram_block3a68.PORTAADDR4
address_a[4] => ram_block3a69.PORTAADDR4
address_a[4] => ram_block3a70.PORTAADDR4
address_a[4] => ram_block3a71.PORTAADDR4
address_a[4] => ram_block3a72.PORTAADDR4
address_a[4] => ram_block3a73.PORTAADDR4
address_a[4] => ram_block3a74.PORTAADDR4
address_a[4] => ram_block3a75.PORTAADDR4
address_a[4] => ram_block3a76.PORTAADDR4
address_a[4] => ram_block3a77.PORTAADDR4
address_a[4] => ram_block3a78.PORTAADDR4
address_a[4] => ram_block3a79.PORTAADDR4
address_a[4] => ram_block3a80.PORTAADDR4
address_a[4] => ram_block3a81.PORTAADDR4
address_a[4] => ram_block3a82.PORTAADDR4
address_a[4] => ram_block3a83.PORTAADDR4
address_a[4] => ram_block3a84.PORTAADDR4
address_a[4] => ram_block3a85.PORTAADDR4
address_a[4] => ram_block3a86.PORTAADDR4
address_a[4] => ram_block3a87.PORTAADDR4
address_a[4] => ram_block3a88.PORTAADDR4
address_a[4] => ram_block3a89.PORTAADDR4
address_a[4] => ram_block3a90.PORTAADDR4
address_a[4] => ram_block3a91.PORTAADDR4
address_a[4] => ram_block3a92.PORTAADDR4
address_a[4] => ram_block3a93.PORTAADDR4
address_a[4] => ram_block3a94.PORTAADDR4
address_a[4] => ram_block3a95.PORTAADDR4
address_a[4] => ram_block3a96.PORTAADDR4
address_a[4] => ram_block3a97.PORTAADDR4
address_a[4] => ram_block3a98.PORTAADDR4
address_a[4] => ram_block3a99.PORTAADDR4
address_a[4] => ram_block3a100.PORTAADDR4
address_a[4] => ram_block3a101.PORTAADDR4
address_a[4] => ram_block3a102.PORTAADDR4
address_a[4] => ram_block3a103.PORTAADDR4
address_a[4] => ram_block3a104.PORTAADDR4
address_a[4] => ram_block3a105.PORTAADDR4
address_a[4] => ram_block3a106.PORTAADDR4
address_a[4] => ram_block3a107.PORTAADDR4
address_a[4] => ram_block3a108.PORTAADDR4
address_a[4] => ram_block3a109.PORTAADDR4
address_a[4] => ram_block3a110.PORTAADDR4
address_a[4] => ram_block3a111.PORTAADDR4
address_a[4] => ram_block3a112.PORTAADDR4
address_a[4] => ram_block3a113.PORTAADDR4
address_a[4] => ram_block3a114.PORTAADDR4
address_a[4] => ram_block3a115.PORTAADDR4
address_a[4] => ram_block3a116.PORTAADDR4
address_a[4] => ram_block3a117.PORTAADDR4
address_a[4] => ram_block3a118.PORTAADDR4
address_a[4] => ram_block3a119.PORTAADDR4
address_a[4] => ram_block3a120.PORTAADDR4
address_a[4] => ram_block3a121.PORTAADDR4
address_a[4] => ram_block3a122.PORTAADDR4
address_a[4] => ram_block3a123.PORTAADDR4
address_a[4] => ram_block3a124.PORTAADDR4
address_a[4] => ram_block3a125.PORTAADDR4
address_a[4] => ram_block3a126.PORTAADDR4
address_a[4] => ram_block3a127.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[5] => ram_block3a60.PORTAADDR5
address_a[5] => ram_block3a61.PORTAADDR5
address_a[5] => ram_block3a62.PORTAADDR5
address_a[5] => ram_block3a63.PORTAADDR5
address_a[5] => ram_block3a64.PORTAADDR5
address_a[5] => ram_block3a65.PORTAADDR5
address_a[5] => ram_block3a66.PORTAADDR5
address_a[5] => ram_block3a67.PORTAADDR5
address_a[5] => ram_block3a68.PORTAADDR5
address_a[5] => ram_block3a69.PORTAADDR5
address_a[5] => ram_block3a70.PORTAADDR5
address_a[5] => ram_block3a71.PORTAADDR5
address_a[5] => ram_block3a72.PORTAADDR5
address_a[5] => ram_block3a73.PORTAADDR5
address_a[5] => ram_block3a74.PORTAADDR5
address_a[5] => ram_block3a75.PORTAADDR5
address_a[5] => ram_block3a76.PORTAADDR5
address_a[5] => ram_block3a77.PORTAADDR5
address_a[5] => ram_block3a78.PORTAADDR5
address_a[5] => ram_block3a79.PORTAADDR5
address_a[5] => ram_block3a80.PORTAADDR5
address_a[5] => ram_block3a81.PORTAADDR5
address_a[5] => ram_block3a82.PORTAADDR5
address_a[5] => ram_block3a83.PORTAADDR5
address_a[5] => ram_block3a84.PORTAADDR5
address_a[5] => ram_block3a85.PORTAADDR5
address_a[5] => ram_block3a86.PORTAADDR5
address_a[5] => ram_block3a87.PORTAADDR5
address_a[5] => ram_block3a88.PORTAADDR5
address_a[5] => ram_block3a89.PORTAADDR5
address_a[5] => ram_block3a90.PORTAADDR5
address_a[5] => ram_block3a91.PORTAADDR5
address_a[5] => ram_block3a92.PORTAADDR5
address_a[5] => ram_block3a93.PORTAADDR5
address_a[5] => ram_block3a94.PORTAADDR5
address_a[5] => ram_block3a95.PORTAADDR5
address_a[5] => ram_block3a96.PORTAADDR5
address_a[5] => ram_block3a97.PORTAADDR5
address_a[5] => ram_block3a98.PORTAADDR5
address_a[5] => ram_block3a99.PORTAADDR5
address_a[5] => ram_block3a100.PORTAADDR5
address_a[5] => ram_block3a101.PORTAADDR5
address_a[5] => ram_block3a102.PORTAADDR5
address_a[5] => ram_block3a103.PORTAADDR5
address_a[5] => ram_block3a104.PORTAADDR5
address_a[5] => ram_block3a105.PORTAADDR5
address_a[5] => ram_block3a106.PORTAADDR5
address_a[5] => ram_block3a107.PORTAADDR5
address_a[5] => ram_block3a108.PORTAADDR5
address_a[5] => ram_block3a109.PORTAADDR5
address_a[5] => ram_block3a110.PORTAADDR5
address_a[5] => ram_block3a111.PORTAADDR5
address_a[5] => ram_block3a112.PORTAADDR5
address_a[5] => ram_block3a113.PORTAADDR5
address_a[5] => ram_block3a114.PORTAADDR5
address_a[5] => ram_block3a115.PORTAADDR5
address_a[5] => ram_block3a116.PORTAADDR5
address_a[5] => ram_block3a117.PORTAADDR5
address_a[5] => ram_block3a118.PORTAADDR5
address_a[5] => ram_block3a119.PORTAADDR5
address_a[5] => ram_block3a120.PORTAADDR5
address_a[5] => ram_block3a121.PORTAADDR5
address_a[5] => ram_block3a122.PORTAADDR5
address_a[5] => ram_block3a123.PORTAADDR5
address_a[5] => ram_block3a124.PORTAADDR5
address_a[5] => ram_block3a125.PORTAADDR5
address_a[5] => ram_block3a126.PORTAADDR5
address_a[5] => ram_block3a127.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[6] => ram_block3a60.PORTAADDR6
address_a[6] => ram_block3a61.PORTAADDR6
address_a[6] => ram_block3a62.PORTAADDR6
address_a[6] => ram_block3a63.PORTAADDR6
address_a[6] => ram_block3a64.PORTAADDR6
address_a[6] => ram_block3a65.PORTAADDR6
address_a[6] => ram_block3a66.PORTAADDR6
address_a[6] => ram_block3a67.PORTAADDR6
address_a[6] => ram_block3a68.PORTAADDR6
address_a[6] => ram_block3a69.PORTAADDR6
address_a[6] => ram_block3a70.PORTAADDR6
address_a[6] => ram_block3a71.PORTAADDR6
address_a[6] => ram_block3a72.PORTAADDR6
address_a[6] => ram_block3a73.PORTAADDR6
address_a[6] => ram_block3a74.PORTAADDR6
address_a[6] => ram_block3a75.PORTAADDR6
address_a[6] => ram_block3a76.PORTAADDR6
address_a[6] => ram_block3a77.PORTAADDR6
address_a[6] => ram_block3a78.PORTAADDR6
address_a[6] => ram_block3a79.PORTAADDR6
address_a[6] => ram_block3a80.PORTAADDR6
address_a[6] => ram_block3a81.PORTAADDR6
address_a[6] => ram_block3a82.PORTAADDR6
address_a[6] => ram_block3a83.PORTAADDR6
address_a[6] => ram_block3a84.PORTAADDR6
address_a[6] => ram_block3a85.PORTAADDR6
address_a[6] => ram_block3a86.PORTAADDR6
address_a[6] => ram_block3a87.PORTAADDR6
address_a[6] => ram_block3a88.PORTAADDR6
address_a[6] => ram_block3a89.PORTAADDR6
address_a[6] => ram_block3a90.PORTAADDR6
address_a[6] => ram_block3a91.PORTAADDR6
address_a[6] => ram_block3a92.PORTAADDR6
address_a[6] => ram_block3a93.PORTAADDR6
address_a[6] => ram_block3a94.PORTAADDR6
address_a[6] => ram_block3a95.PORTAADDR6
address_a[6] => ram_block3a96.PORTAADDR6
address_a[6] => ram_block3a97.PORTAADDR6
address_a[6] => ram_block3a98.PORTAADDR6
address_a[6] => ram_block3a99.PORTAADDR6
address_a[6] => ram_block3a100.PORTAADDR6
address_a[6] => ram_block3a101.PORTAADDR6
address_a[6] => ram_block3a102.PORTAADDR6
address_a[6] => ram_block3a103.PORTAADDR6
address_a[6] => ram_block3a104.PORTAADDR6
address_a[6] => ram_block3a105.PORTAADDR6
address_a[6] => ram_block3a106.PORTAADDR6
address_a[6] => ram_block3a107.PORTAADDR6
address_a[6] => ram_block3a108.PORTAADDR6
address_a[6] => ram_block3a109.PORTAADDR6
address_a[6] => ram_block3a110.PORTAADDR6
address_a[6] => ram_block3a111.PORTAADDR6
address_a[6] => ram_block3a112.PORTAADDR6
address_a[6] => ram_block3a113.PORTAADDR6
address_a[6] => ram_block3a114.PORTAADDR6
address_a[6] => ram_block3a115.PORTAADDR6
address_a[6] => ram_block3a116.PORTAADDR6
address_a[6] => ram_block3a117.PORTAADDR6
address_a[6] => ram_block3a118.PORTAADDR6
address_a[6] => ram_block3a119.PORTAADDR6
address_a[6] => ram_block3a120.PORTAADDR6
address_a[6] => ram_block3a121.PORTAADDR6
address_a[6] => ram_block3a122.PORTAADDR6
address_a[6] => ram_block3a123.PORTAADDR6
address_a[6] => ram_block3a124.PORTAADDR6
address_a[6] => ram_block3a125.PORTAADDR6
address_a[6] => ram_block3a126.PORTAADDR6
address_a[6] => ram_block3a127.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[7] => ram_block3a60.PORTAADDR7
address_a[7] => ram_block3a61.PORTAADDR7
address_a[7] => ram_block3a62.PORTAADDR7
address_a[7] => ram_block3a63.PORTAADDR7
address_a[7] => ram_block3a64.PORTAADDR7
address_a[7] => ram_block3a65.PORTAADDR7
address_a[7] => ram_block3a66.PORTAADDR7
address_a[7] => ram_block3a67.PORTAADDR7
address_a[7] => ram_block3a68.PORTAADDR7
address_a[7] => ram_block3a69.PORTAADDR7
address_a[7] => ram_block3a70.PORTAADDR7
address_a[7] => ram_block3a71.PORTAADDR7
address_a[7] => ram_block3a72.PORTAADDR7
address_a[7] => ram_block3a73.PORTAADDR7
address_a[7] => ram_block3a74.PORTAADDR7
address_a[7] => ram_block3a75.PORTAADDR7
address_a[7] => ram_block3a76.PORTAADDR7
address_a[7] => ram_block3a77.PORTAADDR7
address_a[7] => ram_block3a78.PORTAADDR7
address_a[7] => ram_block3a79.PORTAADDR7
address_a[7] => ram_block3a80.PORTAADDR7
address_a[7] => ram_block3a81.PORTAADDR7
address_a[7] => ram_block3a82.PORTAADDR7
address_a[7] => ram_block3a83.PORTAADDR7
address_a[7] => ram_block3a84.PORTAADDR7
address_a[7] => ram_block3a85.PORTAADDR7
address_a[7] => ram_block3a86.PORTAADDR7
address_a[7] => ram_block3a87.PORTAADDR7
address_a[7] => ram_block3a88.PORTAADDR7
address_a[7] => ram_block3a89.PORTAADDR7
address_a[7] => ram_block3a90.PORTAADDR7
address_a[7] => ram_block3a91.PORTAADDR7
address_a[7] => ram_block3a92.PORTAADDR7
address_a[7] => ram_block3a93.PORTAADDR7
address_a[7] => ram_block3a94.PORTAADDR7
address_a[7] => ram_block3a95.PORTAADDR7
address_a[7] => ram_block3a96.PORTAADDR7
address_a[7] => ram_block3a97.PORTAADDR7
address_a[7] => ram_block3a98.PORTAADDR7
address_a[7] => ram_block3a99.PORTAADDR7
address_a[7] => ram_block3a100.PORTAADDR7
address_a[7] => ram_block3a101.PORTAADDR7
address_a[7] => ram_block3a102.PORTAADDR7
address_a[7] => ram_block3a103.PORTAADDR7
address_a[7] => ram_block3a104.PORTAADDR7
address_a[7] => ram_block3a105.PORTAADDR7
address_a[7] => ram_block3a106.PORTAADDR7
address_a[7] => ram_block3a107.PORTAADDR7
address_a[7] => ram_block3a108.PORTAADDR7
address_a[7] => ram_block3a109.PORTAADDR7
address_a[7] => ram_block3a110.PORTAADDR7
address_a[7] => ram_block3a111.PORTAADDR7
address_a[7] => ram_block3a112.PORTAADDR7
address_a[7] => ram_block3a113.PORTAADDR7
address_a[7] => ram_block3a114.PORTAADDR7
address_a[7] => ram_block3a115.PORTAADDR7
address_a[7] => ram_block3a116.PORTAADDR7
address_a[7] => ram_block3a117.PORTAADDR7
address_a[7] => ram_block3a118.PORTAADDR7
address_a[7] => ram_block3a119.PORTAADDR7
address_a[7] => ram_block3a120.PORTAADDR7
address_a[7] => ram_block3a121.PORTAADDR7
address_a[7] => ram_block3a122.PORTAADDR7
address_a[7] => ram_block3a123.PORTAADDR7
address_a[7] => ram_block3a124.PORTAADDR7
address_a[7] => ram_block3a125.PORTAADDR7
address_a[7] => ram_block3a126.PORTAADDR7
address_a[7] => ram_block3a127.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[0] => ram_block3a64.PORTBADDR
address_b[0] => ram_block3a65.PORTBADDR
address_b[0] => ram_block3a66.PORTBADDR
address_b[0] => ram_block3a67.PORTBADDR
address_b[0] => ram_block3a68.PORTBADDR
address_b[0] => ram_block3a69.PORTBADDR
address_b[0] => ram_block3a70.PORTBADDR
address_b[0] => ram_block3a71.PORTBADDR
address_b[0] => ram_block3a72.PORTBADDR
address_b[0] => ram_block3a73.PORTBADDR
address_b[0] => ram_block3a74.PORTBADDR
address_b[0] => ram_block3a75.PORTBADDR
address_b[0] => ram_block3a76.PORTBADDR
address_b[0] => ram_block3a77.PORTBADDR
address_b[0] => ram_block3a78.PORTBADDR
address_b[0] => ram_block3a79.PORTBADDR
address_b[0] => ram_block3a80.PORTBADDR
address_b[0] => ram_block3a81.PORTBADDR
address_b[0] => ram_block3a82.PORTBADDR
address_b[0] => ram_block3a83.PORTBADDR
address_b[0] => ram_block3a84.PORTBADDR
address_b[0] => ram_block3a85.PORTBADDR
address_b[0] => ram_block3a86.PORTBADDR
address_b[0] => ram_block3a87.PORTBADDR
address_b[0] => ram_block3a88.PORTBADDR
address_b[0] => ram_block3a89.PORTBADDR
address_b[0] => ram_block3a90.PORTBADDR
address_b[0] => ram_block3a91.PORTBADDR
address_b[0] => ram_block3a92.PORTBADDR
address_b[0] => ram_block3a93.PORTBADDR
address_b[0] => ram_block3a94.PORTBADDR
address_b[0] => ram_block3a95.PORTBADDR
address_b[0] => ram_block3a96.PORTBADDR
address_b[0] => ram_block3a97.PORTBADDR
address_b[0] => ram_block3a98.PORTBADDR
address_b[0] => ram_block3a99.PORTBADDR
address_b[0] => ram_block3a100.PORTBADDR
address_b[0] => ram_block3a101.PORTBADDR
address_b[0] => ram_block3a102.PORTBADDR
address_b[0] => ram_block3a103.PORTBADDR
address_b[0] => ram_block3a104.PORTBADDR
address_b[0] => ram_block3a105.PORTBADDR
address_b[0] => ram_block3a106.PORTBADDR
address_b[0] => ram_block3a107.PORTBADDR
address_b[0] => ram_block3a108.PORTBADDR
address_b[0] => ram_block3a109.PORTBADDR
address_b[0] => ram_block3a110.PORTBADDR
address_b[0] => ram_block3a111.PORTBADDR
address_b[0] => ram_block3a112.PORTBADDR
address_b[0] => ram_block3a113.PORTBADDR
address_b[0] => ram_block3a114.PORTBADDR
address_b[0] => ram_block3a115.PORTBADDR
address_b[0] => ram_block3a116.PORTBADDR
address_b[0] => ram_block3a117.PORTBADDR
address_b[0] => ram_block3a118.PORTBADDR
address_b[0] => ram_block3a119.PORTBADDR
address_b[0] => ram_block3a120.PORTBADDR
address_b[0] => ram_block3a121.PORTBADDR
address_b[0] => ram_block3a122.PORTBADDR
address_b[0] => ram_block3a123.PORTBADDR
address_b[0] => ram_block3a124.PORTBADDR
address_b[0] => ram_block3a125.PORTBADDR
address_b[0] => ram_block3a126.PORTBADDR
address_b[0] => ram_block3a127.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[1] => ram_block3a64.PORTBADDR1
address_b[1] => ram_block3a65.PORTBADDR1
address_b[1] => ram_block3a66.PORTBADDR1
address_b[1] => ram_block3a67.PORTBADDR1
address_b[1] => ram_block3a68.PORTBADDR1
address_b[1] => ram_block3a69.PORTBADDR1
address_b[1] => ram_block3a70.PORTBADDR1
address_b[1] => ram_block3a71.PORTBADDR1
address_b[1] => ram_block3a72.PORTBADDR1
address_b[1] => ram_block3a73.PORTBADDR1
address_b[1] => ram_block3a74.PORTBADDR1
address_b[1] => ram_block3a75.PORTBADDR1
address_b[1] => ram_block3a76.PORTBADDR1
address_b[1] => ram_block3a77.PORTBADDR1
address_b[1] => ram_block3a78.PORTBADDR1
address_b[1] => ram_block3a79.PORTBADDR1
address_b[1] => ram_block3a80.PORTBADDR1
address_b[1] => ram_block3a81.PORTBADDR1
address_b[1] => ram_block3a82.PORTBADDR1
address_b[1] => ram_block3a83.PORTBADDR1
address_b[1] => ram_block3a84.PORTBADDR1
address_b[1] => ram_block3a85.PORTBADDR1
address_b[1] => ram_block3a86.PORTBADDR1
address_b[1] => ram_block3a87.PORTBADDR1
address_b[1] => ram_block3a88.PORTBADDR1
address_b[1] => ram_block3a89.PORTBADDR1
address_b[1] => ram_block3a90.PORTBADDR1
address_b[1] => ram_block3a91.PORTBADDR1
address_b[1] => ram_block3a92.PORTBADDR1
address_b[1] => ram_block3a93.PORTBADDR1
address_b[1] => ram_block3a94.PORTBADDR1
address_b[1] => ram_block3a95.PORTBADDR1
address_b[1] => ram_block3a96.PORTBADDR1
address_b[1] => ram_block3a97.PORTBADDR1
address_b[1] => ram_block3a98.PORTBADDR1
address_b[1] => ram_block3a99.PORTBADDR1
address_b[1] => ram_block3a100.PORTBADDR1
address_b[1] => ram_block3a101.PORTBADDR1
address_b[1] => ram_block3a102.PORTBADDR1
address_b[1] => ram_block3a103.PORTBADDR1
address_b[1] => ram_block3a104.PORTBADDR1
address_b[1] => ram_block3a105.PORTBADDR1
address_b[1] => ram_block3a106.PORTBADDR1
address_b[1] => ram_block3a107.PORTBADDR1
address_b[1] => ram_block3a108.PORTBADDR1
address_b[1] => ram_block3a109.PORTBADDR1
address_b[1] => ram_block3a110.PORTBADDR1
address_b[1] => ram_block3a111.PORTBADDR1
address_b[1] => ram_block3a112.PORTBADDR1
address_b[1] => ram_block3a113.PORTBADDR1
address_b[1] => ram_block3a114.PORTBADDR1
address_b[1] => ram_block3a115.PORTBADDR1
address_b[1] => ram_block3a116.PORTBADDR1
address_b[1] => ram_block3a117.PORTBADDR1
address_b[1] => ram_block3a118.PORTBADDR1
address_b[1] => ram_block3a119.PORTBADDR1
address_b[1] => ram_block3a120.PORTBADDR1
address_b[1] => ram_block3a121.PORTBADDR1
address_b[1] => ram_block3a122.PORTBADDR1
address_b[1] => ram_block3a123.PORTBADDR1
address_b[1] => ram_block3a124.PORTBADDR1
address_b[1] => ram_block3a125.PORTBADDR1
address_b[1] => ram_block3a126.PORTBADDR1
address_b[1] => ram_block3a127.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[2] => ram_block3a64.PORTBADDR2
address_b[2] => ram_block3a65.PORTBADDR2
address_b[2] => ram_block3a66.PORTBADDR2
address_b[2] => ram_block3a67.PORTBADDR2
address_b[2] => ram_block3a68.PORTBADDR2
address_b[2] => ram_block3a69.PORTBADDR2
address_b[2] => ram_block3a70.PORTBADDR2
address_b[2] => ram_block3a71.PORTBADDR2
address_b[2] => ram_block3a72.PORTBADDR2
address_b[2] => ram_block3a73.PORTBADDR2
address_b[2] => ram_block3a74.PORTBADDR2
address_b[2] => ram_block3a75.PORTBADDR2
address_b[2] => ram_block3a76.PORTBADDR2
address_b[2] => ram_block3a77.PORTBADDR2
address_b[2] => ram_block3a78.PORTBADDR2
address_b[2] => ram_block3a79.PORTBADDR2
address_b[2] => ram_block3a80.PORTBADDR2
address_b[2] => ram_block3a81.PORTBADDR2
address_b[2] => ram_block3a82.PORTBADDR2
address_b[2] => ram_block3a83.PORTBADDR2
address_b[2] => ram_block3a84.PORTBADDR2
address_b[2] => ram_block3a85.PORTBADDR2
address_b[2] => ram_block3a86.PORTBADDR2
address_b[2] => ram_block3a87.PORTBADDR2
address_b[2] => ram_block3a88.PORTBADDR2
address_b[2] => ram_block3a89.PORTBADDR2
address_b[2] => ram_block3a90.PORTBADDR2
address_b[2] => ram_block3a91.PORTBADDR2
address_b[2] => ram_block3a92.PORTBADDR2
address_b[2] => ram_block3a93.PORTBADDR2
address_b[2] => ram_block3a94.PORTBADDR2
address_b[2] => ram_block3a95.PORTBADDR2
address_b[2] => ram_block3a96.PORTBADDR2
address_b[2] => ram_block3a97.PORTBADDR2
address_b[2] => ram_block3a98.PORTBADDR2
address_b[2] => ram_block3a99.PORTBADDR2
address_b[2] => ram_block3a100.PORTBADDR2
address_b[2] => ram_block3a101.PORTBADDR2
address_b[2] => ram_block3a102.PORTBADDR2
address_b[2] => ram_block3a103.PORTBADDR2
address_b[2] => ram_block3a104.PORTBADDR2
address_b[2] => ram_block3a105.PORTBADDR2
address_b[2] => ram_block3a106.PORTBADDR2
address_b[2] => ram_block3a107.PORTBADDR2
address_b[2] => ram_block3a108.PORTBADDR2
address_b[2] => ram_block3a109.PORTBADDR2
address_b[2] => ram_block3a110.PORTBADDR2
address_b[2] => ram_block3a111.PORTBADDR2
address_b[2] => ram_block3a112.PORTBADDR2
address_b[2] => ram_block3a113.PORTBADDR2
address_b[2] => ram_block3a114.PORTBADDR2
address_b[2] => ram_block3a115.PORTBADDR2
address_b[2] => ram_block3a116.PORTBADDR2
address_b[2] => ram_block3a117.PORTBADDR2
address_b[2] => ram_block3a118.PORTBADDR2
address_b[2] => ram_block3a119.PORTBADDR2
address_b[2] => ram_block3a120.PORTBADDR2
address_b[2] => ram_block3a121.PORTBADDR2
address_b[2] => ram_block3a122.PORTBADDR2
address_b[2] => ram_block3a123.PORTBADDR2
address_b[2] => ram_block3a124.PORTBADDR2
address_b[2] => ram_block3a125.PORTBADDR2
address_b[2] => ram_block3a126.PORTBADDR2
address_b[2] => ram_block3a127.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[3] => ram_block3a64.PORTBADDR3
address_b[3] => ram_block3a65.PORTBADDR3
address_b[3] => ram_block3a66.PORTBADDR3
address_b[3] => ram_block3a67.PORTBADDR3
address_b[3] => ram_block3a68.PORTBADDR3
address_b[3] => ram_block3a69.PORTBADDR3
address_b[3] => ram_block3a70.PORTBADDR3
address_b[3] => ram_block3a71.PORTBADDR3
address_b[3] => ram_block3a72.PORTBADDR3
address_b[3] => ram_block3a73.PORTBADDR3
address_b[3] => ram_block3a74.PORTBADDR3
address_b[3] => ram_block3a75.PORTBADDR3
address_b[3] => ram_block3a76.PORTBADDR3
address_b[3] => ram_block3a77.PORTBADDR3
address_b[3] => ram_block3a78.PORTBADDR3
address_b[3] => ram_block3a79.PORTBADDR3
address_b[3] => ram_block3a80.PORTBADDR3
address_b[3] => ram_block3a81.PORTBADDR3
address_b[3] => ram_block3a82.PORTBADDR3
address_b[3] => ram_block3a83.PORTBADDR3
address_b[3] => ram_block3a84.PORTBADDR3
address_b[3] => ram_block3a85.PORTBADDR3
address_b[3] => ram_block3a86.PORTBADDR3
address_b[3] => ram_block3a87.PORTBADDR3
address_b[3] => ram_block3a88.PORTBADDR3
address_b[3] => ram_block3a89.PORTBADDR3
address_b[3] => ram_block3a90.PORTBADDR3
address_b[3] => ram_block3a91.PORTBADDR3
address_b[3] => ram_block3a92.PORTBADDR3
address_b[3] => ram_block3a93.PORTBADDR3
address_b[3] => ram_block3a94.PORTBADDR3
address_b[3] => ram_block3a95.PORTBADDR3
address_b[3] => ram_block3a96.PORTBADDR3
address_b[3] => ram_block3a97.PORTBADDR3
address_b[3] => ram_block3a98.PORTBADDR3
address_b[3] => ram_block3a99.PORTBADDR3
address_b[3] => ram_block3a100.PORTBADDR3
address_b[3] => ram_block3a101.PORTBADDR3
address_b[3] => ram_block3a102.PORTBADDR3
address_b[3] => ram_block3a103.PORTBADDR3
address_b[3] => ram_block3a104.PORTBADDR3
address_b[3] => ram_block3a105.PORTBADDR3
address_b[3] => ram_block3a106.PORTBADDR3
address_b[3] => ram_block3a107.PORTBADDR3
address_b[3] => ram_block3a108.PORTBADDR3
address_b[3] => ram_block3a109.PORTBADDR3
address_b[3] => ram_block3a110.PORTBADDR3
address_b[3] => ram_block3a111.PORTBADDR3
address_b[3] => ram_block3a112.PORTBADDR3
address_b[3] => ram_block3a113.PORTBADDR3
address_b[3] => ram_block3a114.PORTBADDR3
address_b[3] => ram_block3a115.PORTBADDR3
address_b[3] => ram_block3a116.PORTBADDR3
address_b[3] => ram_block3a117.PORTBADDR3
address_b[3] => ram_block3a118.PORTBADDR3
address_b[3] => ram_block3a119.PORTBADDR3
address_b[3] => ram_block3a120.PORTBADDR3
address_b[3] => ram_block3a121.PORTBADDR3
address_b[3] => ram_block3a122.PORTBADDR3
address_b[3] => ram_block3a123.PORTBADDR3
address_b[3] => ram_block3a124.PORTBADDR3
address_b[3] => ram_block3a125.PORTBADDR3
address_b[3] => ram_block3a126.PORTBADDR3
address_b[3] => ram_block3a127.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
address_b[4] => ram_block3a64.PORTBADDR4
address_b[4] => ram_block3a65.PORTBADDR4
address_b[4] => ram_block3a66.PORTBADDR4
address_b[4] => ram_block3a67.PORTBADDR4
address_b[4] => ram_block3a68.PORTBADDR4
address_b[4] => ram_block3a69.PORTBADDR4
address_b[4] => ram_block3a70.PORTBADDR4
address_b[4] => ram_block3a71.PORTBADDR4
address_b[4] => ram_block3a72.PORTBADDR4
address_b[4] => ram_block3a73.PORTBADDR4
address_b[4] => ram_block3a74.PORTBADDR4
address_b[4] => ram_block3a75.PORTBADDR4
address_b[4] => ram_block3a76.PORTBADDR4
address_b[4] => ram_block3a77.PORTBADDR4
address_b[4] => ram_block3a78.PORTBADDR4
address_b[4] => ram_block3a79.PORTBADDR4
address_b[4] => ram_block3a80.PORTBADDR4
address_b[4] => ram_block3a81.PORTBADDR4
address_b[4] => ram_block3a82.PORTBADDR4
address_b[4] => ram_block3a83.PORTBADDR4
address_b[4] => ram_block3a84.PORTBADDR4
address_b[4] => ram_block3a85.PORTBADDR4
address_b[4] => ram_block3a86.PORTBADDR4
address_b[4] => ram_block3a87.PORTBADDR4
address_b[4] => ram_block3a88.PORTBADDR4
address_b[4] => ram_block3a89.PORTBADDR4
address_b[4] => ram_block3a90.PORTBADDR4
address_b[4] => ram_block3a91.PORTBADDR4
address_b[4] => ram_block3a92.PORTBADDR4
address_b[4] => ram_block3a93.PORTBADDR4
address_b[4] => ram_block3a94.PORTBADDR4
address_b[4] => ram_block3a95.PORTBADDR4
address_b[4] => ram_block3a96.PORTBADDR4
address_b[4] => ram_block3a97.PORTBADDR4
address_b[4] => ram_block3a98.PORTBADDR4
address_b[4] => ram_block3a99.PORTBADDR4
address_b[4] => ram_block3a100.PORTBADDR4
address_b[4] => ram_block3a101.PORTBADDR4
address_b[4] => ram_block3a102.PORTBADDR4
address_b[4] => ram_block3a103.PORTBADDR4
address_b[4] => ram_block3a104.PORTBADDR4
address_b[4] => ram_block3a105.PORTBADDR4
address_b[4] => ram_block3a106.PORTBADDR4
address_b[4] => ram_block3a107.PORTBADDR4
address_b[4] => ram_block3a108.PORTBADDR4
address_b[4] => ram_block3a109.PORTBADDR4
address_b[4] => ram_block3a110.PORTBADDR4
address_b[4] => ram_block3a111.PORTBADDR4
address_b[4] => ram_block3a112.PORTBADDR4
address_b[4] => ram_block3a113.PORTBADDR4
address_b[4] => ram_block3a114.PORTBADDR4
address_b[4] => ram_block3a115.PORTBADDR4
address_b[4] => ram_block3a116.PORTBADDR4
address_b[4] => ram_block3a117.PORTBADDR4
address_b[4] => ram_block3a118.PORTBADDR4
address_b[4] => ram_block3a119.PORTBADDR4
address_b[4] => ram_block3a120.PORTBADDR4
address_b[4] => ram_block3a121.PORTBADDR4
address_b[4] => ram_block3a122.PORTBADDR4
address_b[4] => ram_block3a123.PORTBADDR4
address_b[4] => ram_block3a124.PORTBADDR4
address_b[4] => ram_block3a125.PORTBADDR4
address_b[4] => ram_block3a126.PORTBADDR4
address_b[4] => ram_block3a127.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[5] => ram_block3a60.PORTBADDR5
address_b[5] => ram_block3a61.PORTBADDR5
address_b[5] => ram_block3a62.PORTBADDR5
address_b[5] => ram_block3a63.PORTBADDR5
address_b[5] => ram_block3a64.PORTBADDR5
address_b[5] => ram_block3a65.PORTBADDR5
address_b[5] => ram_block3a66.PORTBADDR5
address_b[5] => ram_block3a67.PORTBADDR5
address_b[5] => ram_block3a68.PORTBADDR5
address_b[5] => ram_block3a69.PORTBADDR5
address_b[5] => ram_block3a70.PORTBADDR5
address_b[5] => ram_block3a71.PORTBADDR5
address_b[5] => ram_block3a72.PORTBADDR5
address_b[5] => ram_block3a73.PORTBADDR5
address_b[5] => ram_block3a74.PORTBADDR5
address_b[5] => ram_block3a75.PORTBADDR5
address_b[5] => ram_block3a76.PORTBADDR5
address_b[5] => ram_block3a77.PORTBADDR5
address_b[5] => ram_block3a78.PORTBADDR5
address_b[5] => ram_block3a79.PORTBADDR5
address_b[5] => ram_block3a80.PORTBADDR5
address_b[5] => ram_block3a81.PORTBADDR5
address_b[5] => ram_block3a82.PORTBADDR5
address_b[5] => ram_block3a83.PORTBADDR5
address_b[5] => ram_block3a84.PORTBADDR5
address_b[5] => ram_block3a85.PORTBADDR5
address_b[5] => ram_block3a86.PORTBADDR5
address_b[5] => ram_block3a87.PORTBADDR5
address_b[5] => ram_block3a88.PORTBADDR5
address_b[5] => ram_block3a89.PORTBADDR5
address_b[5] => ram_block3a90.PORTBADDR5
address_b[5] => ram_block3a91.PORTBADDR5
address_b[5] => ram_block3a92.PORTBADDR5
address_b[5] => ram_block3a93.PORTBADDR5
address_b[5] => ram_block3a94.PORTBADDR5
address_b[5] => ram_block3a95.PORTBADDR5
address_b[5] => ram_block3a96.PORTBADDR5
address_b[5] => ram_block3a97.PORTBADDR5
address_b[5] => ram_block3a98.PORTBADDR5
address_b[5] => ram_block3a99.PORTBADDR5
address_b[5] => ram_block3a100.PORTBADDR5
address_b[5] => ram_block3a101.PORTBADDR5
address_b[5] => ram_block3a102.PORTBADDR5
address_b[5] => ram_block3a103.PORTBADDR5
address_b[5] => ram_block3a104.PORTBADDR5
address_b[5] => ram_block3a105.PORTBADDR5
address_b[5] => ram_block3a106.PORTBADDR5
address_b[5] => ram_block3a107.PORTBADDR5
address_b[5] => ram_block3a108.PORTBADDR5
address_b[5] => ram_block3a109.PORTBADDR5
address_b[5] => ram_block3a110.PORTBADDR5
address_b[5] => ram_block3a111.PORTBADDR5
address_b[5] => ram_block3a112.PORTBADDR5
address_b[5] => ram_block3a113.PORTBADDR5
address_b[5] => ram_block3a114.PORTBADDR5
address_b[5] => ram_block3a115.PORTBADDR5
address_b[5] => ram_block3a116.PORTBADDR5
address_b[5] => ram_block3a117.PORTBADDR5
address_b[5] => ram_block3a118.PORTBADDR5
address_b[5] => ram_block3a119.PORTBADDR5
address_b[5] => ram_block3a120.PORTBADDR5
address_b[5] => ram_block3a121.PORTBADDR5
address_b[5] => ram_block3a122.PORTBADDR5
address_b[5] => ram_block3a123.PORTBADDR5
address_b[5] => ram_block3a124.PORTBADDR5
address_b[5] => ram_block3a125.PORTBADDR5
address_b[5] => ram_block3a126.PORTBADDR5
address_b[5] => ram_block3a127.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[6] => ram_block3a60.PORTBADDR6
address_b[6] => ram_block3a61.PORTBADDR6
address_b[6] => ram_block3a62.PORTBADDR6
address_b[6] => ram_block3a63.PORTBADDR6
address_b[6] => ram_block3a64.PORTBADDR6
address_b[6] => ram_block3a65.PORTBADDR6
address_b[6] => ram_block3a66.PORTBADDR6
address_b[6] => ram_block3a67.PORTBADDR6
address_b[6] => ram_block3a68.PORTBADDR6
address_b[6] => ram_block3a69.PORTBADDR6
address_b[6] => ram_block3a70.PORTBADDR6
address_b[6] => ram_block3a71.PORTBADDR6
address_b[6] => ram_block3a72.PORTBADDR6
address_b[6] => ram_block3a73.PORTBADDR6
address_b[6] => ram_block3a74.PORTBADDR6
address_b[6] => ram_block3a75.PORTBADDR6
address_b[6] => ram_block3a76.PORTBADDR6
address_b[6] => ram_block3a77.PORTBADDR6
address_b[6] => ram_block3a78.PORTBADDR6
address_b[6] => ram_block3a79.PORTBADDR6
address_b[6] => ram_block3a80.PORTBADDR6
address_b[6] => ram_block3a81.PORTBADDR6
address_b[6] => ram_block3a82.PORTBADDR6
address_b[6] => ram_block3a83.PORTBADDR6
address_b[6] => ram_block3a84.PORTBADDR6
address_b[6] => ram_block3a85.PORTBADDR6
address_b[6] => ram_block3a86.PORTBADDR6
address_b[6] => ram_block3a87.PORTBADDR6
address_b[6] => ram_block3a88.PORTBADDR6
address_b[6] => ram_block3a89.PORTBADDR6
address_b[6] => ram_block3a90.PORTBADDR6
address_b[6] => ram_block3a91.PORTBADDR6
address_b[6] => ram_block3a92.PORTBADDR6
address_b[6] => ram_block3a93.PORTBADDR6
address_b[6] => ram_block3a94.PORTBADDR6
address_b[6] => ram_block3a95.PORTBADDR6
address_b[6] => ram_block3a96.PORTBADDR6
address_b[6] => ram_block3a97.PORTBADDR6
address_b[6] => ram_block3a98.PORTBADDR6
address_b[6] => ram_block3a99.PORTBADDR6
address_b[6] => ram_block3a100.PORTBADDR6
address_b[6] => ram_block3a101.PORTBADDR6
address_b[6] => ram_block3a102.PORTBADDR6
address_b[6] => ram_block3a103.PORTBADDR6
address_b[6] => ram_block3a104.PORTBADDR6
address_b[6] => ram_block3a105.PORTBADDR6
address_b[6] => ram_block3a106.PORTBADDR6
address_b[6] => ram_block3a107.PORTBADDR6
address_b[6] => ram_block3a108.PORTBADDR6
address_b[6] => ram_block3a109.PORTBADDR6
address_b[6] => ram_block3a110.PORTBADDR6
address_b[6] => ram_block3a111.PORTBADDR6
address_b[6] => ram_block3a112.PORTBADDR6
address_b[6] => ram_block3a113.PORTBADDR6
address_b[6] => ram_block3a114.PORTBADDR6
address_b[6] => ram_block3a115.PORTBADDR6
address_b[6] => ram_block3a116.PORTBADDR6
address_b[6] => ram_block3a117.PORTBADDR6
address_b[6] => ram_block3a118.PORTBADDR6
address_b[6] => ram_block3a119.PORTBADDR6
address_b[6] => ram_block3a120.PORTBADDR6
address_b[6] => ram_block3a121.PORTBADDR6
address_b[6] => ram_block3a122.PORTBADDR6
address_b[6] => ram_block3a123.PORTBADDR6
address_b[6] => ram_block3a124.PORTBADDR6
address_b[6] => ram_block3a125.PORTBADDR6
address_b[6] => ram_block3a126.PORTBADDR6
address_b[6] => ram_block3a127.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[7] => ram_block3a60.PORTBADDR7
address_b[7] => ram_block3a61.PORTBADDR7
address_b[7] => ram_block3a62.PORTBADDR7
address_b[7] => ram_block3a63.PORTBADDR7
address_b[7] => ram_block3a64.PORTBADDR7
address_b[7] => ram_block3a65.PORTBADDR7
address_b[7] => ram_block3a66.PORTBADDR7
address_b[7] => ram_block3a67.PORTBADDR7
address_b[7] => ram_block3a68.PORTBADDR7
address_b[7] => ram_block3a69.PORTBADDR7
address_b[7] => ram_block3a70.PORTBADDR7
address_b[7] => ram_block3a71.PORTBADDR7
address_b[7] => ram_block3a72.PORTBADDR7
address_b[7] => ram_block3a73.PORTBADDR7
address_b[7] => ram_block3a74.PORTBADDR7
address_b[7] => ram_block3a75.PORTBADDR7
address_b[7] => ram_block3a76.PORTBADDR7
address_b[7] => ram_block3a77.PORTBADDR7
address_b[7] => ram_block3a78.PORTBADDR7
address_b[7] => ram_block3a79.PORTBADDR7
address_b[7] => ram_block3a80.PORTBADDR7
address_b[7] => ram_block3a81.PORTBADDR7
address_b[7] => ram_block3a82.PORTBADDR7
address_b[7] => ram_block3a83.PORTBADDR7
address_b[7] => ram_block3a84.PORTBADDR7
address_b[7] => ram_block3a85.PORTBADDR7
address_b[7] => ram_block3a86.PORTBADDR7
address_b[7] => ram_block3a87.PORTBADDR7
address_b[7] => ram_block3a88.PORTBADDR7
address_b[7] => ram_block3a89.PORTBADDR7
address_b[7] => ram_block3a90.PORTBADDR7
address_b[7] => ram_block3a91.PORTBADDR7
address_b[7] => ram_block3a92.PORTBADDR7
address_b[7] => ram_block3a93.PORTBADDR7
address_b[7] => ram_block3a94.PORTBADDR7
address_b[7] => ram_block3a95.PORTBADDR7
address_b[7] => ram_block3a96.PORTBADDR7
address_b[7] => ram_block3a97.PORTBADDR7
address_b[7] => ram_block3a98.PORTBADDR7
address_b[7] => ram_block3a99.PORTBADDR7
address_b[7] => ram_block3a100.PORTBADDR7
address_b[7] => ram_block3a101.PORTBADDR7
address_b[7] => ram_block3a102.PORTBADDR7
address_b[7] => ram_block3a103.PORTBADDR7
address_b[7] => ram_block3a104.PORTBADDR7
address_b[7] => ram_block3a105.PORTBADDR7
address_b[7] => ram_block3a106.PORTBADDR7
address_b[7] => ram_block3a107.PORTBADDR7
address_b[7] => ram_block3a108.PORTBADDR7
address_b[7] => ram_block3a109.PORTBADDR7
address_b[7] => ram_block3a110.PORTBADDR7
address_b[7] => ram_block3a111.PORTBADDR7
address_b[7] => ram_block3a112.PORTBADDR7
address_b[7] => ram_block3a113.PORTBADDR7
address_b[7] => ram_block3a114.PORTBADDR7
address_b[7] => ram_block3a115.PORTBADDR7
address_b[7] => ram_block3a116.PORTBADDR7
address_b[7] => ram_block3a117.PORTBADDR7
address_b[7] => ram_block3a118.PORTBADDR7
address_b[7] => ram_block3a119.PORTBADDR7
address_b[7] => ram_block3a120.PORTBADDR7
address_b[7] => ram_block3a121.PORTBADDR7
address_b[7] => ram_block3a122.PORTBADDR7
address_b[7] => ram_block3a123.PORTBADDR7
address_b[7] => ram_block3a124.PORTBADDR7
address_b[7] => ram_block3a125.PORTBADDR7
address_b[7] => ram_block3a126.PORTBADDR7
address_b[7] => ram_block3a127.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock0 => ram_block3a64.CLK0
clock0 => ram_block3a65.CLK0
clock0 => ram_block3a66.CLK0
clock0 => ram_block3a67.CLK0
clock0 => ram_block3a68.CLK0
clock0 => ram_block3a69.CLK0
clock0 => ram_block3a70.CLK0
clock0 => ram_block3a71.CLK0
clock0 => ram_block3a72.CLK0
clock0 => ram_block3a73.CLK0
clock0 => ram_block3a74.CLK0
clock0 => ram_block3a75.CLK0
clock0 => ram_block3a76.CLK0
clock0 => ram_block3a77.CLK0
clock0 => ram_block3a78.CLK0
clock0 => ram_block3a79.CLK0
clock0 => ram_block3a80.CLK0
clock0 => ram_block3a81.CLK0
clock0 => ram_block3a82.CLK0
clock0 => ram_block3a83.CLK0
clock0 => ram_block3a84.CLK0
clock0 => ram_block3a85.CLK0
clock0 => ram_block3a86.CLK0
clock0 => ram_block3a87.CLK0
clock0 => ram_block3a88.CLK0
clock0 => ram_block3a89.CLK0
clock0 => ram_block3a90.CLK0
clock0 => ram_block3a91.CLK0
clock0 => ram_block3a92.CLK0
clock0 => ram_block3a93.CLK0
clock0 => ram_block3a94.CLK0
clock0 => ram_block3a95.CLK0
clock0 => ram_block3a96.CLK0
clock0 => ram_block3a97.CLK0
clock0 => ram_block3a98.CLK0
clock0 => ram_block3a99.CLK0
clock0 => ram_block3a100.CLK0
clock0 => ram_block3a101.CLK0
clock0 => ram_block3a102.CLK0
clock0 => ram_block3a103.CLK0
clock0 => ram_block3a104.CLK0
clock0 => ram_block3a105.CLK0
clock0 => ram_block3a106.CLK0
clock0 => ram_block3a107.CLK0
clock0 => ram_block3a108.CLK0
clock0 => ram_block3a109.CLK0
clock0 => ram_block3a110.CLK0
clock0 => ram_block3a111.CLK0
clock0 => ram_block3a112.CLK0
clock0 => ram_block3a113.CLK0
clock0 => ram_block3a114.CLK0
clock0 => ram_block3a115.CLK0
clock0 => ram_block3a116.CLK0
clock0 => ram_block3a117.CLK0
clock0 => ram_block3a118.CLK0
clock0 => ram_block3a119.CLK0
clock0 => ram_block3a120.CLK0
clock0 => ram_block3a121.CLK0
clock0 => ram_block3a122.CLK0
clock0 => ram_block3a123.CLK0
clock0 => ram_block3a124.CLK0
clock0 => ram_block3a125.CLK0
clock0 => ram_block3a126.CLK0
clock0 => ram_block3a127.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
clock1 => ram_block3a64.CLK1
clock1 => ram_block3a65.CLK1
clock1 => ram_block3a66.CLK1
clock1 => ram_block3a67.CLK1
clock1 => ram_block3a68.CLK1
clock1 => ram_block3a69.CLK1
clock1 => ram_block3a70.CLK1
clock1 => ram_block3a71.CLK1
clock1 => ram_block3a72.CLK1
clock1 => ram_block3a73.CLK1
clock1 => ram_block3a74.CLK1
clock1 => ram_block3a75.CLK1
clock1 => ram_block3a76.CLK1
clock1 => ram_block3a77.CLK1
clock1 => ram_block3a78.CLK1
clock1 => ram_block3a79.CLK1
clock1 => ram_block3a80.CLK1
clock1 => ram_block3a81.CLK1
clock1 => ram_block3a82.CLK1
clock1 => ram_block3a83.CLK1
clock1 => ram_block3a84.CLK1
clock1 => ram_block3a85.CLK1
clock1 => ram_block3a86.CLK1
clock1 => ram_block3a87.CLK1
clock1 => ram_block3a88.CLK1
clock1 => ram_block3a89.CLK1
clock1 => ram_block3a90.CLK1
clock1 => ram_block3a91.CLK1
clock1 => ram_block3a92.CLK1
clock1 => ram_block3a93.CLK1
clock1 => ram_block3a94.CLK1
clock1 => ram_block3a95.CLK1
clock1 => ram_block3a96.CLK1
clock1 => ram_block3a97.CLK1
clock1 => ram_block3a98.CLK1
clock1 => ram_block3a99.CLK1
clock1 => ram_block3a100.CLK1
clock1 => ram_block3a101.CLK1
clock1 => ram_block3a102.CLK1
clock1 => ram_block3a103.CLK1
clock1 => ram_block3a104.CLK1
clock1 => ram_block3a105.CLK1
clock1 => ram_block3a106.CLK1
clock1 => ram_block3a107.CLK1
clock1 => ram_block3a108.CLK1
clock1 => ram_block3a109.CLK1
clock1 => ram_block3a110.CLK1
clock1 => ram_block3a111.CLK1
clock1 => ram_block3a112.CLK1
clock1 => ram_block3a113.CLK1
clock1 => ram_block3a114.CLK1
clock1 => ram_block3a115.CLK1
clock1 => ram_block3a116.CLK1
clock1 => ram_block3a117.CLK1
clock1 => ram_block3a118.CLK1
clock1 => ram_block3a119.CLK1
clock1 => ram_block3a120.CLK1
clock1 => ram_block3a121.CLK1
clock1 => ram_block3a122.CLK1
clock1 => ram_block3a123.CLK1
clock1 => ram_block3a124.CLK1
clock1 => ram_block3a125.CLK1
clock1 => ram_block3a126.CLK1
clock1 => ram_block3a127.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
data_b[32] => ram_block3a32.PORTBDATAIN
data_b[33] => ram_block3a33.PORTBDATAIN
data_b[34] => ram_block3a34.PORTBDATAIN
data_b[35] => ram_block3a35.PORTBDATAIN
data_b[36] => ram_block3a36.PORTBDATAIN
data_b[37] => ram_block3a37.PORTBDATAIN
data_b[38] => ram_block3a38.PORTBDATAIN
data_b[39] => ram_block3a39.PORTBDATAIN
data_b[40] => ram_block3a40.PORTBDATAIN
data_b[41] => ram_block3a41.PORTBDATAIN
data_b[42] => ram_block3a42.PORTBDATAIN
data_b[43] => ram_block3a43.PORTBDATAIN
data_b[44] => ram_block3a44.PORTBDATAIN
data_b[45] => ram_block3a45.PORTBDATAIN
data_b[46] => ram_block3a46.PORTBDATAIN
data_b[47] => ram_block3a47.PORTBDATAIN
data_b[48] => ram_block3a48.PORTBDATAIN
data_b[49] => ram_block3a49.PORTBDATAIN
data_b[50] => ram_block3a50.PORTBDATAIN
data_b[51] => ram_block3a51.PORTBDATAIN
data_b[52] => ram_block3a52.PORTBDATAIN
data_b[53] => ram_block3a53.PORTBDATAIN
data_b[54] => ram_block3a54.PORTBDATAIN
data_b[55] => ram_block3a55.PORTBDATAIN
data_b[56] => ram_block3a56.PORTBDATAIN
data_b[57] => ram_block3a57.PORTBDATAIN
data_b[58] => ram_block3a58.PORTBDATAIN
data_b[59] => ram_block3a59.PORTBDATAIN
data_b[60] => ram_block3a60.PORTBDATAIN
data_b[61] => ram_block3a61.PORTBDATAIN
data_b[62] => ram_block3a62.PORTBDATAIN
data_b[63] => ram_block3a63.PORTBDATAIN
data_b[64] => ram_block3a64.PORTBDATAIN
data_b[65] => ram_block3a65.PORTBDATAIN
data_b[66] => ram_block3a66.PORTBDATAIN
data_b[67] => ram_block3a67.PORTBDATAIN
data_b[68] => ram_block3a68.PORTBDATAIN
data_b[69] => ram_block3a69.PORTBDATAIN
data_b[70] => ram_block3a70.PORTBDATAIN
data_b[71] => ram_block3a71.PORTBDATAIN
data_b[72] => ram_block3a72.PORTBDATAIN
data_b[73] => ram_block3a73.PORTBDATAIN
data_b[74] => ram_block3a74.PORTBDATAIN
data_b[75] => ram_block3a75.PORTBDATAIN
data_b[76] => ram_block3a76.PORTBDATAIN
data_b[77] => ram_block3a77.PORTBDATAIN
data_b[78] => ram_block3a78.PORTBDATAIN
data_b[79] => ram_block3a79.PORTBDATAIN
data_b[80] => ram_block3a80.PORTBDATAIN
data_b[81] => ram_block3a81.PORTBDATAIN
data_b[82] => ram_block3a82.PORTBDATAIN
data_b[83] => ram_block3a83.PORTBDATAIN
data_b[84] => ram_block3a84.PORTBDATAIN
data_b[85] => ram_block3a85.PORTBDATAIN
data_b[86] => ram_block3a86.PORTBDATAIN
data_b[87] => ram_block3a87.PORTBDATAIN
data_b[88] => ram_block3a88.PORTBDATAIN
data_b[89] => ram_block3a89.PORTBDATAIN
data_b[90] => ram_block3a90.PORTBDATAIN
data_b[91] => ram_block3a91.PORTBDATAIN
data_b[92] => ram_block3a92.PORTBDATAIN
data_b[93] => ram_block3a93.PORTBDATAIN
data_b[94] => ram_block3a94.PORTBDATAIN
data_b[95] => ram_block3a95.PORTBDATAIN
data_b[96] => ram_block3a96.PORTBDATAIN
data_b[97] => ram_block3a97.PORTBDATAIN
data_b[98] => ram_block3a98.PORTBDATAIN
data_b[99] => ram_block3a99.PORTBDATAIN
data_b[100] => ram_block3a100.PORTBDATAIN
data_b[101] => ram_block3a101.PORTBDATAIN
data_b[102] => ram_block3a102.PORTBDATAIN
data_b[103] => ram_block3a103.PORTBDATAIN
data_b[104] => ram_block3a104.PORTBDATAIN
data_b[105] => ram_block3a105.PORTBDATAIN
data_b[106] => ram_block3a106.PORTBDATAIN
data_b[107] => ram_block3a107.PORTBDATAIN
data_b[108] => ram_block3a108.PORTBDATAIN
data_b[109] => ram_block3a109.PORTBDATAIN
data_b[110] => ram_block3a110.PORTBDATAIN
data_b[111] => ram_block3a111.PORTBDATAIN
data_b[112] => ram_block3a112.PORTBDATAIN
data_b[113] => ram_block3a113.PORTBDATAIN
data_b[114] => ram_block3a114.PORTBDATAIN
data_b[115] => ram_block3a115.PORTBDATAIN
data_b[116] => ram_block3a116.PORTBDATAIN
data_b[117] => ram_block3a117.PORTBDATAIN
data_b[118] => ram_block3a118.PORTBDATAIN
data_b[119] => ram_block3a119.PORTBDATAIN
data_b[120] => ram_block3a120.PORTBDATAIN
data_b[121] => ram_block3a121.PORTBDATAIN
data_b[122] => ram_block3a122.PORTBDATAIN
data_b[123] => ram_block3a123.PORTBDATAIN
data_b[124] => ram_block3a124.PORTBDATAIN
data_b[125] => ram_block3a125.PORTBDATAIN
data_b[126] => ram_block3a126.PORTBDATAIN
data_b[127] => ram_block3a127.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_a[32] <= ram_block3a32.PORTADATAOUT
q_a[33] <= ram_block3a33.PORTADATAOUT
q_a[34] <= ram_block3a34.PORTADATAOUT
q_a[35] <= ram_block3a35.PORTADATAOUT
q_a[36] <= ram_block3a36.PORTADATAOUT
q_a[37] <= ram_block3a37.PORTADATAOUT
q_a[38] <= ram_block3a38.PORTADATAOUT
q_a[39] <= ram_block3a39.PORTADATAOUT
q_a[40] <= ram_block3a40.PORTADATAOUT
q_a[41] <= ram_block3a41.PORTADATAOUT
q_a[42] <= ram_block3a42.PORTADATAOUT
q_a[43] <= ram_block3a43.PORTADATAOUT
q_a[44] <= ram_block3a44.PORTADATAOUT
q_a[45] <= ram_block3a45.PORTADATAOUT
q_a[46] <= ram_block3a46.PORTADATAOUT
q_a[47] <= ram_block3a47.PORTADATAOUT
q_a[48] <= ram_block3a48.PORTADATAOUT
q_a[49] <= ram_block3a49.PORTADATAOUT
q_a[50] <= ram_block3a50.PORTADATAOUT
q_a[51] <= ram_block3a51.PORTADATAOUT
q_a[52] <= ram_block3a52.PORTADATAOUT
q_a[53] <= ram_block3a53.PORTADATAOUT
q_a[54] <= ram_block3a54.PORTADATAOUT
q_a[55] <= ram_block3a55.PORTADATAOUT
q_a[56] <= ram_block3a56.PORTADATAOUT
q_a[57] <= ram_block3a57.PORTADATAOUT
q_a[58] <= ram_block3a58.PORTADATAOUT
q_a[59] <= ram_block3a59.PORTADATAOUT
q_a[60] <= ram_block3a60.PORTADATAOUT
q_a[61] <= ram_block3a61.PORTADATAOUT
q_a[62] <= ram_block3a62.PORTADATAOUT
q_a[63] <= ram_block3a63.PORTADATAOUT
q_a[64] <= ram_block3a64.PORTADATAOUT
q_a[65] <= ram_block3a65.PORTADATAOUT
q_a[66] <= ram_block3a66.PORTADATAOUT
q_a[67] <= ram_block3a67.PORTADATAOUT
q_a[68] <= ram_block3a68.PORTADATAOUT
q_a[69] <= ram_block3a69.PORTADATAOUT
q_a[70] <= ram_block3a70.PORTADATAOUT
q_a[71] <= ram_block3a71.PORTADATAOUT
q_a[72] <= ram_block3a72.PORTADATAOUT
q_a[73] <= ram_block3a73.PORTADATAOUT
q_a[74] <= ram_block3a74.PORTADATAOUT
q_a[75] <= ram_block3a75.PORTADATAOUT
q_a[76] <= ram_block3a76.PORTADATAOUT
q_a[77] <= ram_block3a77.PORTADATAOUT
q_a[78] <= ram_block3a78.PORTADATAOUT
q_a[79] <= ram_block3a79.PORTADATAOUT
q_a[80] <= ram_block3a80.PORTADATAOUT
q_a[81] <= ram_block3a81.PORTADATAOUT
q_a[82] <= ram_block3a82.PORTADATAOUT
q_a[83] <= ram_block3a83.PORTADATAOUT
q_a[84] <= ram_block3a84.PORTADATAOUT
q_a[85] <= ram_block3a85.PORTADATAOUT
q_a[86] <= ram_block3a86.PORTADATAOUT
q_a[87] <= ram_block3a87.PORTADATAOUT
q_a[88] <= ram_block3a88.PORTADATAOUT
q_a[89] <= ram_block3a89.PORTADATAOUT
q_a[90] <= ram_block3a90.PORTADATAOUT
q_a[91] <= ram_block3a91.PORTADATAOUT
q_a[92] <= ram_block3a92.PORTADATAOUT
q_a[93] <= ram_block3a93.PORTADATAOUT
q_a[94] <= ram_block3a94.PORTADATAOUT
q_a[95] <= ram_block3a95.PORTADATAOUT
q_a[96] <= ram_block3a96.PORTADATAOUT
q_a[97] <= ram_block3a97.PORTADATAOUT
q_a[98] <= ram_block3a98.PORTADATAOUT
q_a[99] <= ram_block3a99.PORTADATAOUT
q_a[100] <= ram_block3a100.PORTADATAOUT
q_a[101] <= ram_block3a101.PORTADATAOUT
q_a[102] <= ram_block3a102.PORTADATAOUT
q_a[103] <= ram_block3a103.PORTADATAOUT
q_a[104] <= ram_block3a104.PORTADATAOUT
q_a[105] <= ram_block3a105.PORTADATAOUT
q_a[106] <= ram_block3a106.PORTADATAOUT
q_a[107] <= ram_block3a107.PORTADATAOUT
q_a[108] <= ram_block3a108.PORTADATAOUT
q_a[109] <= ram_block3a109.PORTADATAOUT
q_a[110] <= ram_block3a110.PORTADATAOUT
q_a[111] <= ram_block3a111.PORTADATAOUT
q_a[112] <= ram_block3a112.PORTADATAOUT
q_a[113] <= ram_block3a113.PORTADATAOUT
q_a[114] <= ram_block3a114.PORTADATAOUT
q_a[115] <= ram_block3a115.PORTADATAOUT
q_a[116] <= ram_block3a116.PORTADATAOUT
q_a[117] <= ram_block3a117.PORTADATAOUT
q_a[118] <= ram_block3a118.PORTADATAOUT
q_a[119] <= ram_block3a119.PORTADATAOUT
q_a[120] <= ram_block3a120.PORTADATAOUT
q_a[121] <= ram_block3a121.PORTADATAOUT
q_a[122] <= ram_block3a122.PORTADATAOUT
q_a[123] <= ram_block3a123.PORTADATAOUT
q_a[124] <= ram_block3a124.PORTADATAOUT
q_a[125] <= ram_block3a125.PORTADATAOUT
q_a[126] <= ram_block3a126.PORTADATAOUT
q_a[127] <= ram_block3a127.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
q_b[32] <= ram_block3a32.PORTBDATAOUT
q_b[33] <= ram_block3a33.PORTBDATAOUT
q_b[34] <= ram_block3a34.PORTBDATAOUT
q_b[35] <= ram_block3a35.PORTBDATAOUT
q_b[36] <= ram_block3a36.PORTBDATAOUT
q_b[37] <= ram_block3a37.PORTBDATAOUT
q_b[38] <= ram_block3a38.PORTBDATAOUT
q_b[39] <= ram_block3a39.PORTBDATAOUT
q_b[40] <= ram_block3a40.PORTBDATAOUT
q_b[41] <= ram_block3a41.PORTBDATAOUT
q_b[42] <= ram_block3a42.PORTBDATAOUT
q_b[43] <= ram_block3a43.PORTBDATAOUT
q_b[44] <= ram_block3a44.PORTBDATAOUT
q_b[45] <= ram_block3a45.PORTBDATAOUT
q_b[46] <= ram_block3a46.PORTBDATAOUT
q_b[47] <= ram_block3a47.PORTBDATAOUT
q_b[48] <= ram_block3a48.PORTBDATAOUT
q_b[49] <= ram_block3a49.PORTBDATAOUT
q_b[50] <= ram_block3a50.PORTBDATAOUT
q_b[51] <= ram_block3a51.PORTBDATAOUT
q_b[52] <= ram_block3a52.PORTBDATAOUT
q_b[53] <= ram_block3a53.PORTBDATAOUT
q_b[54] <= ram_block3a54.PORTBDATAOUT
q_b[55] <= ram_block3a55.PORTBDATAOUT
q_b[56] <= ram_block3a56.PORTBDATAOUT
q_b[57] <= ram_block3a57.PORTBDATAOUT
q_b[58] <= ram_block3a58.PORTBDATAOUT
q_b[59] <= ram_block3a59.PORTBDATAOUT
q_b[60] <= ram_block3a60.PORTBDATAOUT
q_b[61] <= ram_block3a61.PORTBDATAOUT
q_b[62] <= ram_block3a62.PORTBDATAOUT
q_b[63] <= ram_block3a63.PORTBDATAOUT
q_b[64] <= ram_block3a64.PORTBDATAOUT
q_b[65] <= ram_block3a65.PORTBDATAOUT
q_b[66] <= ram_block3a66.PORTBDATAOUT
q_b[67] <= ram_block3a67.PORTBDATAOUT
q_b[68] <= ram_block3a68.PORTBDATAOUT
q_b[69] <= ram_block3a69.PORTBDATAOUT
q_b[70] <= ram_block3a70.PORTBDATAOUT
q_b[71] <= ram_block3a71.PORTBDATAOUT
q_b[72] <= ram_block3a72.PORTBDATAOUT
q_b[73] <= ram_block3a73.PORTBDATAOUT
q_b[74] <= ram_block3a74.PORTBDATAOUT
q_b[75] <= ram_block3a75.PORTBDATAOUT
q_b[76] <= ram_block3a76.PORTBDATAOUT
q_b[77] <= ram_block3a77.PORTBDATAOUT
q_b[78] <= ram_block3a78.PORTBDATAOUT
q_b[79] <= ram_block3a79.PORTBDATAOUT
q_b[80] <= ram_block3a80.PORTBDATAOUT
q_b[81] <= ram_block3a81.PORTBDATAOUT
q_b[82] <= ram_block3a82.PORTBDATAOUT
q_b[83] <= ram_block3a83.PORTBDATAOUT
q_b[84] <= ram_block3a84.PORTBDATAOUT
q_b[85] <= ram_block3a85.PORTBDATAOUT
q_b[86] <= ram_block3a86.PORTBDATAOUT
q_b[87] <= ram_block3a87.PORTBDATAOUT
q_b[88] <= ram_block3a88.PORTBDATAOUT
q_b[89] <= ram_block3a89.PORTBDATAOUT
q_b[90] <= ram_block3a90.PORTBDATAOUT
q_b[91] <= ram_block3a91.PORTBDATAOUT
q_b[92] <= ram_block3a92.PORTBDATAOUT
q_b[93] <= ram_block3a93.PORTBDATAOUT
q_b[94] <= ram_block3a94.PORTBDATAOUT
q_b[95] <= ram_block3a95.PORTBDATAOUT
q_b[96] <= ram_block3a96.PORTBDATAOUT
q_b[97] <= ram_block3a97.PORTBDATAOUT
q_b[98] <= ram_block3a98.PORTBDATAOUT
q_b[99] <= ram_block3a99.PORTBDATAOUT
q_b[100] <= ram_block3a100.PORTBDATAOUT
q_b[101] <= ram_block3a101.PORTBDATAOUT
q_b[102] <= ram_block3a102.PORTBDATAOUT
q_b[103] <= ram_block3a103.PORTBDATAOUT
q_b[104] <= ram_block3a104.PORTBDATAOUT
q_b[105] <= ram_block3a105.PORTBDATAOUT
q_b[106] <= ram_block3a106.PORTBDATAOUT
q_b[107] <= ram_block3a107.PORTBDATAOUT
q_b[108] <= ram_block3a108.PORTBDATAOUT
q_b[109] <= ram_block3a109.PORTBDATAOUT
q_b[110] <= ram_block3a110.PORTBDATAOUT
q_b[111] <= ram_block3a111.PORTBDATAOUT
q_b[112] <= ram_block3a112.PORTBDATAOUT
q_b[113] <= ram_block3a113.PORTBDATAOUT
q_b[114] <= ram_block3a114.PORTBDATAOUT
q_b[115] <= ram_block3a115.PORTBDATAOUT
q_b[116] <= ram_block3a116.PORTBDATAOUT
q_b[117] <= ram_block3a117.PORTBDATAOUT
q_b[118] <= ram_block3a118.PORTBDATAOUT
q_b[119] <= ram_block3a119.PORTBDATAOUT
q_b[120] <= ram_block3a120.PORTBDATAOUT
q_b[121] <= ram_block3a121.PORTBDATAOUT
q_b[122] <= ram_block3a122.PORTBDATAOUT
q_b[123] <= ram_block3a123.PORTBDATAOUT
q_b[124] <= ram_block3a124.PORTBDATAOUT
q_b[125] <= ram_block3a125.PORTBDATAOUT
q_b[126] <= ram_block3a126.PORTBDATAOUT
q_b[127] <= ram_block3a127.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE
wren_b => ram_block3a32.PORTBWE
wren_b => ram_block3a33.PORTBWE
wren_b => ram_block3a34.PORTBWE
wren_b => ram_block3a35.PORTBWE
wren_b => ram_block3a36.PORTBWE
wren_b => ram_block3a37.PORTBWE
wren_b => ram_block3a38.PORTBWE
wren_b => ram_block3a39.PORTBWE
wren_b => ram_block3a40.PORTBWE
wren_b => ram_block3a41.PORTBWE
wren_b => ram_block3a42.PORTBWE
wren_b => ram_block3a43.PORTBWE
wren_b => ram_block3a44.PORTBWE
wren_b => ram_block3a45.PORTBWE
wren_b => ram_block3a46.PORTBWE
wren_b => ram_block3a47.PORTBWE
wren_b => ram_block3a48.PORTBWE
wren_b => ram_block3a49.PORTBWE
wren_b => ram_block3a50.PORTBWE
wren_b => ram_block3a51.PORTBWE
wren_b => ram_block3a52.PORTBWE
wren_b => ram_block3a53.PORTBWE
wren_b => ram_block3a54.PORTBWE
wren_b => ram_block3a55.PORTBWE
wren_b => ram_block3a56.PORTBWE
wren_b => ram_block3a57.PORTBWE
wren_b => ram_block3a58.PORTBWE
wren_b => ram_block3a59.PORTBWE
wren_b => ram_block3a60.PORTBWE
wren_b => ram_block3a61.PORTBWE
wren_b => ram_block3a62.PORTBWE
wren_b => ram_block3a63.PORTBWE
wren_b => ram_block3a64.PORTBWE
wren_b => ram_block3a65.PORTBWE
wren_b => ram_block3a66.PORTBWE
wren_b => ram_block3a67.PORTBWE
wren_b => ram_block3a68.PORTBWE
wren_b => ram_block3a69.PORTBWE
wren_b => ram_block3a70.PORTBWE
wren_b => ram_block3a71.PORTBWE
wren_b => ram_block3a72.PORTBWE
wren_b => ram_block3a73.PORTBWE
wren_b => ram_block3a74.PORTBWE
wren_b => ram_block3a75.PORTBWE
wren_b => ram_block3a76.PORTBWE
wren_b => ram_block3a77.PORTBWE
wren_b => ram_block3a78.PORTBWE
wren_b => ram_block3a79.PORTBWE
wren_b => ram_block3a80.PORTBWE
wren_b => ram_block3a81.PORTBWE
wren_b => ram_block3a82.PORTBWE
wren_b => ram_block3a83.PORTBWE
wren_b => ram_block3a84.PORTBWE
wren_b => ram_block3a85.PORTBWE
wren_b => ram_block3a86.PORTBWE
wren_b => ram_block3a87.PORTBWE
wren_b => ram_block3a88.PORTBWE
wren_b => ram_block3a89.PORTBWE
wren_b => ram_block3a90.PORTBWE
wren_b => ram_block3a91.PORTBWE
wren_b => ram_block3a92.PORTBWE
wren_b => ram_block3a93.PORTBWE
wren_b => ram_block3a94.PORTBWE
wren_b => ram_block3a95.PORTBWE
wren_b => ram_block3a96.PORTBWE
wren_b => ram_block3a97.PORTBWE
wren_b => ram_block3a98.PORTBWE
wren_b => ram_block3a99.PORTBWE
wren_b => ram_block3a100.PORTBWE
wren_b => ram_block3a101.PORTBWE
wren_b => ram_block3a102.PORTBWE
wren_b => ram_block3a103.PORTBWE
wren_b => ram_block3a104.PORTBWE
wren_b => ram_block3a105.PORTBWE
wren_b => ram_block3a106.PORTBWE
wren_b => ram_block3a107.PORTBWE
wren_b => ram_block3a108.PORTBWE
wren_b => ram_block3a109.PORTBWE
wren_b => ram_block3a110.PORTBWE
wren_b => ram_block3a111.PORTBWE
wren_b => ram_block3a112.PORTBWE
wren_b => ram_block3a113.PORTBWE
wren_b => ram_block3a114.PORTBWE
wren_b => ram_block3a115.PORTBWE
wren_b => ram_block3a116.PORTBWE
wren_b => ram_block3a117.PORTBWE
wren_b => ram_block3a118.PORTBWE
wren_b => ram_block3a119.PORTBWE
wren_b => ram_block3a120.PORTBWE
wren_b => ram_block3a121.PORTBWE
wren_b => ram_block3a122.PORTBWE
wren_b => ram_block3a123.PORTBWE
wren_b => ram_block3a124.PORTBWE
wren_b => ram_block3a125.PORTBWE
wren_b => ram_block3a126.PORTBWE
wren_b => ram_block3a127.PORTBWE


|ArrayUltrasound|Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_write[32] <= ram_rom_data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_write[33] <= ram_rom_data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_write[34] <= ram_rom_data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_write[35] <= ram_rom_data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_write[36] <= ram_rom_data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_write[37] <= ram_rom_data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_write[38] <= ram_rom_data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_write[39] <= ram_rom_data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_write[40] <= ram_rom_data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_write[41] <= ram_rom_data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_write[42] <= ram_rom_data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_write[43] <= ram_rom_data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_write[44] <= ram_rom_data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_write[45] <= ram_rom_data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_write[46] <= ram_rom_data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_write[47] <= ram_rom_data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_write[48] <= ram_rom_data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
data_write[49] <= ram_rom_data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
data_write[50] <= ram_rom_data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
data_write[51] <= ram_rom_data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
data_write[52] <= ram_rom_data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
data_write[53] <= ram_rom_data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
data_write[54] <= ram_rom_data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
data_write[55] <= ram_rom_data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
data_write[56] <= ram_rom_data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
data_write[57] <= ram_rom_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
data_write[58] <= ram_rom_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
data_write[59] <= ram_rom_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
data_write[60] <= ram_rom_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
data_write[61] <= ram_rom_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
data_write[62] <= ram_rom_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
data_write[63] <= ram_rom_data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
data_write[64] <= ram_rom_data_reg[64].DB_MAX_OUTPUT_PORT_TYPE
data_write[65] <= ram_rom_data_reg[65].DB_MAX_OUTPUT_PORT_TYPE
data_write[66] <= ram_rom_data_reg[66].DB_MAX_OUTPUT_PORT_TYPE
data_write[67] <= ram_rom_data_reg[67].DB_MAX_OUTPUT_PORT_TYPE
data_write[68] <= ram_rom_data_reg[68].DB_MAX_OUTPUT_PORT_TYPE
data_write[69] <= ram_rom_data_reg[69].DB_MAX_OUTPUT_PORT_TYPE
data_write[70] <= ram_rom_data_reg[70].DB_MAX_OUTPUT_PORT_TYPE
data_write[71] <= ram_rom_data_reg[71].DB_MAX_OUTPUT_PORT_TYPE
data_write[72] <= ram_rom_data_reg[72].DB_MAX_OUTPUT_PORT_TYPE
data_write[73] <= ram_rom_data_reg[73].DB_MAX_OUTPUT_PORT_TYPE
data_write[74] <= ram_rom_data_reg[74].DB_MAX_OUTPUT_PORT_TYPE
data_write[75] <= ram_rom_data_reg[75].DB_MAX_OUTPUT_PORT_TYPE
data_write[76] <= ram_rom_data_reg[76].DB_MAX_OUTPUT_PORT_TYPE
data_write[77] <= ram_rom_data_reg[77].DB_MAX_OUTPUT_PORT_TYPE
data_write[78] <= ram_rom_data_reg[78].DB_MAX_OUTPUT_PORT_TYPE
data_write[79] <= ram_rom_data_reg[79].DB_MAX_OUTPUT_PORT_TYPE
data_write[80] <= ram_rom_data_reg[80].DB_MAX_OUTPUT_PORT_TYPE
data_write[81] <= ram_rom_data_reg[81].DB_MAX_OUTPUT_PORT_TYPE
data_write[82] <= ram_rom_data_reg[82].DB_MAX_OUTPUT_PORT_TYPE
data_write[83] <= ram_rom_data_reg[83].DB_MAX_OUTPUT_PORT_TYPE
data_write[84] <= ram_rom_data_reg[84].DB_MAX_OUTPUT_PORT_TYPE
data_write[85] <= ram_rom_data_reg[85].DB_MAX_OUTPUT_PORT_TYPE
data_write[86] <= ram_rom_data_reg[86].DB_MAX_OUTPUT_PORT_TYPE
data_write[87] <= ram_rom_data_reg[87].DB_MAX_OUTPUT_PORT_TYPE
data_write[88] <= ram_rom_data_reg[88].DB_MAX_OUTPUT_PORT_TYPE
data_write[89] <= ram_rom_data_reg[89].DB_MAX_OUTPUT_PORT_TYPE
data_write[90] <= ram_rom_data_reg[90].DB_MAX_OUTPUT_PORT_TYPE
data_write[91] <= ram_rom_data_reg[91].DB_MAX_OUTPUT_PORT_TYPE
data_write[92] <= ram_rom_data_reg[92].DB_MAX_OUTPUT_PORT_TYPE
data_write[93] <= ram_rom_data_reg[93].DB_MAX_OUTPUT_PORT_TYPE
data_write[94] <= ram_rom_data_reg[94].DB_MAX_OUTPUT_PORT_TYPE
data_write[95] <= ram_rom_data_reg[95].DB_MAX_OUTPUT_PORT_TYPE
data_write[96] <= ram_rom_data_reg[96].DB_MAX_OUTPUT_PORT_TYPE
data_write[97] <= ram_rom_data_reg[97].DB_MAX_OUTPUT_PORT_TYPE
data_write[98] <= ram_rom_data_reg[98].DB_MAX_OUTPUT_PORT_TYPE
data_write[99] <= ram_rom_data_reg[99].DB_MAX_OUTPUT_PORT_TYPE
data_write[100] <= ram_rom_data_reg[100].DB_MAX_OUTPUT_PORT_TYPE
data_write[101] <= ram_rom_data_reg[101].DB_MAX_OUTPUT_PORT_TYPE
data_write[102] <= ram_rom_data_reg[102].DB_MAX_OUTPUT_PORT_TYPE
data_write[103] <= ram_rom_data_reg[103].DB_MAX_OUTPUT_PORT_TYPE
data_write[104] <= ram_rom_data_reg[104].DB_MAX_OUTPUT_PORT_TYPE
data_write[105] <= ram_rom_data_reg[105].DB_MAX_OUTPUT_PORT_TYPE
data_write[106] <= ram_rom_data_reg[106].DB_MAX_OUTPUT_PORT_TYPE
data_write[107] <= ram_rom_data_reg[107].DB_MAX_OUTPUT_PORT_TYPE
data_write[108] <= ram_rom_data_reg[108].DB_MAX_OUTPUT_PORT_TYPE
data_write[109] <= ram_rom_data_reg[109].DB_MAX_OUTPUT_PORT_TYPE
data_write[110] <= ram_rom_data_reg[110].DB_MAX_OUTPUT_PORT_TYPE
data_write[111] <= ram_rom_data_reg[111].DB_MAX_OUTPUT_PORT_TYPE
data_write[112] <= ram_rom_data_reg[112].DB_MAX_OUTPUT_PORT_TYPE
data_write[113] <= ram_rom_data_reg[113].DB_MAX_OUTPUT_PORT_TYPE
data_write[114] <= ram_rom_data_reg[114].DB_MAX_OUTPUT_PORT_TYPE
data_write[115] <= ram_rom_data_reg[115].DB_MAX_OUTPUT_PORT_TYPE
data_write[116] <= ram_rom_data_reg[116].DB_MAX_OUTPUT_PORT_TYPE
data_write[117] <= ram_rom_data_reg[117].DB_MAX_OUTPUT_PORT_TYPE
data_write[118] <= ram_rom_data_reg[118].DB_MAX_OUTPUT_PORT_TYPE
data_write[119] <= ram_rom_data_reg[119].DB_MAX_OUTPUT_PORT_TYPE
data_write[120] <= ram_rom_data_reg[120].DB_MAX_OUTPUT_PORT_TYPE
data_write[121] <= ram_rom_data_reg[121].DB_MAX_OUTPUT_PORT_TYPE
data_write[122] <= ram_rom_data_reg[122].DB_MAX_OUTPUT_PORT_TYPE
data_write[123] <= ram_rom_data_reg[123].DB_MAX_OUTPUT_PORT_TYPE
data_write[124] <= ram_rom_data_reg[124].DB_MAX_OUTPUT_PORT_TYPE
data_write[125] <= ram_rom_data_reg[125].DB_MAX_OUTPUT_PORT_TYPE
data_write[126] <= ram_rom_data_reg[126].DB_MAX_OUTPUT_PORT_TYPE
data_write[127] <= ram_rom_data_reg[127].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
data_read[32] => ram_rom_data_reg.DATAB
data_read[33] => ram_rom_data_reg.DATAB
data_read[34] => ram_rom_data_reg.DATAB
data_read[35] => ram_rom_data_reg.DATAB
data_read[36] => ram_rom_data_reg.DATAB
data_read[37] => ram_rom_data_reg.DATAB
data_read[38] => ram_rom_data_reg.DATAB
data_read[39] => ram_rom_data_reg.DATAB
data_read[40] => ram_rom_data_reg.DATAB
data_read[41] => ram_rom_data_reg.DATAB
data_read[42] => ram_rom_data_reg.DATAB
data_read[43] => ram_rom_data_reg.DATAB
data_read[44] => ram_rom_data_reg.DATAB
data_read[45] => ram_rom_data_reg.DATAB
data_read[46] => ram_rom_data_reg.DATAB
data_read[47] => ram_rom_data_reg.DATAB
data_read[48] => ram_rom_data_reg.DATAB
data_read[49] => ram_rom_data_reg.DATAB
data_read[50] => ram_rom_data_reg.DATAB
data_read[51] => ram_rom_data_reg.DATAB
data_read[52] => ram_rom_data_reg.DATAB
data_read[53] => ram_rom_data_reg.DATAB
data_read[54] => ram_rom_data_reg.DATAB
data_read[55] => ram_rom_data_reg.DATAB
data_read[56] => ram_rom_data_reg.DATAB
data_read[57] => ram_rom_data_reg.DATAB
data_read[58] => ram_rom_data_reg.DATAB
data_read[59] => ram_rom_data_reg.DATAB
data_read[60] => ram_rom_data_reg.DATAB
data_read[61] => ram_rom_data_reg.DATAB
data_read[62] => ram_rom_data_reg.DATAB
data_read[63] => ram_rom_data_reg.DATAB
data_read[64] => ram_rom_data_reg.DATAB
data_read[65] => ram_rom_data_reg.DATAB
data_read[66] => ram_rom_data_reg.DATAB
data_read[67] => ram_rom_data_reg.DATAB
data_read[68] => ram_rom_data_reg.DATAB
data_read[69] => ram_rom_data_reg.DATAB
data_read[70] => ram_rom_data_reg.DATAB
data_read[71] => ram_rom_data_reg.DATAB
data_read[72] => ram_rom_data_reg.DATAB
data_read[73] => ram_rom_data_reg.DATAB
data_read[74] => ram_rom_data_reg.DATAB
data_read[75] => ram_rom_data_reg.DATAB
data_read[76] => ram_rom_data_reg.DATAB
data_read[77] => ram_rom_data_reg.DATAB
data_read[78] => ram_rom_data_reg.DATAB
data_read[79] => ram_rom_data_reg.DATAB
data_read[80] => ram_rom_data_reg.DATAB
data_read[81] => ram_rom_data_reg.DATAB
data_read[82] => ram_rom_data_reg.DATAB
data_read[83] => ram_rom_data_reg.DATAB
data_read[84] => ram_rom_data_reg.DATAB
data_read[85] => ram_rom_data_reg.DATAB
data_read[86] => ram_rom_data_reg.DATAB
data_read[87] => ram_rom_data_reg.DATAB
data_read[88] => ram_rom_data_reg.DATAB
data_read[89] => ram_rom_data_reg.DATAB
data_read[90] => ram_rom_data_reg.DATAB
data_read[91] => ram_rom_data_reg.DATAB
data_read[92] => ram_rom_data_reg.DATAB
data_read[93] => ram_rom_data_reg.DATAB
data_read[94] => ram_rom_data_reg.DATAB
data_read[95] => ram_rom_data_reg.DATAB
data_read[96] => ram_rom_data_reg.DATAB
data_read[97] => ram_rom_data_reg.DATAB
data_read[98] => ram_rom_data_reg.DATAB
data_read[99] => ram_rom_data_reg.DATAB
data_read[100] => ram_rom_data_reg.DATAB
data_read[101] => ram_rom_data_reg.DATAB
data_read[102] => ram_rom_data_reg.DATAB
data_read[103] => ram_rom_data_reg.DATAB
data_read[104] => ram_rom_data_reg.DATAB
data_read[105] => ram_rom_data_reg.DATAB
data_read[106] => ram_rom_data_reg.DATAB
data_read[107] => ram_rom_data_reg.DATAB
data_read[108] => ram_rom_data_reg.DATAB
data_read[109] => ram_rom_data_reg.DATAB
data_read[110] => ram_rom_data_reg.DATAB
data_read[111] => ram_rom_data_reg.DATAB
data_read[112] => ram_rom_data_reg.DATAB
data_read[113] => ram_rom_data_reg.DATAB
data_read[114] => ram_rom_data_reg.DATAB
data_read[115] => ram_rom_data_reg.DATAB
data_read[116] => ram_rom_data_reg.DATAB
data_read[117] => ram_rom_data_reg.DATAB
data_read[118] => ram_rom_data_reg.DATAB
data_read[119] => ram_rom_data_reg.DATAB
data_read[120] => ram_rom_data_reg.DATAB
data_read[121] => ram_rom_data_reg.DATAB
data_read[122] => ram_rom_data_reg.DATAB
data_read[123] => ram_rom_data_reg.DATAB
data_read[124] => ram_rom_data_reg.DATAB
data_read[125] => ram_rom_data_reg.DATAB
data_read[126] => ram_rom_data_reg.DATAB
data_read[127] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_shift_cntr_reg[5].CLK
raw_tck => ram_rom_data_shift_cntr_reg[6].CLK
raw_tck => ram_rom_data_shift_cntr_reg[7].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_data_reg[24].CLK
raw_tck => ram_rom_data_reg[25].CLK
raw_tck => ram_rom_data_reg[26].CLK
raw_tck => ram_rom_data_reg[27].CLK
raw_tck => ram_rom_data_reg[28].CLK
raw_tck => ram_rom_data_reg[29].CLK
raw_tck => ram_rom_data_reg[30].CLK
raw_tck => ram_rom_data_reg[31].CLK
raw_tck => ram_rom_data_reg[32].CLK
raw_tck => ram_rom_data_reg[33].CLK
raw_tck => ram_rom_data_reg[34].CLK
raw_tck => ram_rom_data_reg[35].CLK
raw_tck => ram_rom_data_reg[36].CLK
raw_tck => ram_rom_data_reg[37].CLK
raw_tck => ram_rom_data_reg[38].CLK
raw_tck => ram_rom_data_reg[39].CLK
raw_tck => ram_rom_data_reg[40].CLK
raw_tck => ram_rom_data_reg[41].CLK
raw_tck => ram_rom_data_reg[42].CLK
raw_tck => ram_rom_data_reg[43].CLK
raw_tck => ram_rom_data_reg[44].CLK
raw_tck => ram_rom_data_reg[45].CLK
raw_tck => ram_rom_data_reg[46].CLK
raw_tck => ram_rom_data_reg[47].CLK
raw_tck => ram_rom_data_reg[48].CLK
raw_tck => ram_rom_data_reg[49].CLK
raw_tck => ram_rom_data_reg[50].CLK
raw_tck => ram_rom_data_reg[51].CLK
raw_tck => ram_rom_data_reg[52].CLK
raw_tck => ram_rom_data_reg[53].CLK
raw_tck => ram_rom_data_reg[54].CLK
raw_tck => ram_rom_data_reg[55].CLK
raw_tck => ram_rom_data_reg[56].CLK
raw_tck => ram_rom_data_reg[57].CLK
raw_tck => ram_rom_data_reg[58].CLK
raw_tck => ram_rom_data_reg[59].CLK
raw_tck => ram_rom_data_reg[60].CLK
raw_tck => ram_rom_data_reg[61].CLK
raw_tck => ram_rom_data_reg[62].CLK
raw_tck => ram_rom_data_reg[63].CLK
raw_tck => ram_rom_data_reg[64].CLK
raw_tck => ram_rom_data_reg[65].CLK
raw_tck => ram_rom_data_reg[66].CLK
raw_tck => ram_rom_data_reg[67].CLK
raw_tck => ram_rom_data_reg[68].CLK
raw_tck => ram_rom_data_reg[69].CLK
raw_tck => ram_rom_data_reg[70].CLK
raw_tck => ram_rom_data_reg[71].CLK
raw_tck => ram_rom_data_reg[72].CLK
raw_tck => ram_rom_data_reg[73].CLK
raw_tck => ram_rom_data_reg[74].CLK
raw_tck => ram_rom_data_reg[75].CLK
raw_tck => ram_rom_data_reg[76].CLK
raw_tck => ram_rom_data_reg[77].CLK
raw_tck => ram_rom_data_reg[78].CLK
raw_tck => ram_rom_data_reg[79].CLK
raw_tck => ram_rom_data_reg[80].CLK
raw_tck => ram_rom_data_reg[81].CLK
raw_tck => ram_rom_data_reg[82].CLK
raw_tck => ram_rom_data_reg[83].CLK
raw_tck => ram_rom_data_reg[84].CLK
raw_tck => ram_rom_data_reg[85].CLK
raw_tck => ram_rom_data_reg[86].CLK
raw_tck => ram_rom_data_reg[87].CLK
raw_tck => ram_rom_data_reg[88].CLK
raw_tck => ram_rom_data_reg[89].CLK
raw_tck => ram_rom_data_reg[90].CLK
raw_tck => ram_rom_data_reg[91].CLK
raw_tck => ram_rom_data_reg[92].CLK
raw_tck => ram_rom_data_reg[93].CLK
raw_tck => ram_rom_data_reg[94].CLK
raw_tck => ram_rom_data_reg[95].CLK
raw_tck => ram_rom_data_reg[96].CLK
raw_tck => ram_rom_data_reg[97].CLK
raw_tck => ram_rom_data_reg[98].CLK
raw_tck => ram_rom_data_reg[99].CLK
raw_tck => ram_rom_data_reg[100].CLK
raw_tck => ram_rom_data_reg[101].CLK
raw_tck => ram_rom_data_reg[102].CLK
raw_tck => ram_rom_data_reg[103].CLK
raw_tck => ram_rom_data_reg[104].CLK
raw_tck => ram_rom_data_reg[105].CLK
raw_tck => ram_rom_data_reg[106].CLK
raw_tck => ram_rom_data_reg[107].CLK
raw_tck => ram_rom_data_reg[108].CLK
raw_tck => ram_rom_data_reg[109].CLK
raw_tck => ram_rom_data_reg[110].CLK
raw_tck => ram_rom_data_reg[111].CLK
raw_tck => ram_rom_data_reg[112].CLK
raw_tck => ram_rom_data_reg[113].CLK
raw_tck => ram_rom_data_reg[114].CLK
raw_tck => ram_rom_data_reg[115].CLK
raw_tck => ram_rom_data_reg[116].CLK
raw_tck => ram_rom_data_reg[117].CLK
raw_tck => ram_rom_data_reg[118].CLK
raw_tck => ram_rom_data_reg[119].CLK
raw_tck => ram_rom_data_reg[120].CLK
raw_tck => ram_rom_data_reg[121].CLK
raw_tck => ram_rom_data_reg[122].CLK
raw_tck => ram_rom_data_reg[123].CLK
raw_tck => ram_rom_data_reg[124].CLK
raw_tck => ram_rom_data_reg[125].CLK
raw_tck => ram_rom_data_reg[126].CLK
raw_tck => ram_rom_data_reg[127].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[5].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[6].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[7].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Transmit:Transmit_Inst|R_SEQ:R_SEQ_inst|altsyncram:altsyncram_component|altsyncram_p7b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|LVDS_AD:LVDS_AD_inst_A
rx_in[0] => rx_in[0].IN1
rx_in[1] => rx_in[1].IN1
rx_in[2] => rx_in[2].IN1
rx_in[3] => rx_in[3].IN1
rx_in[4] => rx_in[4].IN1
rx_in[5] => rx_in[5].IN1
rx_in[6] => rx_in[6].IN1
rx_in[7] => rx_in[7].IN1
rx_inclock => rx_inclock.IN1
rx_locked <= altlvds_rx:altlvds_rx_component.rx_locked
rx_out[0] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[1] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[2] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[3] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[4] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[5] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[6] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[7] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[8] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[9] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[10] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[11] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[12] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[13] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[14] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[15] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[16] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[17] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[18] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[19] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[20] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[21] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[22] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[23] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[24] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[25] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[26] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[27] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[28] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[29] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[30] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[31] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[32] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[33] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[34] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[35] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[36] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[37] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[38] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[39] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[40] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[41] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[42] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[43] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[44] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[45] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[46] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[47] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[48] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[49] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[50] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[51] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[52] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[53] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[54] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[55] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[56] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[57] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[58] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[59] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[60] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[61] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[62] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[63] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[64] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[65] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[66] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[67] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[68] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[69] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[70] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[71] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[72] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[73] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[74] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[75] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[76] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[77] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[78] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[79] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[80] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[81] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[82] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[83] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[84] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[85] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[86] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[87] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[88] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[89] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[90] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[91] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[92] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[93] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[94] <= altlvds_rx:altlvds_rx_component.rx_out
rx_out[95] <= altlvds_rx:altlvds_rx_component.rx_out
rx_outclock <= altlvds_rx:altlvds_rx_component.rx_outclock


|ArrayUltrasound|LVDS_AD:LVDS_AD_inst_A|altlvds_rx:altlvds_rx_component
rx_in[0] => LVDS_AD_lvds_rx:auto_generated.rx_in[0]
rx_in[1] => LVDS_AD_lvds_rx:auto_generated.rx_in[1]
rx_in[2] => LVDS_AD_lvds_rx:auto_generated.rx_in[2]
rx_in[3] => LVDS_AD_lvds_rx:auto_generated.rx_in[3]
rx_in[4] => LVDS_AD_lvds_rx:auto_generated.rx_in[4]
rx_in[5] => LVDS_AD_lvds_rx:auto_generated.rx_in[5]
rx_in[6] => LVDS_AD_lvds_rx:auto_generated.rx_in[6]
rx_in[7] => LVDS_AD_lvds_rx:auto_generated.rx_in[7]
rx_inclock => LVDS_AD_lvds_rx:auto_generated.rx_inclock
rx_syncclock => ~NO_FANOUT~
rx_dpaclock => ~NO_FANOUT~
rx_readclock => ~NO_FANOUT~
rx_enable => ~NO_FANOUT~
rx_deskew => ~NO_FANOUT~
rx_pll_enable => ~NO_FANOUT~
rx_data_align => ~NO_FANOUT~
rx_data_align_reset => ~NO_FANOUT~
rx_reset[0] => ~NO_FANOUT~
rx_reset[1] => ~NO_FANOUT~
rx_reset[2] => ~NO_FANOUT~
rx_reset[3] => ~NO_FANOUT~
rx_reset[4] => ~NO_FANOUT~
rx_reset[5] => ~NO_FANOUT~
rx_reset[6] => ~NO_FANOUT~
rx_reset[7] => ~NO_FANOUT~
rx_dpll_reset[0] => ~NO_FANOUT~
rx_dpll_reset[1] => ~NO_FANOUT~
rx_dpll_reset[2] => ~NO_FANOUT~
rx_dpll_reset[3] => ~NO_FANOUT~
rx_dpll_reset[4] => ~NO_FANOUT~
rx_dpll_reset[5] => ~NO_FANOUT~
rx_dpll_reset[6] => ~NO_FANOUT~
rx_dpll_reset[7] => ~NO_FANOUT~
rx_dpll_hold[0] => ~NO_FANOUT~
rx_dpll_hold[1] => ~NO_FANOUT~
rx_dpll_hold[2] => ~NO_FANOUT~
rx_dpll_hold[3] => ~NO_FANOUT~
rx_dpll_hold[4] => ~NO_FANOUT~
rx_dpll_hold[5] => ~NO_FANOUT~
rx_dpll_hold[6] => ~NO_FANOUT~
rx_dpll_hold[7] => ~NO_FANOUT~
rx_dpll_enable[0] => ~NO_FANOUT~
rx_dpll_enable[1] => ~NO_FANOUT~
rx_dpll_enable[2] => ~NO_FANOUT~
rx_dpll_enable[3] => ~NO_FANOUT~
rx_dpll_enable[4] => ~NO_FANOUT~
rx_dpll_enable[5] => ~NO_FANOUT~
rx_dpll_enable[6] => ~NO_FANOUT~
rx_dpll_enable[7] => ~NO_FANOUT~
rx_fifo_reset[0] => ~NO_FANOUT~
rx_fifo_reset[1] => ~NO_FANOUT~
rx_fifo_reset[2] => ~NO_FANOUT~
rx_fifo_reset[3] => ~NO_FANOUT~
rx_fifo_reset[4] => ~NO_FANOUT~
rx_fifo_reset[5] => ~NO_FANOUT~
rx_fifo_reset[6] => ~NO_FANOUT~
rx_fifo_reset[7] => ~NO_FANOUT~
rx_channel_data_align[0] => ~NO_FANOUT~
rx_channel_data_align[1] => ~NO_FANOUT~
rx_channel_data_align[2] => ~NO_FANOUT~
rx_channel_data_align[3] => ~NO_FANOUT~
rx_channel_data_align[4] => ~NO_FANOUT~
rx_channel_data_align[5] => ~NO_FANOUT~
rx_channel_data_align[6] => ~NO_FANOUT~
rx_channel_data_align[7] => ~NO_FANOUT~
rx_cda_reset[0] => ~NO_FANOUT~
rx_cda_reset[1] => ~NO_FANOUT~
rx_cda_reset[2] => ~NO_FANOUT~
rx_cda_reset[3] => ~NO_FANOUT~
rx_cda_reset[4] => ~NO_FANOUT~
rx_cda_reset[5] => ~NO_FANOUT~
rx_cda_reset[6] => ~NO_FANOUT~
rx_cda_reset[7] => ~NO_FANOUT~
rx_coreclk[0] => ~NO_FANOUT~
rx_coreclk[1] => ~NO_FANOUT~
rx_coreclk[2] => ~NO_FANOUT~
rx_coreclk[3] => ~NO_FANOUT~
rx_coreclk[4] => ~NO_FANOUT~
rx_coreclk[5] => ~NO_FANOUT~
rx_coreclk[6] => ~NO_FANOUT~
rx_coreclk[7] => ~NO_FANOUT~
pll_areset => ~NO_FANOUT~
rx_data_reset => ~NO_FANOUT~
pll_phasedone => ~NO_FANOUT~
rx_dpa_lock_reset[0] => ~NO_FANOUT~
rx_dpa_lock_reset[1] => ~NO_FANOUT~
rx_dpa_lock_reset[2] => ~NO_FANOUT~
rx_dpa_lock_reset[3] => ~NO_FANOUT~
rx_dpa_lock_reset[4] => ~NO_FANOUT~
rx_dpa_lock_reset[5] => ~NO_FANOUT~
rx_dpa_lock_reset[6] => ~NO_FANOUT~
rx_dpa_lock_reset[7] => ~NO_FANOUT~
dpa_pll_recal => ~NO_FANOUT~
rx_out[0] <= LVDS_AD_lvds_rx:auto_generated.rx_out[0]
rx_out[1] <= LVDS_AD_lvds_rx:auto_generated.rx_out[1]
rx_out[2] <= LVDS_AD_lvds_rx:auto_generated.rx_out[2]
rx_out[3] <= LVDS_AD_lvds_rx:auto_generated.rx_out[3]
rx_out[4] <= LVDS_AD_lvds_rx:auto_generated.rx_out[4]
rx_out[5] <= LVDS_AD_lvds_rx:auto_generated.rx_out[5]
rx_out[6] <= LVDS_AD_lvds_rx:auto_generated.rx_out[6]
rx_out[7] <= LVDS_AD_lvds_rx:auto_generated.rx_out[7]
rx_out[8] <= LVDS_AD_lvds_rx:auto_generated.rx_out[8]
rx_out[9] <= LVDS_AD_lvds_rx:auto_generated.rx_out[9]
rx_out[10] <= LVDS_AD_lvds_rx:auto_generated.rx_out[10]
rx_out[11] <= LVDS_AD_lvds_rx:auto_generated.rx_out[11]
rx_out[12] <= LVDS_AD_lvds_rx:auto_generated.rx_out[12]
rx_out[13] <= LVDS_AD_lvds_rx:auto_generated.rx_out[13]
rx_out[14] <= LVDS_AD_lvds_rx:auto_generated.rx_out[14]
rx_out[15] <= LVDS_AD_lvds_rx:auto_generated.rx_out[15]
rx_out[16] <= LVDS_AD_lvds_rx:auto_generated.rx_out[16]
rx_out[17] <= LVDS_AD_lvds_rx:auto_generated.rx_out[17]
rx_out[18] <= LVDS_AD_lvds_rx:auto_generated.rx_out[18]
rx_out[19] <= LVDS_AD_lvds_rx:auto_generated.rx_out[19]
rx_out[20] <= LVDS_AD_lvds_rx:auto_generated.rx_out[20]
rx_out[21] <= LVDS_AD_lvds_rx:auto_generated.rx_out[21]
rx_out[22] <= LVDS_AD_lvds_rx:auto_generated.rx_out[22]
rx_out[23] <= LVDS_AD_lvds_rx:auto_generated.rx_out[23]
rx_out[24] <= LVDS_AD_lvds_rx:auto_generated.rx_out[24]
rx_out[25] <= LVDS_AD_lvds_rx:auto_generated.rx_out[25]
rx_out[26] <= LVDS_AD_lvds_rx:auto_generated.rx_out[26]
rx_out[27] <= LVDS_AD_lvds_rx:auto_generated.rx_out[27]
rx_out[28] <= LVDS_AD_lvds_rx:auto_generated.rx_out[28]
rx_out[29] <= LVDS_AD_lvds_rx:auto_generated.rx_out[29]
rx_out[30] <= LVDS_AD_lvds_rx:auto_generated.rx_out[30]
rx_out[31] <= LVDS_AD_lvds_rx:auto_generated.rx_out[31]
rx_out[32] <= LVDS_AD_lvds_rx:auto_generated.rx_out[32]
rx_out[33] <= LVDS_AD_lvds_rx:auto_generated.rx_out[33]
rx_out[34] <= LVDS_AD_lvds_rx:auto_generated.rx_out[34]
rx_out[35] <= LVDS_AD_lvds_rx:auto_generated.rx_out[35]
rx_out[36] <= LVDS_AD_lvds_rx:auto_generated.rx_out[36]
rx_out[37] <= LVDS_AD_lvds_rx:auto_generated.rx_out[37]
rx_out[38] <= LVDS_AD_lvds_rx:auto_generated.rx_out[38]
rx_out[39] <= LVDS_AD_lvds_rx:auto_generated.rx_out[39]
rx_out[40] <= LVDS_AD_lvds_rx:auto_generated.rx_out[40]
rx_out[41] <= LVDS_AD_lvds_rx:auto_generated.rx_out[41]
rx_out[42] <= LVDS_AD_lvds_rx:auto_generated.rx_out[42]
rx_out[43] <= LVDS_AD_lvds_rx:auto_generated.rx_out[43]
rx_out[44] <= LVDS_AD_lvds_rx:auto_generated.rx_out[44]
rx_out[45] <= LVDS_AD_lvds_rx:auto_generated.rx_out[45]
rx_out[46] <= LVDS_AD_lvds_rx:auto_generated.rx_out[46]
rx_out[47] <= LVDS_AD_lvds_rx:auto_generated.rx_out[47]
rx_out[48] <= LVDS_AD_lvds_rx:auto_generated.rx_out[48]
rx_out[49] <= LVDS_AD_lvds_rx:auto_generated.rx_out[49]
rx_out[50] <= LVDS_AD_lvds_rx:auto_generated.rx_out[50]
rx_out[51] <= LVDS_AD_lvds_rx:auto_generated.rx_out[51]
rx_out[52] <= LVDS_AD_lvds_rx:auto_generated.rx_out[52]
rx_out[53] <= LVDS_AD_lvds_rx:auto_generated.rx_out[53]
rx_out[54] <= LVDS_AD_lvds_rx:auto_generated.rx_out[54]
rx_out[55] <= LVDS_AD_lvds_rx:auto_generated.rx_out[55]
rx_out[56] <= LVDS_AD_lvds_rx:auto_generated.rx_out[56]
rx_out[57] <= LVDS_AD_lvds_rx:auto_generated.rx_out[57]
rx_out[58] <= LVDS_AD_lvds_rx:auto_generated.rx_out[58]
rx_out[59] <= LVDS_AD_lvds_rx:auto_generated.rx_out[59]
rx_out[60] <= LVDS_AD_lvds_rx:auto_generated.rx_out[60]
rx_out[61] <= LVDS_AD_lvds_rx:auto_generated.rx_out[61]
rx_out[62] <= LVDS_AD_lvds_rx:auto_generated.rx_out[62]
rx_out[63] <= LVDS_AD_lvds_rx:auto_generated.rx_out[63]
rx_out[64] <= LVDS_AD_lvds_rx:auto_generated.rx_out[64]
rx_out[65] <= LVDS_AD_lvds_rx:auto_generated.rx_out[65]
rx_out[66] <= LVDS_AD_lvds_rx:auto_generated.rx_out[66]
rx_out[67] <= LVDS_AD_lvds_rx:auto_generated.rx_out[67]
rx_out[68] <= LVDS_AD_lvds_rx:auto_generated.rx_out[68]
rx_out[69] <= LVDS_AD_lvds_rx:auto_generated.rx_out[69]
rx_out[70] <= LVDS_AD_lvds_rx:auto_generated.rx_out[70]
rx_out[71] <= LVDS_AD_lvds_rx:auto_generated.rx_out[71]
rx_out[72] <= LVDS_AD_lvds_rx:auto_generated.rx_out[72]
rx_out[73] <= LVDS_AD_lvds_rx:auto_generated.rx_out[73]
rx_out[74] <= LVDS_AD_lvds_rx:auto_generated.rx_out[74]
rx_out[75] <= LVDS_AD_lvds_rx:auto_generated.rx_out[75]
rx_out[76] <= LVDS_AD_lvds_rx:auto_generated.rx_out[76]
rx_out[77] <= LVDS_AD_lvds_rx:auto_generated.rx_out[77]
rx_out[78] <= LVDS_AD_lvds_rx:auto_generated.rx_out[78]
rx_out[79] <= LVDS_AD_lvds_rx:auto_generated.rx_out[79]
rx_out[80] <= LVDS_AD_lvds_rx:auto_generated.rx_out[80]
rx_out[81] <= LVDS_AD_lvds_rx:auto_generated.rx_out[81]
rx_out[82] <= LVDS_AD_lvds_rx:auto_generated.rx_out[82]
rx_out[83] <= LVDS_AD_lvds_rx:auto_generated.rx_out[83]
rx_out[84] <= LVDS_AD_lvds_rx:auto_generated.rx_out[84]
rx_out[85] <= LVDS_AD_lvds_rx:auto_generated.rx_out[85]
rx_out[86] <= LVDS_AD_lvds_rx:auto_generated.rx_out[86]
rx_out[87] <= LVDS_AD_lvds_rx:auto_generated.rx_out[87]
rx_out[88] <= LVDS_AD_lvds_rx:auto_generated.rx_out[88]
rx_out[89] <= LVDS_AD_lvds_rx:auto_generated.rx_out[89]
rx_out[90] <= LVDS_AD_lvds_rx:auto_generated.rx_out[90]
rx_out[91] <= LVDS_AD_lvds_rx:auto_generated.rx_out[91]
rx_out[92] <= LVDS_AD_lvds_rx:auto_generated.rx_out[92]
rx_out[93] <= LVDS_AD_lvds_rx:auto_generated.rx_out[93]
rx_out[94] <= LVDS_AD_lvds_rx:auto_generated.rx_out[94]
rx_out[95] <= LVDS_AD_lvds_rx:auto_generated.rx_out[95]
rx_outclock <= LVDS_AD_lvds_rx:auto_generated.rx_outclock
rx_locked <= LVDS_AD_lvds_rx:auto_generated.rx_locked
rx_dpa_locked[0] <= <GND>
rx_dpa_locked[1] <= <GND>
rx_dpa_locked[2] <= <GND>
rx_dpa_locked[3] <= <GND>
rx_dpa_locked[4] <= <GND>
rx_dpa_locked[5] <= <GND>
rx_dpa_locked[6] <= <GND>
rx_dpa_locked[7] <= <GND>
rx_cda_max[0] <= <GND>
rx_cda_max[1] <= <GND>
rx_cda_max[2] <= <GND>
rx_cda_max[3] <= <GND>
rx_cda_max[4] <= <GND>
rx_cda_max[5] <= <GND>
rx_cda_max[6] <= <GND>
rx_cda_max[7] <= <GND>
rx_divfwdclk[0] <= <GND>
rx_divfwdclk[1] <= <GND>
rx_divfwdclk[2] <= <GND>
rx_divfwdclk[3] <= <GND>
rx_divfwdclk[4] <= <GND>
rx_divfwdclk[5] <= <GND>
rx_divfwdclk[6] <= <GND>
rx_divfwdclk[7] <= <GND>
dpa_pll_cal_busy <= <GND>
pll_phaseupdown <= <GND>
pll_phasestep <= <GND>
pll_phasecounterselect[0] <= <GND>
pll_phasecounterselect[1] <= <GND>
pll_phasecounterselect[2] <= <GND>
pll_phasecounterselect[3] <= <GND>
pll_scanclk <= <GND>


|ArrayUltrasound|LVDS_AD:LVDS_AD_inst_A|altlvds_rx:altlvds_rx_component|LVDS_AD_lvds_rx:auto_generated
rx_in[0] => rx_in[0].IN1
rx_in[1] => rx_in[1].IN1
rx_in[2] => rx_in[2].IN1
rx_in[3] => rx_in[3].IN1
rx_in[4] => rx_in[4].IN1
rx_in[5] => rx_in[5].IN1
rx_in[6] => rx_in[6].IN1
rx_in[7] => rx_in[7].IN1
rx_inclock => lvds_rx_pll.CLK
rx_locked <= lvds_rx_pll.LOCKED
rx_out[0] <= rx_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rx_out[1] <= rx_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rx_out[2] <= rx_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rx_out[3] <= rx_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rx_out[4] <= rx_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rx_out[5] <= rx_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rx_out[6] <= rx_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rx_out[7] <= rx_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rx_out[8] <= rx_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rx_out[9] <= rx_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rx_out[10] <= rx_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rx_out[11] <= rx_reg[11].DB_MAX_OUTPUT_PORT_TYPE
rx_out[12] <= rx_reg[12].DB_MAX_OUTPUT_PORT_TYPE
rx_out[13] <= rx_reg[13].DB_MAX_OUTPUT_PORT_TYPE
rx_out[14] <= rx_reg[14].DB_MAX_OUTPUT_PORT_TYPE
rx_out[15] <= rx_reg[15].DB_MAX_OUTPUT_PORT_TYPE
rx_out[16] <= rx_reg[16].DB_MAX_OUTPUT_PORT_TYPE
rx_out[17] <= rx_reg[17].DB_MAX_OUTPUT_PORT_TYPE
rx_out[18] <= rx_reg[18].DB_MAX_OUTPUT_PORT_TYPE
rx_out[19] <= rx_reg[19].DB_MAX_OUTPUT_PORT_TYPE
rx_out[20] <= rx_reg[20].DB_MAX_OUTPUT_PORT_TYPE
rx_out[21] <= rx_reg[21].DB_MAX_OUTPUT_PORT_TYPE
rx_out[22] <= rx_reg[22].DB_MAX_OUTPUT_PORT_TYPE
rx_out[23] <= rx_reg[23].DB_MAX_OUTPUT_PORT_TYPE
rx_out[24] <= rx_reg[24].DB_MAX_OUTPUT_PORT_TYPE
rx_out[25] <= rx_reg[25].DB_MAX_OUTPUT_PORT_TYPE
rx_out[26] <= rx_reg[26].DB_MAX_OUTPUT_PORT_TYPE
rx_out[27] <= rx_reg[27].DB_MAX_OUTPUT_PORT_TYPE
rx_out[28] <= rx_reg[28].DB_MAX_OUTPUT_PORT_TYPE
rx_out[29] <= rx_reg[29].DB_MAX_OUTPUT_PORT_TYPE
rx_out[30] <= rx_reg[30].DB_MAX_OUTPUT_PORT_TYPE
rx_out[31] <= rx_reg[31].DB_MAX_OUTPUT_PORT_TYPE
rx_out[32] <= rx_reg[32].DB_MAX_OUTPUT_PORT_TYPE
rx_out[33] <= rx_reg[33].DB_MAX_OUTPUT_PORT_TYPE
rx_out[34] <= rx_reg[34].DB_MAX_OUTPUT_PORT_TYPE
rx_out[35] <= rx_reg[35].DB_MAX_OUTPUT_PORT_TYPE
rx_out[36] <= rx_reg[36].DB_MAX_OUTPUT_PORT_TYPE
rx_out[37] <= rx_reg[37].DB_MAX_OUTPUT_PORT_TYPE
rx_out[38] <= rx_reg[38].DB_MAX_OUTPUT_PORT_TYPE
rx_out[39] <= rx_reg[39].DB_MAX_OUTPUT_PORT_TYPE
rx_out[40] <= rx_reg[40].DB_MAX_OUTPUT_PORT_TYPE
rx_out[41] <= rx_reg[41].DB_MAX_OUTPUT_PORT_TYPE
rx_out[42] <= rx_reg[42].DB_MAX_OUTPUT_PORT_TYPE
rx_out[43] <= rx_reg[43].DB_MAX_OUTPUT_PORT_TYPE
rx_out[44] <= rx_reg[44].DB_MAX_OUTPUT_PORT_TYPE
rx_out[45] <= rx_reg[45].DB_MAX_OUTPUT_PORT_TYPE
rx_out[46] <= rx_reg[46].DB_MAX_OUTPUT_PORT_TYPE
rx_out[47] <= rx_reg[47].DB_MAX_OUTPUT_PORT_TYPE
rx_out[48] <= rx_reg[48].DB_MAX_OUTPUT_PORT_TYPE
rx_out[49] <= rx_reg[49].DB_MAX_OUTPUT_PORT_TYPE
rx_out[50] <= rx_reg[50].DB_MAX_OUTPUT_PORT_TYPE
rx_out[51] <= rx_reg[51].DB_MAX_OUTPUT_PORT_TYPE
rx_out[52] <= rx_reg[52].DB_MAX_OUTPUT_PORT_TYPE
rx_out[53] <= rx_reg[53].DB_MAX_OUTPUT_PORT_TYPE
rx_out[54] <= rx_reg[54].DB_MAX_OUTPUT_PORT_TYPE
rx_out[55] <= rx_reg[55].DB_MAX_OUTPUT_PORT_TYPE
rx_out[56] <= rx_reg[56].DB_MAX_OUTPUT_PORT_TYPE
rx_out[57] <= rx_reg[57].DB_MAX_OUTPUT_PORT_TYPE
rx_out[58] <= rx_reg[58].DB_MAX_OUTPUT_PORT_TYPE
rx_out[59] <= rx_reg[59].DB_MAX_OUTPUT_PORT_TYPE
rx_out[60] <= rx_reg[60].DB_MAX_OUTPUT_PORT_TYPE
rx_out[61] <= rx_reg[61].DB_MAX_OUTPUT_PORT_TYPE
rx_out[62] <= rx_reg[62].DB_MAX_OUTPUT_PORT_TYPE
rx_out[63] <= rx_reg[63].DB_MAX_OUTPUT_PORT_TYPE
rx_out[64] <= rx_reg[64].DB_MAX_OUTPUT_PORT_TYPE
rx_out[65] <= rx_reg[65].DB_MAX_OUTPUT_PORT_TYPE
rx_out[66] <= rx_reg[66].DB_MAX_OUTPUT_PORT_TYPE
rx_out[67] <= rx_reg[67].DB_MAX_OUTPUT_PORT_TYPE
rx_out[68] <= rx_reg[68].DB_MAX_OUTPUT_PORT_TYPE
rx_out[69] <= rx_reg[69].DB_MAX_OUTPUT_PORT_TYPE
rx_out[70] <= rx_reg[70].DB_MAX_OUTPUT_PORT_TYPE
rx_out[71] <= rx_reg[71].DB_MAX_OUTPUT_PORT_TYPE
rx_out[72] <= rx_reg[72].DB_MAX_OUTPUT_PORT_TYPE
rx_out[73] <= rx_reg[73].DB_MAX_OUTPUT_PORT_TYPE
rx_out[74] <= rx_reg[74].DB_MAX_OUTPUT_PORT_TYPE
rx_out[75] <= rx_reg[75].DB_MAX_OUTPUT_PORT_TYPE
rx_out[76] <= rx_reg[76].DB_MAX_OUTPUT_PORT_TYPE
rx_out[77] <= rx_reg[77].DB_MAX_OUTPUT_PORT_TYPE
rx_out[78] <= rx_reg[78].DB_MAX_OUTPUT_PORT_TYPE
rx_out[79] <= rx_reg[79].DB_MAX_OUTPUT_PORT_TYPE
rx_out[80] <= rx_reg[80].DB_MAX_OUTPUT_PORT_TYPE
rx_out[81] <= rx_reg[81].DB_MAX_OUTPUT_PORT_TYPE
rx_out[82] <= rx_reg[82].DB_MAX_OUTPUT_PORT_TYPE
rx_out[83] <= rx_reg[83].DB_MAX_OUTPUT_PORT_TYPE
rx_out[84] <= rx_reg[84].DB_MAX_OUTPUT_PORT_TYPE
rx_out[85] <= rx_reg[85].DB_MAX_OUTPUT_PORT_TYPE
rx_out[86] <= rx_reg[86].DB_MAX_OUTPUT_PORT_TYPE
rx_out[87] <= rx_reg[87].DB_MAX_OUTPUT_PORT_TYPE
rx_out[88] <= rx_reg[88].DB_MAX_OUTPUT_PORT_TYPE
rx_out[89] <= rx_reg[89].DB_MAX_OUTPUT_PORT_TYPE
rx_out[90] <= rx_reg[90].DB_MAX_OUTPUT_PORT_TYPE
rx_out[91] <= rx_reg[91].DB_MAX_OUTPUT_PORT_TYPE
rx_out[92] <= rx_reg[92].DB_MAX_OUTPUT_PORT_TYPE
rx_out[93] <= rx_reg[93].DB_MAX_OUTPUT_PORT_TYPE
rx_out[94] <= rx_reg[94].DB_MAX_OUTPUT_PORT_TYPE
rx_out[95] <= rx_reg[95].DB_MAX_OUTPUT_PORT_TYPE
rx_outclock <= lvds_rx_pll.CLK1


|ArrayUltrasound|LVDS_AD:LVDS_AD_inst_A|altlvds_rx:altlvds_rx_component|LVDS_AD_lvds_rx:auto_generated|LVDS_AD_lvds_ddio_in:ddio_in
clock => ddio_h_reg[0].CLK
clock => ddio_h_reg[1].CLK
clock => ddio_h_reg[2].CLK
clock => ddio_h_reg[3].CLK
clock => ddio_h_reg[4].CLK
clock => ddio_h_reg[5].CLK
clock => ddio_h_reg[6].CLK
clock => ddio_h_reg[7].CLK
clock => dataout_l_reg[0].CLK
clock => dataout_l_reg[1].CLK
clock => dataout_l_reg[2].CLK
clock => dataout_l_reg[3].CLK
clock => dataout_l_reg[4].CLK
clock => dataout_l_reg[5].CLK
clock => dataout_l_reg[6].CLK
clock => dataout_l_reg[7].CLK
clock => dataout_h_reg[0].CLK
clock => dataout_h_reg[1].CLK
clock => dataout_h_reg[2].CLK
clock => dataout_h_reg[3].CLK
clock => dataout_h_reg[4].CLK
clock => dataout_h_reg[5].CLK
clock => dataout_h_reg[6].CLK
clock => dataout_h_reg[7].CLK
clock => ddio_l_reg[0].CLK
clock => ddio_l_reg[1].CLK
clock => ddio_l_reg[2].CLK
clock => ddio_l_reg[3].CLK
clock => ddio_l_reg[4].CLK
clock => ddio_l_reg[5].CLK
clock => ddio_l_reg[6].CLK
clock => ddio_l_reg[7].CLK
clock => dataout_l_latch[0].CLK
clock => dataout_l_latch[1].CLK
clock => dataout_l_latch[2].CLK
clock => dataout_l_latch[3].CLK
clock => dataout_l_latch[4].CLK
clock => dataout_l_latch[5].CLK
clock => dataout_l_latch[6].CLK
clock => dataout_l_latch[7].CLK
datain[0] => ddio_l_reg[0].DATAIN
datain[0] => ddio_h_reg[0].DATAIN
datain[1] => ddio_l_reg[1].DATAIN
datain[1] => ddio_h_reg[1].DATAIN
datain[2] => ddio_l_reg[2].DATAIN
datain[2] => ddio_h_reg[2].DATAIN
datain[3] => ddio_l_reg[3].DATAIN
datain[3] => ddio_h_reg[3].DATAIN
datain[4] => ddio_l_reg[4].DATAIN
datain[4] => ddio_h_reg[4].DATAIN
datain[5] => ddio_l_reg[5].DATAIN
datain[5] => ddio_h_reg[5].DATAIN
datain[6] => ddio_l_reg[6].DATAIN
datain[6] => ddio_h_reg[6].DATAIN
datain[7] => ddio_l_reg[7].DATAIN
datain[7] => ddio_h_reg[7].DATAIN
dataout_h[0] <= dataout_l_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[1] <= dataout_l_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[2] <= dataout_l_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[3] <= dataout_l_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[4] <= dataout_l_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[5] <= dataout_l_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[6] <= dataout_l_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_h[7] <= dataout_l_reg[7].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= dataout_h_reg[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[1] <= dataout_h_reg[1].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[2] <= dataout_h_reg[2].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[3] <= dataout_h_reg[3].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[4] <= dataout_h_reg[4].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[5] <= dataout_h_reg[5].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[6] <= dataout_h_reg[6].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[7] <= dataout_h_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|LVDS_AD:LVDS_AD_inst_A|altlvds_rx:altlvds_rx_component|LVDS_AD_lvds_rx:auto_generated|LVDS_AD_dffpipe:h_dffpipe
clock => dffe19a[0].CLK
clock => dffe19a[1].CLK
clock => dffe19a[2].CLK
clock => dffe19a[3].CLK
clock => dffe19a[4].CLK
clock => dffe19a[5].CLK
clock => dffe19a[6].CLK
clock => dffe19a[7].CLK
clock => dffe18a[0].CLK
clock => dffe18a[1].CLK
clock => dffe18a[2].CLK
clock => dffe18a[3].CLK
clock => dffe18a[4].CLK
clock => dffe18a[5].CLK
clock => dffe18a[6].CLK
clock => dffe18a[7].CLK
clock => dffe17a[0].CLK
clock => dffe17a[1].CLK
clock => dffe17a[2].CLK
clock => dffe17a[3].CLK
clock => dffe17a[4].CLK
clock => dffe17a[5].CLK
clock => dffe17a[6].CLK
clock => dffe17a[7].CLK
d[0] => dffe17a[0].DATAIN
d[1] => dffe17a[1].DATAIN
d[2] => dffe17a[2].DATAIN
d[3] => dffe17a[3].DATAIN
d[4] => dffe17a[4].DATAIN
d[5] => dffe17a[5].DATAIN
d[6] => dffe17a[6].DATAIN
d[7] => dffe17a[7].DATAIN
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|LVDS_AD:LVDS_AD_inst_A|altlvds_rx:altlvds_rx_component|LVDS_AD_lvds_rx:auto_generated|LVDS_AD_dffpipe:l_dffpipe
clock => dffe19a[0].CLK
clock => dffe19a[1].CLK
clock => dffe19a[2].CLK
clock => dffe19a[3].CLK
clock => dffe19a[4].CLK
clock => dffe19a[5].CLK
clock => dffe19a[6].CLK
clock => dffe19a[7].CLK
clock => dffe18a[0].CLK
clock => dffe18a[1].CLK
clock => dffe18a[2].CLK
clock => dffe18a[3].CLK
clock => dffe18a[4].CLK
clock => dffe18a[5].CLK
clock => dffe18a[6].CLK
clock => dffe18a[7].CLK
clock => dffe17a[0].CLK
clock => dffe17a[1].CLK
clock => dffe17a[2].CLK
clock => dffe17a[3].CLK
clock => dffe17a[4].CLK
clock => dffe17a[5].CLK
clock => dffe17a[6].CLK
clock => dffe17a[7].CLK
d[0] => dffe17a[0].DATAIN
d[1] => dffe17a[1].DATAIN
d[2] => dffe17a[2].DATAIN
d[3] => dffe17a[3].DATAIN
d[4] => dffe17a[4].DATAIN
d[5] => dffe17a[5].DATAIN
d[6] => dffe17a[6].DATAIN
d[7] => dffe17a[7].DATAIN
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe19a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe19a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe19a[7].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst
RST_n => SPI_RW.OUTPUTSELECT
RST_n => SND_DATA[0].OUTPUTSELECT
RST_n => SND_DATA[1].OUTPUTSELECT
RST_n => SND_DATA[2].OUTPUTSELECT
RST_n => SND_DATA[3].OUTPUTSELECT
RST_n => SND_DATA[4].OUTPUTSELECT
RST_n => SND_DATA[5].OUTPUTSELECT
RST_n => SND_DATA[6].OUTPUTSELECT
RST_n => SND_DATA[7].OUTPUTSELECT
RST_n => SPI_New_Word.ACLR
RST_n => Addr_Counter[0].ACLR
RST_n => Addr_Counter[1].ACLR
RST_n => Addr_Counter[2].ACLR
RST_n => Addr_Counter[3].ACLR
RST_n => Addr_Counter[4].ACLR
RST_n => Addr_Counter[5].ACLR
RST_n => Addr_Counter[6].ACLR
RST_n => Addr_Counter[7].ACLR
RST_n => SPI_Addr[0].ACLR
RST_n => SPI_Addr[1].ACLR
RST_n => SPI_Addr[2].ACLR
RST_n => SPI_Addr[3].ACLR
RST_n => SPI_Addr[4].ACLR
RST_n => SPI_Addr[5].ACLR
RST_n => SPI_Addr[6].ACLR
RST_n => SPI_Addr[7].ACLR
RST_n => SPI_Addr[8].ACLR
RST_n => SPI_Addr[9].ACLR
RST_n => SPI_Addr[10].ACLR
RST_n => SPI_Addr[11].ACLR
RST_n => SPI_Addr[12].ACLR
RST_n => SPI_STAT~7.DATAIN
SPI_CLK => SPI_CLK.IN1
SPI_Data <> SPI_AD:SPI_AD_Inst.SPI_Data
SPI_CS <= SPI_AD:SPI_AD_Inst.SPI_CS


|ArrayUltrasound|AD9273_SPI_Config:AD9273_SPI_Config_Inst|SPI_AD:SPI_AD_Inst
SPI_CLK => q[0]~reg0.CLK
SPI_CLK => q[1]~reg0.CLK
SPI_CLK => q[2]~reg0.CLK
SPI_CLK => q[3]~reg0.CLK
SPI_CLK => q[4]~reg0.CLK
SPI_CLK => q[5]~reg0.CLK
SPI_CLK => q[6]~reg0.CLK
SPI_CLK => q[7]~reg0.CLK
SPI_CLK => SPI_Data~reg0.CLK
SPI_CLK => SPI_Data~en.CLK
SPI_CLK => SPI_CS~reg0.CLK
SPI_CLK => Over~reg0.CLK
SPI_CLK => SPI_Counter[0].CLK
SPI_CLK => SPI_Counter[1].CLK
SPI_CLK => SPI_Counter[2].CLK
SPI_CLK => SPI_Counter[3].CLK
SPI_CLK => SPI_Counter[4].CLK
SPI_CLK => SPI_Counter[5].CLK
SPI_CLK => SPI_Counter[6].CLK
SPI_CLK => SPI_Counter[7].CLK
SPI_CLK => Wr_Data[0].CLK
SPI_CLK => Wr_Data[1].CLK
SPI_CLK => Wr_Data[2].CLK
SPI_CLK => Wr_Data[3].CLK
SPI_CLK => Wr_Data[4].CLK
SPI_CLK => Wr_Data[5].CLK
SPI_CLK => Wr_Data[6].CLK
SPI_CLK => Wr_Data[7].CLK
SPI_CLK => CMD[0].CLK
SPI_CLK => CMD[1].CLK
SPI_CLK => CMD[2].CLK
SPI_CLK => CMD[3].CLK
SPI_CLK => CMD[4].CLK
SPI_CLK => CMD[5].CLK
SPI_CLK => CMD[6].CLK
SPI_CLK => CMD[7].CLK
SPI_CLK => CMD[8].CLK
SPI_CLK => CMD[9].CLK
SPI_CLK => CMD[10].CLK
SPI_CLK => CMD[11].CLK
SPI_CLK => CMD[12].CLK
SPI_CLK => CMD[13].CLK
SPI_CLK => CMD[14].CLK
SPI_CLK => CMD[15].CLK
New_Word => SPI_Data~en.ACLR
New_Word => SPI_CS~reg0.PRESET
New_Word => Over~reg0.ACLR
New_Word => SPI_Counter[0].ACLR
New_Word => SPI_Counter[1].ACLR
New_Word => SPI_Counter[2].ACLR
New_Word => SPI_Counter[3].ACLR
New_Word => SPI_Counter[4].ACLR
New_Word => SPI_Counter[5].ACLR
New_Word => SPI_Counter[6].ACLR
New_Word => SPI_Counter[7].ACLR
New_Word => Wr_Data[0].ALOAD
New_Word => Wr_Data[1].ALOAD
New_Word => Wr_Data[2].ALOAD
New_Word => Wr_Data[3].ALOAD
New_Word => Wr_Data[4].ALOAD
New_Word => Wr_Data[5].ALOAD
New_Word => Wr_Data[6].ALOAD
New_Word => Wr_Data[7].ALOAD
New_Word => CMD[0].ALOAD
New_Word => CMD[1].ALOAD
New_Word => CMD[2].ALOAD
New_Word => CMD[3].ALOAD
New_Word => CMD[4].ALOAD
New_Word => CMD[5].ALOAD
New_Word => CMD[6].ALOAD
New_Word => CMD[7].ALOAD
New_Word => CMD[8].ALOAD
New_Word => CMD[9].ALOAD
New_Word => CMD[10].ALOAD
New_Word => CMD[11].ALOAD
New_Word => CMD[12].ALOAD
New_Word => CMD[13].ACLR
New_Word => CMD[14].ACLR
New_Word => CMD[15].ALOAD
New_Word => q[7]~reg0.ENA
New_Word => q[6]~reg0.ENA
New_Word => q[5]~reg0.ENA
New_Word => q[4]~reg0.ENA
New_Word => q[3]~reg0.ENA
New_Word => q[2]~reg0.ENA
New_Word => q[1]~reg0.ENA
New_Word => q[0]~reg0.ENA
Addr[0] => CMD[0].ADATA
Addr[1] => CMD[1].ADATA
Addr[2] => CMD[2].ADATA
Addr[3] => CMD[3].ADATA
Addr[4] => CMD[4].ADATA
Addr[5] => CMD[5].ADATA
Addr[6] => CMD[6].ADATA
Addr[7] => CMD[7].ADATA
Addr[8] => CMD[8].ADATA
Addr[9] => CMD[9].ADATA
Addr[10] => CMD[10].ADATA
Addr[11] => CMD[11].ADATA
Addr[12] => CMD[12].ADATA
Data[0] => Wr_Data[0].ADATA
Data[1] => Wr_Data[1].ADATA
Data[2] => Wr_Data[2].ADATA
Data[3] => Wr_Data[3].ADATA
Data[4] => Wr_Data[4].ADATA
Data[5] => Wr_Data[5].ADATA
Data[6] => Wr_Data[6].ADATA
Data[7] => Wr_Data[7].ADATA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RW => Wr_Data.OUTPUTSELECT
RW => Wr_Data.OUTPUTSELECT
RW => Wr_Data.OUTPUTSELECT
RW => Wr_Data.OUTPUTSELECT
RW => Wr_Data.OUTPUTSELECT
RW => Wr_Data.OUTPUTSELECT
RW => Wr_Data.OUTPUTSELECT
RW => Wr_Data.OUTPUTSELECT
RW => q.OUTPUTSELECT
RW => q.OUTPUTSELECT
RW => q.OUTPUTSELECT
RW => q.OUTPUTSELECT
RW => q.OUTPUTSELECT
RW => q.OUTPUTSELECT
RW => q.OUTPUTSELECT
RW => q.OUTPUTSELECT
RW => SPI_Data.IN1
RW => CMD[15].ADATA
RW => SPI_Data.DATAB
SPI_CS <= SPI_CS~reg0.DB_MAX_OUTPUT_PORT_TYPE
SPI_Data <> SPI_Data
Over <= Over~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|TGC_ROM:TGC_ROM_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ArrayUltrasound|TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qpa1:auto_generated.address_a[0]
address_a[1] => altsyncram_qpa1:auto_generated.address_a[1]
address_a[2] => altsyncram_qpa1:auto_generated.address_a[2]
address_a[3] => altsyncram_qpa1:auto_generated.address_a[3]
address_a[4] => altsyncram_qpa1:auto_generated.address_a[4]
address_a[5] => altsyncram_qpa1:auto_generated.address_a[5]
address_a[6] => altsyncram_qpa1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qpa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qpa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qpa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qpa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qpa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qpa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qpa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_qpa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_qpa1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated
address_a[0] => altsyncram_5ac2:altsyncram1.address_a[0]
address_a[1] => altsyncram_5ac2:altsyncram1.address_a[1]
address_a[2] => altsyncram_5ac2:altsyncram1.address_a[2]
address_a[3] => altsyncram_5ac2:altsyncram1.address_a[3]
address_a[4] => altsyncram_5ac2:altsyncram1.address_a[4]
address_a[5] => altsyncram_5ac2:altsyncram1.address_a[5]
address_a[6] => altsyncram_5ac2:altsyncram1.address_a[6]
clock0 => altsyncram_5ac2:altsyncram1.clock0
q_a[0] <= altsyncram_5ac2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_5ac2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_5ac2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_5ac2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_5ac2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_5ac2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_5ac2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_5ac2:altsyncram1.q_a[7]


|ArrayUltrasound|TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|altsyncram_5ac2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ArrayUltrasound|TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|TGC_ROM:TGC_ROM_inst|altsyncram:altsyncram_component|altsyncram_qpa1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst
AD_CLK => AD_CLK.IN11
Data_A[0] => Data_A[0].IN1
Data_A[1] => Data_A[1].IN1
Data_A[2] => Data_A[2].IN1
Data_A[3] => Data_A[3].IN1
Data_A[4] => Data_A[4].IN1
Data_A[5] => Data_A[5].IN1
Data_A[6] => Data_A[6].IN1
Data_A[7] => Data_A[7].IN1
Data_A[8] => Data_A[8].IN1
Data_A[9] => Data_A[9].IN1
Data_A[10] => Data_A[10].IN1
Data_A[11] => Data_A[11].IN1
Data_B[0] => Data_B[0].IN1
Data_B[1] => Data_B[1].IN1
Data_B[2] => Data_B[2].IN1
Data_B[3] => Data_B[3].IN1
Data_B[4] => Data_B[4].IN1
Data_B[5] => Data_B[5].IN1
Data_B[6] => Data_B[6].IN1
Data_B[7] => Data_B[7].IN1
Data_B[8] => Data_B[8].IN1
Data_B[9] => Data_B[9].IN1
Data_B[10] => Data_B[10].IN1
Data_B[11] => Data_B[11].IN1
Data_C[0] => Data_C[0].IN1
Data_C[1] => Data_C[1].IN1
Data_C[2] => Data_C[2].IN1
Data_C[3] => Data_C[3].IN1
Data_C[4] => Data_C[4].IN1
Data_C[5] => Data_C[5].IN1
Data_C[6] => Data_C[6].IN1
Data_C[7] => Data_C[7].IN1
Data_C[8] => Data_C[8].IN1
Data_C[9] => Data_C[9].IN1
Data_C[10] => Data_C[10].IN1
Data_C[11] => Data_C[11].IN1
Data_D[0] => Data_D[0].IN1
Data_D[1] => Data_D[1].IN1
Data_D[2] => Data_D[2].IN1
Data_D[3] => Data_D[3].IN1
Data_D[4] => Data_D[4].IN1
Data_D[5] => Data_D[5].IN1
Data_D[6] => Data_D[6].IN1
Data_D[7] => Data_D[7].IN1
Data_D[8] => Data_D[8].IN1
Data_D[9] => Data_D[9].IN1
Data_D[10] => Data_D[10].IN1
Data_D[11] => Data_D[11].IN1
Data_E[0] => Data_E[0].IN1
Data_E[1] => Data_E[1].IN1
Data_E[2] => Data_E[2].IN1
Data_E[3] => Data_E[3].IN1
Data_E[4] => Data_E[4].IN1
Data_E[5] => Data_E[5].IN1
Data_E[6] => Data_E[6].IN1
Data_E[7] => Data_E[7].IN1
Data_E[8] => Data_E[8].IN1
Data_E[9] => Data_E[9].IN1
Data_E[10] => Data_E[10].IN1
Data_E[11] => Data_E[11].IN1
Data_F[0] => Data_F[0].IN1
Data_F[1] => Data_F[1].IN1
Data_F[2] => Data_F[2].IN1
Data_F[3] => Data_F[3].IN1
Data_F[4] => Data_F[4].IN1
Data_F[5] => Data_F[5].IN1
Data_F[6] => Data_F[6].IN1
Data_F[7] => Data_F[7].IN1
Data_F[8] => Data_F[8].IN1
Data_F[9] => Data_F[9].IN1
Data_F[10] => Data_F[10].IN1
Data_F[11] => Data_F[11].IN1
Data_G[0] => Data_G[0].IN1
Data_G[1] => Data_G[1].IN1
Data_G[2] => Data_G[2].IN1
Data_G[3] => Data_G[3].IN1
Data_G[4] => Data_G[4].IN1
Data_G[5] => Data_G[5].IN1
Data_G[6] => Data_G[6].IN1
Data_G[7] => Data_G[7].IN1
Data_G[8] => Data_G[8].IN1
Data_G[9] => Data_G[9].IN1
Data_G[10] => Data_G[10].IN1
Data_G[11] => Data_G[11].IN1
Data_H[0] => Data_H[0].IN1
Data_H[1] => Data_H[1].IN1
Data_H[2] => Data_H[2].IN1
Data_H[3] => Data_H[3].IN1
Data_H[4] => Data_H[4].IN1
Data_H[5] => Data_H[5].IN1
Data_H[6] => Data_H[6].IN1
Data_H[7] => Data_H[7].IN1
Data_H[8] => Data_H[8].IN1
Data_H[9] => Data_H[9].IN1
Data_H[10] => Data_H[10].IN1
Data_H[11] => Data_H[11].IN1
Line_Num[0] => ~NO_FANOUT~
Line_Num[1] => ~NO_FANOUT~
Line_Num[2] => ~NO_FANOUT~
Line_Num[3] => ~NO_FANOUT~
Line_Num[4] => ~NO_FANOUT~
Line_Num[5] => ~NO_FANOUT~
Line_Num[6] => ~NO_FANOUT~
Line_Num[7] => ~NO_FANOUT~
Focus_Num[0] => Equal0.IN0
Focus_Num[0] => Equal1.IN0
Focus_Num[0] => Equal2.IN0
Focus_Num[0] => Equal3.IN0
Focus_Num[0] => Equal4.IN1
Focus_Num[1] => Equal0.IN1
Focus_Num[1] => Equal1.IN1
Focus_Num[1] => Equal2.IN1
Focus_Num[1] => Equal3.IN1
Focus_Num[1] => Equal4.IN0
Pr_Gate => ~NO_FANOUT~
RX_Gate => DAS_Value_IN[0].OUTPUTSELECT
RX_Gate => DAS_Value_IN[1].OUTPUTSELECT
RX_Gate => DAS_Value_IN[2].OUTPUTSELECT
RX_Gate => DAS_Value_IN[3].OUTPUTSELECT
RX_Gate => DAS_Value_IN[4].OUTPUTSELECT
RX_Gate => DAS_Value_IN[5].OUTPUTSELECT
RX_Gate => DAS_Value_IN[6].OUTPUTSELECT
RX_Gate => DAS_Value_IN[7].OUTPUTSELECT
RX_Gate => DAS_Value_IN[8].OUTPUTSELECT
RX_Gate => DAS_Value_IN[9].OUTPUTSELECT
RX_Gate => DAS_Value_IN[10].OUTPUTSELECT
RX_Gate => DAS_Value_IN[11].OUTPUTSELECT
RX_Gate => DAS_Value_IN[12].OUTPUTSELECT
RX_Gate => DAS_Value_IN[13].OUTPUTSELECT
RX_Gate => DAS_Value_IN[14].OUTPUTSELECT
RX_Gate => DAS_Value_IN[15].OUTPUTSELECT
RX_Gate => Rd_addr[0].ACLR
RX_Gate => Rd_addr[1].ACLR
RX_Gate => Rd_addr[2].ACLR
RX_Gate => Rd_addr[3].ACLR
RX_Gate => Rd_addr[4].ACLR
RX_Gate => Rd_addr[5].ACLR
RX_Gate => Rd_addr[6].ACLR
RX_Gate => Rd_addr[7].ACLR
RX_Gate => Rd_addr[8].ACLR
RX_Gate => Rd_addr[9].ACLR
RX_Gate => Rd_addr[10].ACLR
RX_Gate => Rd_addr[11].ACLR
RX_Gate => Rd_addr[12].ACLR
RX_Gate => Rd_addr[13].ACLR
RX_Gate => Rd_addr[14].ACLR
RX_Gate => Rd_addr[15].ACLR
RX_Gate => Rd_Addr8[0].ALOAD
RX_Gate => Rd_Addr8[1].ALOAD
RX_Gate => Rd_Addr8[2].ALOAD
RX_Gate => Rd_Addr8[3].ALOAD
RX_Gate => Rd_Addr8[4].ALOAD
RX_Gate => Rd_Addr8[5].ALOAD
RX_Gate => Rd_Addr8[6].ALOAD
RX_Gate => Rd_Addr8[7].ALOAD
RX_Gate => Rd_Addr8[8].ALOAD
RX_Gate => Rd_Addr8[9].ALOAD
RX_Gate => Rd_Addr8[10].ALOAD
RX_Gate => Rd_Addr8[11].ALOAD
RX_Gate => Rd_Addr8[12].ALOAD
RX_Gate => Rd_Addr8[13].ALOAD
RX_Gate => Rd_Addr8[14].ALOAD
RX_Gate => Rd_Addr8[15].ALOAD
RX_Gate => Rd_Addr7[0].ALOAD
RX_Gate => Rd_Addr7[1].ALOAD
RX_Gate => Rd_Addr7[2].ALOAD
RX_Gate => Rd_Addr7[3].ALOAD
RX_Gate => Rd_Addr7[4].ALOAD
RX_Gate => Rd_Addr7[5].ALOAD
RX_Gate => Rd_Addr7[6].ALOAD
RX_Gate => Rd_Addr7[7].ALOAD
RX_Gate => Rd_Addr7[8].ALOAD
RX_Gate => Rd_Addr7[9].ALOAD
RX_Gate => Rd_Addr7[10].ALOAD
RX_Gate => Rd_Addr7[11].ALOAD
RX_Gate => Rd_Addr7[12].ALOAD
RX_Gate => Rd_Addr7[13].ALOAD
RX_Gate => Rd_Addr7[14].ALOAD
RX_Gate => Rd_Addr7[15].ALOAD
RX_Gate => Rd_Addr6[0].ALOAD
RX_Gate => Rd_Addr6[1].ALOAD
RX_Gate => Rd_Addr6[2].ALOAD
RX_Gate => Rd_Addr6[3].ALOAD
RX_Gate => Rd_Addr6[4].ALOAD
RX_Gate => Rd_Addr6[5].ALOAD
RX_Gate => Rd_Addr6[6].ALOAD
RX_Gate => Rd_Addr6[7].ALOAD
RX_Gate => Rd_Addr6[8].ALOAD
RX_Gate => Rd_Addr6[9].ALOAD
RX_Gate => Rd_Addr6[10].ALOAD
RX_Gate => Rd_Addr6[11].ALOAD
RX_Gate => Rd_Addr6[12].ALOAD
RX_Gate => Rd_Addr6[13].ALOAD
RX_Gate => Rd_Addr6[14].ALOAD
RX_Gate => Rd_Addr6[15].ALOAD
RX_Gate => Rd_Addr5[0].ALOAD
RX_Gate => Rd_Addr5[1].ALOAD
RX_Gate => Rd_Addr5[2].ALOAD
RX_Gate => Rd_Addr5[3].ALOAD
RX_Gate => Rd_Addr5[4].ALOAD
RX_Gate => Rd_Addr5[5].ALOAD
RX_Gate => Rd_Addr5[6].ALOAD
RX_Gate => Rd_Addr5[7].ALOAD
RX_Gate => Rd_Addr5[8].ALOAD
RX_Gate => Rd_Addr5[9].ALOAD
RX_Gate => Rd_Addr5[10].ALOAD
RX_Gate => Rd_Addr5[11].ALOAD
RX_Gate => Rd_Addr5[12].ALOAD
RX_Gate => Rd_Addr5[13].ALOAD
RX_Gate => Rd_Addr5[14].ALOAD
RX_Gate => Rd_Addr5[15].ALOAD
RX_Gate => Rd_Addr4[0].ALOAD
RX_Gate => Rd_Addr4[1].ALOAD
RX_Gate => Rd_Addr4[2].ALOAD
RX_Gate => Rd_Addr4[3].ALOAD
RX_Gate => Rd_Addr4[4].ALOAD
RX_Gate => Rd_Addr4[5].ALOAD
RX_Gate => Rd_Addr4[6].ALOAD
RX_Gate => Rd_Addr4[7].ALOAD
RX_Gate => Rd_Addr4[8].ALOAD
RX_Gate => Rd_Addr4[9].ALOAD
RX_Gate => Rd_Addr4[10].ALOAD
RX_Gate => Rd_Addr4[11].ALOAD
RX_Gate => Rd_Addr4[12].ALOAD
RX_Gate => Rd_Addr4[13].ALOAD
RX_Gate => Rd_Addr4[14].ALOAD
RX_Gate => Rd_Addr4[15].ALOAD
RX_Gate => Rd_Addr3[0].ALOAD
RX_Gate => Rd_Addr3[1].ALOAD
RX_Gate => Rd_Addr3[2].ALOAD
RX_Gate => Rd_Addr3[3].ALOAD
RX_Gate => Rd_Addr3[4].ALOAD
RX_Gate => Rd_Addr3[5].ALOAD
RX_Gate => Rd_Addr3[6].ALOAD
RX_Gate => Rd_Addr3[7].ALOAD
RX_Gate => Rd_Addr3[8].ALOAD
RX_Gate => Rd_Addr3[9].ALOAD
RX_Gate => Rd_Addr3[10].ALOAD
RX_Gate => Rd_Addr3[11].ALOAD
RX_Gate => Rd_Addr3[12].ALOAD
RX_Gate => Rd_Addr3[13].ALOAD
RX_Gate => Rd_Addr3[14].ALOAD
RX_Gate => Rd_Addr3[15].ALOAD
RX_Gate => Rd_Addr2[0].ALOAD
RX_Gate => Rd_Addr2[1].ALOAD
RX_Gate => Rd_Addr2[2].ALOAD
RX_Gate => Rd_Addr2[3].ALOAD
RX_Gate => Rd_Addr2[4].ALOAD
RX_Gate => Rd_Addr2[5].ALOAD
RX_Gate => Rd_Addr2[6].ALOAD
RX_Gate => Rd_Addr2[7].ALOAD
RX_Gate => Rd_Addr2[8].ALOAD
RX_Gate => Rd_Addr2[9].ALOAD
RX_Gate => Rd_Addr2[10].ALOAD
RX_Gate => Rd_Addr2[11].ALOAD
RX_Gate => Rd_Addr2[12].ALOAD
RX_Gate => Rd_Addr2[13].ALOAD
RX_Gate => Rd_Addr2[14].ALOAD
RX_Gate => Rd_Addr2[15].ALOAD
RX_Gate => Rd_Addr1[0].ALOAD
RX_Gate => Rd_Addr1[1].ALOAD
RX_Gate => Rd_Addr1[2].ALOAD
RX_Gate => Rd_Addr1[3].ALOAD
RX_Gate => Rd_Addr1[4].ALOAD
RX_Gate => Rd_Addr1[5].ALOAD
RX_Gate => Rd_Addr1[6].ALOAD
RX_Gate => Rd_Addr1[7].ALOAD
RX_Gate => Rd_Addr1[8].ALOAD
RX_Gate => Rd_Addr1[9].ALOAD
RX_Gate => Rd_Addr1[10].ALOAD
RX_Gate => Rd_Addr1[11].ALOAD
RX_Gate => Rd_Addr1[12].ALOAD
RX_Gate => Rd_Addr1[13].ALOAD
RX_Gate => Rd_Addr1[14].ALOAD
RX_Gate => Rd_Addr1[15].ALOAD
RX_Gate => DAS_Value[0]~reg0.ENA
RX_Gate => DAS_Value[14]~reg0.ENA
RX_Gate => DAS_Value[13]~reg0.ENA
RX_Gate => DAS_Value[12]~reg0.ENA
RX_Gate => DAS_Value[11]~reg0.ENA
RX_Gate => DAS_Value[10]~reg0.ENA
RX_Gate => DAS_Value[9]~reg0.ENA
RX_Gate => DAS_Value[8]~reg0.ENA
RX_Gate => DAS_Value[7]~reg0.ENA
RX_Gate => DAS_Value[6]~reg0.ENA
RX_Gate => DAS_Value[5]~reg0.ENA
RX_Gate => DAS_Value[4]~reg0.ENA
RX_Gate => DAS_Value[3]~reg0.ENA
RX_Gate => DAS_Value[2]~reg0.ENA
RX_Gate => DAS_Value[1]~reg0.ENA
Sample_Gate => Wr_En.ACLR
Sample_Gate => Wr_addr[0].ACLR
Sample_Gate => Wr_addr[1].PRESET
Sample_Gate => Wr_addr[2].ACLR
Sample_Gate => Wr_addr[3].ACLR
Sample_Gate => Wr_addr[4].ACLR
Sample_Gate => Wr_addr[5].ACLR
Sample_Gate => Wr_addr[6].ACLR
Sample_Gate => Wr_addr[7].ACLR
Sample_Gate => Wr_addr[8].ACLR
Sample_Gate => Wr_addr[9].ACLR
Sample_Gate => Wr_addr[10].ACLR
Sample_Gate => Wr_addr[11].ACLR
Sample_Gate => Wr_addr[12].ACLR
Sample_Gate => Wr_addr[13].ACLR
Sample_Gate => Wr_addr[14].ACLR
Sample_Gate => Wr_addr[15].ACLR
Sample_Gate => So_Gate~reg0.ENA
End_Gate => Wr_addr.OUTPUTSELECT
End_Gate => Wr_addr.OUTPUTSELECT
End_Gate => Wr_addr.OUTPUTSELECT
End_Gate => Wr_addr.OUTPUTSELECT
End_Gate => Wr_addr.OUTPUTSELECT
End_Gate => Wr_addr.OUTPUTSELECT
End_Gate => Wr_addr.OUTPUTSELECT
End_Gate => Wr_addr.OUTPUTSELECT
End_Gate => Wr_addr.OUTPUTSELECT
End_Gate => Wr_addr.OUTPUTSELECT
End_Gate => Wr_addr.OUTPUTSELECT
End_Gate => Wr_addr.OUTPUTSELECT
End_Gate => Wr_addr.OUTPUTSELECT
End_Gate => Wr_addr.OUTPUTSELECT
End_Gate => Wr_addr.OUTPUTSELECT
End_Gate => Wr_addr.OUTPUTSELECT
So_Gate <= So_Gate~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAS_Value[0] <= DAS_Value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAS_Value[1] <= DAS_Value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAS_Value[2] <= DAS_Value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAS_Value[3] <= DAS_Value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAS_Value[4] <= DAS_Value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAS_Value[5] <= DAS_Value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAS_Value[6] <= DAS_Value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAS_Value[7] <= DAS_Value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAS_Value[8] <= DAS_Value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAS_Value[9] <= DAS_Value[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAS_Value[10] <= DAS_Value[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAS_Value[11] <= DAS_Value[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAS_Value[12] <= DAS_Value[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAS_Value[13] <= DAS_Value[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAS_Value[14] <= DAS_Value[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Coheren_Coff[0] <= Coherent_Coff:Coherent_Coff_Inst.Coff
Coheren_Coff[1] <= Coherent_Coff:Coherent_Coff_Inst.Coff
Coheren_Coff[2] <= Coherent_Coff:Coherent_Coff_Inst.Coff
Coheren_Coff[3] <= Coherent_Coff:Coherent_Coff_Inst.Coff
Coheren_Coff[4] <= Coherent_Coff:Coherent_Coff_Inst.Coff
Coheren_Coff[5] <= Coherent_Coff:Coherent_Coff_Inst.Coff
Coheren_Coff[6] <= Coherent_Coff:Coherent_Coff_Inst.Coff
Coheren_Coff[7] <= Coherent_Coff:Coherent_Coff_Inst.Coff


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst1|altsyncram:altsyncram_component
wren_a => altsyncram_jgj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jgj1:auto_generated.data_a[0]
data_a[1] => altsyncram_jgj1:auto_generated.data_a[1]
data_a[2] => altsyncram_jgj1:auto_generated.data_a[2]
data_a[3] => altsyncram_jgj1:auto_generated.data_a[3]
data_a[4] => altsyncram_jgj1:auto_generated.data_a[4]
data_a[5] => altsyncram_jgj1:auto_generated.data_a[5]
data_a[6] => altsyncram_jgj1:auto_generated.data_a[6]
data_a[7] => altsyncram_jgj1:auto_generated.data_a[7]
data_a[8] => altsyncram_jgj1:auto_generated.data_a[8]
data_a[9] => altsyncram_jgj1:auto_generated.data_a[9]
data_a[10] => altsyncram_jgj1:auto_generated.data_a[10]
data_a[11] => altsyncram_jgj1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_jgj1:auto_generated.address_a[0]
address_a[1] => altsyncram_jgj1:auto_generated.address_a[1]
address_a[2] => altsyncram_jgj1:auto_generated.address_a[2]
address_a[3] => altsyncram_jgj1:auto_generated.address_a[3]
address_a[4] => altsyncram_jgj1:auto_generated.address_a[4]
address_a[5] => altsyncram_jgj1:auto_generated.address_a[5]
address_a[6] => altsyncram_jgj1:auto_generated.address_a[6]
address_a[7] => altsyncram_jgj1:auto_generated.address_a[7]
address_a[8] => altsyncram_jgj1:auto_generated.address_a[8]
address_b[0] => altsyncram_jgj1:auto_generated.address_b[0]
address_b[1] => altsyncram_jgj1:auto_generated.address_b[1]
address_b[2] => altsyncram_jgj1:auto_generated.address_b[2]
address_b[3] => altsyncram_jgj1:auto_generated.address_b[3]
address_b[4] => altsyncram_jgj1:auto_generated.address_b[4]
address_b[5] => altsyncram_jgj1:auto_generated.address_b[5]
address_b[6] => altsyncram_jgj1:auto_generated.address_b[6]
address_b[7] => altsyncram_jgj1:auto_generated.address_b[7]
address_b[8] => altsyncram_jgj1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jgj1:auto_generated.clock0
clock1 => altsyncram_jgj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_jgj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_jgj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_jgj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_jgj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_jgj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_jgj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_jgj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_jgj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_jgj1:auto_generated.q_b[8]
q_b[9] <= altsyncram_jgj1:auto_generated.q_b[9]
q_b[10] <= altsyncram_jgj1:auto_generated.q_b[10]
q_b[11] <= altsyncram_jgj1:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst1|altsyncram:altsyncram_component|altsyncram_jgj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst2
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst2|altsyncram:altsyncram_component
wren_a => altsyncram_jgj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jgj1:auto_generated.data_a[0]
data_a[1] => altsyncram_jgj1:auto_generated.data_a[1]
data_a[2] => altsyncram_jgj1:auto_generated.data_a[2]
data_a[3] => altsyncram_jgj1:auto_generated.data_a[3]
data_a[4] => altsyncram_jgj1:auto_generated.data_a[4]
data_a[5] => altsyncram_jgj1:auto_generated.data_a[5]
data_a[6] => altsyncram_jgj1:auto_generated.data_a[6]
data_a[7] => altsyncram_jgj1:auto_generated.data_a[7]
data_a[8] => altsyncram_jgj1:auto_generated.data_a[8]
data_a[9] => altsyncram_jgj1:auto_generated.data_a[9]
data_a[10] => altsyncram_jgj1:auto_generated.data_a[10]
data_a[11] => altsyncram_jgj1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_jgj1:auto_generated.address_a[0]
address_a[1] => altsyncram_jgj1:auto_generated.address_a[1]
address_a[2] => altsyncram_jgj1:auto_generated.address_a[2]
address_a[3] => altsyncram_jgj1:auto_generated.address_a[3]
address_a[4] => altsyncram_jgj1:auto_generated.address_a[4]
address_a[5] => altsyncram_jgj1:auto_generated.address_a[5]
address_a[6] => altsyncram_jgj1:auto_generated.address_a[6]
address_a[7] => altsyncram_jgj1:auto_generated.address_a[7]
address_a[8] => altsyncram_jgj1:auto_generated.address_a[8]
address_b[0] => altsyncram_jgj1:auto_generated.address_b[0]
address_b[1] => altsyncram_jgj1:auto_generated.address_b[1]
address_b[2] => altsyncram_jgj1:auto_generated.address_b[2]
address_b[3] => altsyncram_jgj1:auto_generated.address_b[3]
address_b[4] => altsyncram_jgj1:auto_generated.address_b[4]
address_b[5] => altsyncram_jgj1:auto_generated.address_b[5]
address_b[6] => altsyncram_jgj1:auto_generated.address_b[6]
address_b[7] => altsyncram_jgj1:auto_generated.address_b[7]
address_b[8] => altsyncram_jgj1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jgj1:auto_generated.clock0
clock1 => altsyncram_jgj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_jgj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_jgj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_jgj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_jgj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_jgj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_jgj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_jgj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_jgj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_jgj1:auto_generated.q_b[8]
q_b[9] <= altsyncram_jgj1:auto_generated.q_b[9]
q_b[10] <= altsyncram_jgj1:auto_generated.q_b[10]
q_b[11] <= altsyncram_jgj1:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst2|altsyncram:altsyncram_component|altsyncram_jgj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst3
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst3|altsyncram:altsyncram_component
wren_a => altsyncram_jgj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jgj1:auto_generated.data_a[0]
data_a[1] => altsyncram_jgj1:auto_generated.data_a[1]
data_a[2] => altsyncram_jgj1:auto_generated.data_a[2]
data_a[3] => altsyncram_jgj1:auto_generated.data_a[3]
data_a[4] => altsyncram_jgj1:auto_generated.data_a[4]
data_a[5] => altsyncram_jgj1:auto_generated.data_a[5]
data_a[6] => altsyncram_jgj1:auto_generated.data_a[6]
data_a[7] => altsyncram_jgj1:auto_generated.data_a[7]
data_a[8] => altsyncram_jgj1:auto_generated.data_a[8]
data_a[9] => altsyncram_jgj1:auto_generated.data_a[9]
data_a[10] => altsyncram_jgj1:auto_generated.data_a[10]
data_a[11] => altsyncram_jgj1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_jgj1:auto_generated.address_a[0]
address_a[1] => altsyncram_jgj1:auto_generated.address_a[1]
address_a[2] => altsyncram_jgj1:auto_generated.address_a[2]
address_a[3] => altsyncram_jgj1:auto_generated.address_a[3]
address_a[4] => altsyncram_jgj1:auto_generated.address_a[4]
address_a[5] => altsyncram_jgj1:auto_generated.address_a[5]
address_a[6] => altsyncram_jgj1:auto_generated.address_a[6]
address_a[7] => altsyncram_jgj1:auto_generated.address_a[7]
address_a[8] => altsyncram_jgj1:auto_generated.address_a[8]
address_b[0] => altsyncram_jgj1:auto_generated.address_b[0]
address_b[1] => altsyncram_jgj1:auto_generated.address_b[1]
address_b[2] => altsyncram_jgj1:auto_generated.address_b[2]
address_b[3] => altsyncram_jgj1:auto_generated.address_b[3]
address_b[4] => altsyncram_jgj1:auto_generated.address_b[4]
address_b[5] => altsyncram_jgj1:auto_generated.address_b[5]
address_b[6] => altsyncram_jgj1:auto_generated.address_b[6]
address_b[7] => altsyncram_jgj1:auto_generated.address_b[7]
address_b[8] => altsyncram_jgj1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jgj1:auto_generated.clock0
clock1 => altsyncram_jgj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_jgj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_jgj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_jgj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_jgj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_jgj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_jgj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_jgj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_jgj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_jgj1:auto_generated.q_b[8]
q_b[9] <= altsyncram_jgj1:auto_generated.q_b[9]
q_b[10] <= altsyncram_jgj1:auto_generated.q_b[10]
q_b[11] <= altsyncram_jgj1:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst3|altsyncram:altsyncram_component|altsyncram_jgj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst4
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst4|altsyncram:altsyncram_component
wren_a => altsyncram_jgj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jgj1:auto_generated.data_a[0]
data_a[1] => altsyncram_jgj1:auto_generated.data_a[1]
data_a[2] => altsyncram_jgj1:auto_generated.data_a[2]
data_a[3] => altsyncram_jgj1:auto_generated.data_a[3]
data_a[4] => altsyncram_jgj1:auto_generated.data_a[4]
data_a[5] => altsyncram_jgj1:auto_generated.data_a[5]
data_a[6] => altsyncram_jgj1:auto_generated.data_a[6]
data_a[7] => altsyncram_jgj1:auto_generated.data_a[7]
data_a[8] => altsyncram_jgj1:auto_generated.data_a[8]
data_a[9] => altsyncram_jgj1:auto_generated.data_a[9]
data_a[10] => altsyncram_jgj1:auto_generated.data_a[10]
data_a[11] => altsyncram_jgj1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_jgj1:auto_generated.address_a[0]
address_a[1] => altsyncram_jgj1:auto_generated.address_a[1]
address_a[2] => altsyncram_jgj1:auto_generated.address_a[2]
address_a[3] => altsyncram_jgj1:auto_generated.address_a[3]
address_a[4] => altsyncram_jgj1:auto_generated.address_a[4]
address_a[5] => altsyncram_jgj1:auto_generated.address_a[5]
address_a[6] => altsyncram_jgj1:auto_generated.address_a[6]
address_a[7] => altsyncram_jgj1:auto_generated.address_a[7]
address_a[8] => altsyncram_jgj1:auto_generated.address_a[8]
address_b[0] => altsyncram_jgj1:auto_generated.address_b[0]
address_b[1] => altsyncram_jgj1:auto_generated.address_b[1]
address_b[2] => altsyncram_jgj1:auto_generated.address_b[2]
address_b[3] => altsyncram_jgj1:auto_generated.address_b[3]
address_b[4] => altsyncram_jgj1:auto_generated.address_b[4]
address_b[5] => altsyncram_jgj1:auto_generated.address_b[5]
address_b[6] => altsyncram_jgj1:auto_generated.address_b[6]
address_b[7] => altsyncram_jgj1:auto_generated.address_b[7]
address_b[8] => altsyncram_jgj1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jgj1:auto_generated.clock0
clock1 => altsyncram_jgj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_jgj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_jgj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_jgj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_jgj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_jgj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_jgj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_jgj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_jgj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_jgj1:auto_generated.q_b[8]
q_b[9] <= altsyncram_jgj1:auto_generated.q_b[9]
q_b[10] <= altsyncram_jgj1:auto_generated.q_b[10]
q_b[11] <= altsyncram_jgj1:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst4|altsyncram:altsyncram_component|altsyncram_jgj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst5
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst5|altsyncram:altsyncram_component
wren_a => altsyncram_jgj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jgj1:auto_generated.data_a[0]
data_a[1] => altsyncram_jgj1:auto_generated.data_a[1]
data_a[2] => altsyncram_jgj1:auto_generated.data_a[2]
data_a[3] => altsyncram_jgj1:auto_generated.data_a[3]
data_a[4] => altsyncram_jgj1:auto_generated.data_a[4]
data_a[5] => altsyncram_jgj1:auto_generated.data_a[5]
data_a[6] => altsyncram_jgj1:auto_generated.data_a[6]
data_a[7] => altsyncram_jgj1:auto_generated.data_a[7]
data_a[8] => altsyncram_jgj1:auto_generated.data_a[8]
data_a[9] => altsyncram_jgj1:auto_generated.data_a[9]
data_a[10] => altsyncram_jgj1:auto_generated.data_a[10]
data_a[11] => altsyncram_jgj1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_jgj1:auto_generated.address_a[0]
address_a[1] => altsyncram_jgj1:auto_generated.address_a[1]
address_a[2] => altsyncram_jgj1:auto_generated.address_a[2]
address_a[3] => altsyncram_jgj1:auto_generated.address_a[3]
address_a[4] => altsyncram_jgj1:auto_generated.address_a[4]
address_a[5] => altsyncram_jgj1:auto_generated.address_a[5]
address_a[6] => altsyncram_jgj1:auto_generated.address_a[6]
address_a[7] => altsyncram_jgj1:auto_generated.address_a[7]
address_a[8] => altsyncram_jgj1:auto_generated.address_a[8]
address_b[0] => altsyncram_jgj1:auto_generated.address_b[0]
address_b[1] => altsyncram_jgj1:auto_generated.address_b[1]
address_b[2] => altsyncram_jgj1:auto_generated.address_b[2]
address_b[3] => altsyncram_jgj1:auto_generated.address_b[3]
address_b[4] => altsyncram_jgj1:auto_generated.address_b[4]
address_b[5] => altsyncram_jgj1:auto_generated.address_b[5]
address_b[6] => altsyncram_jgj1:auto_generated.address_b[6]
address_b[7] => altsyncram_jgj1:auto_generated.address_b[7]
address_b[8] => altsyncram_jgj1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jgj1:auto_generated.clock0
clock1 => altsyncram_jgj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_jgj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_jgj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_jgj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_jgj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_jgj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_jgj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_jgj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_jgj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_jgj1:auto_generated.q_b[8]
q_b[9] <= altsyncram_jgj1:auto_generated.q_b[9]
q_b[10] <= altsyncram_jgj1:auto_generated.q_b[10]
q_b[11] <= altsyncram_jgj1:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst5|altsyncram:altsyncram_component|altsyncram_jgj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst6
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst6|altsyncram:altsyncram_component
wren_a => altsyncram_jgj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jgj1:auto_generated.data_a[0]
data_a[1] => altsyncram_jgj1:auto_generated.data_a[1]
data_a[2] => altsyncram_jgj1:auto_generated.data_a[2]
data_a[3] => altsyncram_jgj1:auto_generated.data_a[3]
data_a[4] => altsyncram_jgj1:auto_generated.data_a[4]
data_a[5] => altsyncram_jgj1:auto_generated.data_a[5]
data_a[6] => altsyncram_jgj1:auto_generated.data_a[6]
data_a[7] => altsyncram_jgj1:auto_generated.data_a[7]
data_a[8] => altsyncram_jgj1:auto_generated.data_a[8]
data_a[9] => altsyncram_jgj1:auto_generated.data_a[9]
data_a[10] => altsyncram_jgj1:auto_generated.data_a[10]
data_a[11] => altsyncram_jgj1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_jgj1:auto_generated.address_a[0]
address_a[1] => altsyncram_jgj1:auto_generated.address_a[1]
address_a[2] => altsyncram_jgj1:auto_generated.address_a[2]
address_a[3] => altsyncram_jgj1:auto_generated.address_a[3]
address_a[4] => altsyncram_jgj1:auto_generated.address_a[4]
address_a[5] => altsyncram_jgj1:auto_generated.address_a[5]
address_a[6] => altsyncram_jgj1:auto_generated.address_a[6]
address_a[7] => altsyncram_jgj1:auto_generated.address_a[7]
address_a[8] => altsyncram_jgj1:auto_generated.address_a[8]
address_b[0] => altsyncram_jgj1:auto_generated.address_b[0]
address_b[1] => altsyncram_jgj1:auto_generated.address_b[1]
address_b[2] => altsyncram_jgj1:auto_generated.address_b[2]
address_b[3] => altsyncram_jgj1:auto_generated.address_b[3]
address_b[4] => altsyncram_jgj1:auto_generated.address_b[4]
address_b[5] => altsyncram_jgj1:auto_generated.address_b[5]
address_b[6] => altsyncram_jgj1:auto_generated.address_b[6]
address_b[7] => altsyncram_jgj1:auto_generated.address_b[7]
address_b[8] => altsyncram_jgj1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jgj1:auto_generated.clock0
clock1 => altsyncram_jgj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_jgj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_jgj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_jgj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_jgj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_jgj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_jgj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_jgj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_jgj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_jgj1:auto_generated.q_b[8]
q_b[9] <= altsyncram_jgj1:auto_generated.q_b[9]
q_b[10] <= altsyncram_jgj1:auto_generated.q_b[10]
q_b[11] <= altsyncram_jgj1:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst6|altsyncram:altsyncram_component|altsyncram_jgj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst7
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst7|altsyncram:altsyncram_component
wren_a => altsyncram_jgj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jgj1:auto_generated.data_a[0]
data_a[1] => altsyncram_jgj1:auto_generated.data_a[1]
data_a[2] => altsyncram_jgj1:auto_generated.data_a[2]
data_a[3] => altsyncram_jgj1:auto_generated.data_a[3]
data_a[4] => altsyncram_jgj1:auto_generated.data_a[4]
data_a[5] => altsyncram_jgj1:auto_generated.data_a[5]
data_a[6] => altsyncram_jgj1:auto_generated.data_a[6]
data_a[7] => altsyncram_jgj1:auto_generated.data_a[7]
data_a[8] => altsyncram_jgj1:auto_generated.data_a[8]
data_a[9] => altsyncram_jgj1:auto_generated.data_a[9]
data_a[10] => altsyncram_jgj1:auto_generated.data_a[10]
data_a[11] => altsyncram_jgj1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_jgj1:auto_generated.address_a[0]
address_a[1] => altsyncram_jgj1:auto_generated.address_a[1]
address_a[2] => altsyncram_jgj1:auto_generated.address_a[2]
address_a[3] => altsyncram_jgj1:auto_generated.address_a[3]
address_a[4] => altsyncram_jgj1:auto_generated.address_a[4]
address_a[5] => altsyncram_jgj1:auto_generated.address_a[5]
address_a[6] => altsyncram_jgj1:auto_generated.address_a[6]
address_a[7] => altsyncram_jgj1:auto_generated.address_a[7]
address_a[8] => altsyncram_jgj1:auto_generated.address_a[8]
address_b[0] => altsyncram_jgj1:auto_generated.address_b[0]
address_b[1] => altsyncram_jgj1:auto_generated.address_b[1]
address_b[2] => altsyncram_jgj1:auto_generated.address_b[2]
address_b[3] => altsyncram_jgj1:auto_generated.address_b[3]
address_b[4] => altsyncram_jgj1:auto_generated.address_b[4]
address_b[5] => altsyncram_jgj1:auto_generated.address_b[5]
address_b[6] => altsyncram_jgj1:auto_generated.address_b[6]
address_b[7] => altsyncram_jgj1:auto_generated.address_b[7]
address_b[8] => altsyncram_jgj1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jgj1:auto_generated.clock0
clock1 => altsyncram_jgj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_jgj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_jgj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_jgj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_jgj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_jgj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_jgj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_jgj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_jgj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_jgj1:auto_generated.q_b[8]
q_b[9] <= altsyncram_jgj1:auto_generated.q_b[9]
q_b[10] <= altsyncram_jgj1:auto_generated.q_b[10]
q_b[11] <= altsyncram_jgj1:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst7|altsyncram:altsyncram_component|altsyncram_jgj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst8
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst8|altsyncram:altsyncram_component
wren_a => altsyncram_jgj1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jgj1:auto_generated.data_a[0]
data_a[1] => altsyncram_jgj1:auto_generated.data_a[1]
data_a[2] => altsyncram_jgj1:auto_generated.data_a[2]
data_a[3] => altsyncram_jgj1:auto_generated.data_a[3]
data_a[4] => altsyncram_jgj1:auto_generated.data_a[4]
data_a[5] => altsyncram_jgj1:auto_generated.data_a[5]
data_a[6] => altsyncram_jgj1:auto_generated.data_a[6]
data_a[7] => altsyncram_jgj1:auto_generated.data_a[7]
data_a[8] => altsyncram_jgj1:auto_generated.data_a[8]
data_a[9] => altsyncram_jgj1:auto_generated.data_a[9]
data_a[10] => altsyncram_jgj1:auto_generated.data_a[10]
data_a[11] => altsyncram_jgj1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_jgj1:auto_generated.address_a[0]
address_a[1] => altsyncram_jgj1:auto_generated.address_a[1]
address_a[2] => altsyncram_jgj1:auto_generated.address_a[2]
address_a[3] => altsyncram_jgj1:auto_generated.address_a[3]
address_a[4] => altsyncram_jgj1:auto_generated.address_a[4]
address_a[5] => altsyncram_jgj1:auto_generated.address_a[5]
address_a[6] => altsyncram_jgj1:auto_generated.address_a[6]
address_a[7] => altsyncram_jgj1:auto_generated.address_a[7]
address_a[8] => altsyncram_jgj1:auto_generated.address_a[8]
address_b[0] => altsyncram_jgj1:auto_generated.address_b[0]
address_b[1] => altsyncram_jgj1:auto_generated.address_b[1]
address_b[2] => altsyncram_jgj1:auto_generated.address_b[2]
address_b[3] => altsyncram_jgj1:auto_generated.address_b[3]
address_b[4] => altsyncram_jgj1:auto_generated.address_b[4]
address_b[5] => altsyncram_jgj1:auto_generated.address_b[5]
address_b[6] => altsyncram_jgj1:auto_generated.address_b[6]
address_b[7] => altsyncram_jgj1:auto_generated.address_b[7]
address_b[8] => altsyncram_jgj1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jgj1:auto_generated.clock0
clock1 => altsyncram_jgj1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_jgj1:auto_generated.q_b[0]
q_b[1] <= altsyncram_jgj1:auto_generated.q_b[1]
q_b[2] <= altsyncram_jgj1:auto_generated.q_b[2]
q_b[3] <= altsyncram_jgj1:auto_generated.q_b[3]
q_b[4] <= altsyncram_jgj1:auto_generated.q_b[4]
q_b[5] <= altsyncram_jgj1:auto_generated.q_b[5]
q_b[6] <= altsyncram_jgj1:auto_generated.q_b[6]
q_b[7] <= altsyncram_jgj1:auto_generated.q_b[7]
q_b[8] <= altsyncram_jgj1:auto_generated.q_b[8]
q_b[9] <= altsyncram_jgj1:auto_generated.q_b[9]
q_b[10] <= altsyncram_jgj1:auto_generated.q_b[10]
q_b[11] <= altsyncram_jgj1:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|Receive:Receive_Inst|DPRAM:DPRAM_inst8|altsyncram:altsyncram_component|altsyncram_jgj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0


|ArrayUltrasound|Receive:Receive_Inst|DynamicFocus:DynamicFocus_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ArrayUltrasound|Receive:Receive_Inst|DynamicFocus:DynamicFocus_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nv91:auto_generated.address_a[0]
address_a[1] => altsyncram_nv91:auto_generated.address_a[1]
address_a[2] => altsyncram_nv91:auto_generated.address_a[2]
address_a[3] => altsyncram_nv91:auto_generated.address_a[3]
address_a[4] => altsyncram_nv91:auto_generated.address_a[4]
address_a[5] => altsyncram_nv91:auto_generated.address_a[5]
address_a[6] => altsyncram_nv91:auto_generated.address_a[6]
address_a[7] => altsyncram_nv91:auto_generated.address_a[7]
address_a[8] => altsyncram_nv91:auto_generated.address_a[8]
address_a[9] => altsyncram_nv91:auto_generated.address_a[9]
address_a[10] => altsyncram_nv91:auto_generated.address_a[10]
address_a[11] => altsyncram_nv91:auto_generated.address_a[11]
address_a[12] => altsyncram_nv91:auto_generated.address_a[12]
address_a[13] => altsyncram_nv91:auto_generated.address_a[13]
address_a[14] => altsyncram_nv91:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nv91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nv91:auto_generated.q_a[0]
q_a[1] <= altsyncram_nv91:auto_generated.q_a[1]
q_a[2] <= altsyncram_nv91:auto_generated.q_a[2]
q_a[3] <= altsyncram_nv91:auto_generated.q_a[3]
q_a[4] <= altsyncram_nv91:auto_generated.q_a[4]
q_a[5] <= altsyncram_nv91:auto_generated.q_a[5]
q_a[6] <= altsyncram_nv91:auto_generated.q_a[6]
q_a[7] <= altsyncram_nv91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|Receive:Receive_Inst|DynamicFocus:DynamicFocus_inst|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_67a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_67a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_tlb:mux2.result[0]
q_a[1] <= mux_tlb:mux2.result[1]
q_a[2] <= mux_tlb:mux2.result[2]
q_a[3] <= mux_tlb:mux2.result[3]
q_a[4] <= mux_tlb:mux2.result[4]
q_a[5] <= mux_tlb:mux2.result[5]
q_a[6] <= mux_tlb:mux2.result[6]
q_a[7] <= mux_tlb:mux2.result[7]


|ArrayUltrasound|Receive:Receive_Inst|DynamicFocus:DynamicFocus_inst|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|decode_67a:rden_decode
data[0] => w_anode142w[1].IN0
data[0] => w_anode156w[1].IN1
data[0] => w_anode165w[1].IN0
data[0] => w_anode174w[1].IN1
data[1] => w_anode142w[2].IN0
data[1] => w_anode156w[2].IN0
data[1] => w_anode165w[2].IN1
data[1] => w_anode174w[2].IN1
eq[0] <= w_anode142w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode156w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode165w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode174w[2].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|DynamicFocus:DynamicFocus_inst|altsyncram:altsyncram_component|altsyncram_nv91:auto_generated|mux_tlb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ArrayUltrasound|Receive:Receive_Inst|Apod:Apod_Inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|ArrayUltrasound|Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m4b1:auto_generated.address_a[0]
address_a[1] => altsyncram_m4b1:auto_generated.address_a[1]
address_a[2] => altsyncram_m4b1:auto_generated.address_a[2]
address_a[3] => altsyncram_m4b1:auto_generated.address_a[3]
address_a[4] => altsyncram_m4b1:auto_generated.address_a[4]
address_a[5] => altsyncram_m4b1:auto_generated.address_a[5]
address_a[6] => altsyncram_m4b1:auto_generated.address_a[6]
address_a[7] => altsyncram_m4b1:auto_generated.address_a[7]
address_a[8] => altsyncram_m4b1:auto_generated.address_a[8]
address_a[9] => altsyncram_m4b1:auto_generated.address_a[9]
address_a[10] => altsyncram_m4b1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m4b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m4b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m4b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m4b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m4b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m4b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m4b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m4b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m4b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m4b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m4b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m4b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m4b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m4b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m4b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m4b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m4b1:auto_generated.q_a[15]
q_a[16] <= altsyncram_m4b1:auto_generated.q_a[16]
q_a[17] <= altsyncram_m4b1:auto_generated.q_a[17]
q_a[18] <= altsyncram_m4b1:auto_generated.q_a[18]
q_a[19] <= altsyncram_m4b1:auto_generated.q_a[19]
q_a[20] <= altsyncram_m4b1:auto_generated.q_a[20]
q_a[21] <= altsyncram_m4b1:auto_generated.q_a[21]
q_a[22] <= altsyncram_m4b1:auto_generated.q_a[22]
q_a[23] <= altsyncram_m4b1:auto_generated.q_a[23]
q_a[24] <= altsyncram_m4b1:auto_generated.q_a[24]
q_a[25] <= altsyncram_m4b1:auto_generated.q_a[25]
q_a[26] <= altsyncram_m4b1:auto_generated.q_a[26]
q_a[27] <= altsyncram_m4b1:auto_generated.q_a[27]
q_a[28] <= altsyncram_m4b1:auto_generated.q_a[28]
q_a[29] <= altsyncram_m4b1:auto_generated.q_a[29]
q_a[30] <= altsyncram_m4b1:auto_generated.q_a[30]
q_a[31] <= altsyncram_m4b1:auto_generated.q_a[31]
q_a[32] <= altsyncram_m4b1:auto_generated.q_a[32]
q_a[33] <= altsyncram_m4b1:auto_generated.q_a[33]
q_a[34] <= altsyncram_m4b1:auto_generated.q_a[34]
q_a[35] <= altsyncram_m4b1:auto_generated.q_a[35]
q_a[36] <= altsyncram_m4b1:auto_generated.q_a[36]
q_a[37] <= altsyncram_m4b1:auto_generated.q_a[37]
q_a[38] <= altsyncram_m4b1:auto_generated.q_a[38]
q_a[39] <= altsyncram_m4b1:auto_generated.q_a[39]
q_a[40] <= altsyncram_m4b1:auto_generated.q_a[40]
q_a[41] <= altsyncram_m4b1:auto_generated.q_a[41]
q_a[42] <= altsyncram_m4b1:auto_generated.q_a[42]
q_a[43] <= altsyncram_m4b1:auto_generated.q_a[43]
q_a[44] <= altsyncram_m4b1:auto_generated.q_a[44]
q_a[45] <= altsyncram_m4b1:auto_generated.q_a[45]
q_a[46] <= altsyncram_m4b1:auto_generated.q_a[46]
q_a[47] <= altsyncram_m4b1:auto_generated.q_a[47]
q_a[48] <= altsyncram_m4b1:auto_generated.q_a[48]
q_a[49] <= altsyncram_m4b1:auto_generated.q_a[49]
q_a[50] <= altsyncram_m4b1:auto_generated.q_a[50]
q_a[51] <= altsyncram_m4b1:auto_generated.q_a[51]
q_a[52] <= altsyncram_m4b1:auto_generated.q_a[52]
q_a[53] <= altsyncram_m4b1:auto_generated.q_a[53]
q_a[54] <= altsyncram_m4b1:auto_generated.q_a[54]
q_a[55] <= altsyncram_m4b1:auto_generated.q_a[55]
q_a[56] <= altsyncram_m4b1:auto_generated.q_a[56]
q_a[57] <= altsyncram_m4b1:auto_generated.q_a[57]
q_a[58] <= altsyncram_m4b1:auto_generated.q_a[58]
q_a[59] <= altsyncram_m4b1:auto_generated.q_a[59]
q_a[60] <= altsyncram_m4b1:auto_generated.q_a[60]
q_a[61] <= altsyncram_m4b1:auto_generated.q_a[61]
q_a[62] <= altsyncram_m4b1:auto_generated.q_a[62]
q_a[63] <= altsyncram_m4b1:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated
address_a[0] => altsyncram_bmc2:altsyncram1.address_a[0]
address_a[1] => altsyncram_bmc2:altsyncram1.address_a[1]
address_a[2] => altsyncram_bmc2:altsyncram1.address_a[2]
address_a[3] => altsyncram_bmc2:altsyncram1.address_a[3]
address_a[4] => altsyncram_bmc2:altsyncram1.address_a[4]
address_a[5] => altsyncram_bmc2:altsyncram1.address_a[5]
address_a[6] => altsyncram_bmc2:altsyncram1.address_a[6]
address_a[7] => altsyncram_bmc2:altsyncram1.address_a[7]
address_a[8] => altsyncram_bmc2:altsyncram1.address_a[8]
address_a[9] => altsyncram_bmc2:altsyncram1.address_a[9]
address_a[10] => altsyncram_bmc2:altsyncram1.address_a[10]
clock0 => altsyncram_bmc2:altsyncram1.clock0
q_a[0] <= altsyncram_bmc2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_bmc2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_bmc2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_bmc2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_bmc2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_bmc2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_bmc2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_bmc2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_bmc2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_bmc2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_bmc2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_bmc2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_bmc2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_bmc2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_bmc2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_bmc2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_bmc2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_bmc2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_bmc2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_bmc2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_bmc2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_bmc2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_bmc2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_bmc2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_bmc2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_bmc2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_bmc2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_bmc2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_bmc2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_bmc2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_bmc2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_bmc2:altsyncram1.q_a[31]
q_a[32] <= altsyncram_bmc2:altsyncram1.q_a[32]
q_a[33] <= altsyncram_bmc2:altsyncram1.q_a[33]
q_a[34] <= altsyncram_bmc2:altsyncram1.q_a[34]
q_a[35] <= altsyncram_bmc2:altsyncram1.q_a[35]
q_a[36] <= altsyncram_bmc2:altsyncram1.q_a[36]
q_a[37] <= altsyncram_bmc2:altsyncram1.q_a[37]
q_a[38] <= altsyncram_bmc2:altsyncram1.q_a[38]
q_a[39] <= altsyncram_bmc2:altsyncram1.q_a[39]
q_a[40] <= altsyncram_bmc2:altsyncram1.q_a[40]
q_a[41] <= altsyncram_bmc2:altsyncram1.q_a[41]
q_a[42] <= altsyncram_bmc2:altsyncram1.q_a[42]
q_a[43] <= altsyncram_bmc2:altsyncram1.q_a[43]
q_a[44] <= altsyncram_bmc2:altsyncram1.q_a[44]
q_a[45] <= altsyncram_bmc2:altsyncram1.q_a[45]
q_a[46] <= altsyncram_bmc2:altsyncram1.q_a[46]
q_a[47] <= altsyncram_bmc2:altsyncram1.q_a[47]
q_a[48] <= altsyncram_bmc2:altsyncram1.q_a[48]
q_a[49] <= altsyncram_bmc2:altsyncram1.q_a[49]
q_a[50] <= altsyncram_bmc2:altsyncram1.q_a[50]
q_a[51] <= altsyncram_bmc2:altsyncram1.q_a[51]
q_a[52] <= altsyncram_bmc2:altsyncram1.q_a[52]
q_a[53] <= altsyncram_bmc2:altsyncram1.q_a[53]
q_a[54] <= altsyncram_bmc2:altsyncram1.q_a[54]
q_a[55] <= altsyncram_bmc2:altsyncram1.q_a[55]
q_a[56] <= altsyncram_bmc2:altsyncram1.q_a[56]
q_a[57] <= altsyncram_bmc2:altsyncram1.q_a[57]
q_a[58] <= altsyncram_bmc2:altsyncram1.q_a[58]
q_a[59] <= altsyncram_bmc2:altsyncram1.q_a[59]
q_a[60] <= altsyncram_bmc2:altsyncram1.q_a[60]
q_a[61] <= altsyncram_bmc2:altsyncram1.q_a[61]
q_a[62] <= altsyncram_bmc2:altsyncram1.q_a[62]
q_a[63] <= altsyncram_bmc2:altsyncram1.q_a[63]


|ArrayUltrasound|Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|altsyncram_bmc2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[5] => ram_block3a60.PORTAADDR5
address_a[5] => ram_block3a61.PORTAADDR5
address_a[5] => ram_block3a62.PORTAADDR5
address_a[5] => ram_block3a63.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[6] => ram_block3a60.PORTAADDR6
address_a[6] => ram_block3a61.PORTAADDR6
address_a[6] => ram_block3a62.PORTAADDR6
address_a[6] => ram_block3a63.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[7] => ram_block3a60.PORTAADDR7
address_a[7] => ram_block3a61.PORTAADDR7
address_a[7] => ram_block3a62.PORTAADDR7
address_a[7] => ram_block3a63.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[8] => ram_block3a48.PORTAADDR8
address_a[8] => ram_block3a49.PORTAADDR8
address_a[8] => ram_block3a50.PORTAADDR8
address_a[8] => ram_block3a51.PORTAADDR8
address_a[8] => ram_block3a52.PORTAADDR8
address_a[8] => ram_block3a53.PORTAADDR8
address_a[8] => ram_block3a54.PORTAADDR8
address_a[8] => ram_block3a55.PORTAADDR8
address_a[8] => ram_block3a56.PORTAADDR8
address_a[8] => ram_block3a57.PORTAADDR8
address_a[8] => ram_block3a58.PORTAADDR8
address_a[8] => ram_block3a59.PORTAADDR8
address_a[8] => ram_block3a60.PORTAADDR8
address_a[8] => ram_block3a61.PORTAADDR8
address_a[8] => ram_block3a62.PORTAADDR8
address_a[8] => ram_block3a63.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_a[9] => ram_block3a48.PORTAADDR9
address_a[9] => ram_block3a49.PORTAADDR9
address_a[9] => ram_block3a50.PORTAADDR9
address_a[9] => ram_block3a51.PORTAADDR9
address_a[9] => ram_block3a52.PORTAADDR9
address_a[9] => ram_block3a53.PORTAADDR9
address_a[9] => ram_block3a54.PORTAADDR9
address_a[9] => ram_block3a55.PORTAADDR9
address_a[9] => ram_block3a56.PORTAADDR9
address_a[9] => ram_block3a57.PORTAADDR9
address_a[9] => ram_block3a58.PORTAADDR9
address_a[9] => ram_block3a59.PORTAADDR9
address_a[9] => ram_block3a60.PORTAADDR9
address_a[9] => ram_block3a61.PORTAADDR9
address_a[9] => ram_block3a62.PORTAADDR9
address_a[9] => ram_block3a63.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_a[10] => ram_block3a36.PORTAADDR10
address_a[10] => ram_block3a37.PORTAADDR10
address_a[10] => ram_block3a38.PORTAADDR10
address_a[10] => ram_block3a39.PORTAADDR10
address_a[10] => ram_block3a40.PORTAADDR10
address_a[10] => ram_block3a41.PORTAADDR10
address_a[10] => ram_block3a42.PORTAADDR10
address_a[10] => ram_block3a43.PORTAADDR10
address_a[10] => ram_block3a44.PORTAADDR10
address_a[10] => ram_block3a45.PORTAADDR10
address_a[10] => ram_block3a46.PORTAADDR10
address_a[10] => ram_block3a47.PORTAADDR10
address_a[10] => ram_block3a48.PORTAADDR10
address_a[10] => ram_block3a49.PORTAADDR10
address_a[10] => ram_block3a50.PORTAADDR10
address_a[10] => ram_block3a51.PORTAADDR10
address_a[10] => ram_block3a52.PORTAADDR10
address_a[10] => ram_block3a53.PORTAADDR10
address_a[10] => ram_block3a54.PORTAADDR10
address_a[10] => ram_block3a55.PORTAADDR10
address_a[10] => ram_block3a56.PORTAADDR10
address_a[10] => ram_block3a57.PORTAADDR10
address_a[10] => ram_block3a58.PORTAADDR10
address_a[10] => ram_block3a59.PORTAADDR10
address_a[10] => ram_block3a60.PORTAADDR10
address_a[10] => ram_block3a61.PORTAADDR10
address_a[10] => ram_block3a62.PORTAADDR10
address_a[10] => ram_block3a63.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[5] => ram_block3a60.PORTBADDR5
address_b[5] => ram_block3a61.PORTBADDR5
address_b[5] => ram_block3a62.PORTBADDR5
address_b[5] => ram_block3a63.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[6] => ram_block3a60.PORTBADDR6
address_b[6] => ram_block3a61.PORTBADDR6
address_b[6] => ram_block3a62.PORTBADDR6
address_b[6] => ram_block3a63.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[7] => ram_block3a60.PORTBADDR7
address_b[7] => ram_block3a61.PORTBADDR7
address_b[7] => ram_block3a62.PORTBADDR7
address_b[7] => ram_block3a63.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[8] => ram_block3a48.PORTBADDR8
address_b[8] => ram_block3a49.PORTBADDR8
address_b[8] => ram_block3a50.PORTBADDR8
address_b[8] => ram_block3a51.PORTBADDR8
address_b[8] => ram_block3a52.PORTBADDR8
address_b[8] => ram_block3a53.PORTBADDR8
address_b[8] => ram_block3a54.PORTBADDR8
address_b[8] => ram_block3a55.PORTBADDR8
address_b[8] => ram_block3a56.PORTBADDR8
address_b[8] => ram_block3a57.PORTBADDR8
address_b[8] => ram_block3a58.PORTBADDR8
address_b[8] => ram_block3a59.PORTBADDR8
address_b[8] => ram_block3a60.PORTBADDR8
address_b[8] => ram_block3a61.PORTBADDR8
address_b[8] => ram_block3a62.PORTBADDR8
address_b[8] => ram_block3a63.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
address_b[9] => ram_block3a48.PORTBADDR9
address_b[9] => ram_block3a49.PORTBADDR9
address_b[9] => ram_block3a50.PORTBADDR9
address_b[9] => ram_block3a51.PORTBADDR9
address_b[9] => ram_block3a52.PORTBADDR9
address_b[9] => ram_block3a53.PORTBADDR9
address_b[9] => ram_block3a54.PORTBADDR9
address_b[9] => ram_block3a55.PORTBADDR9
address_b[9] => ram_block3a56.PORTBADDR9
address_b[9] => ram_block3a57.PORTBADDR9
address_b[9] => ram_block3a58.PORTBADDR9
address_b[9] => ram_block3a59.PORTBADDR9
address_b[9] => ram_block3a60.PORTBADDR9
address_b[9] => ram_block3a61.PORTBADDR9
address_b[9] => ram_block3a62.PORTBADDR9
address_b[9] => ram_block3a63.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
address_b[10] => ram_block3a36.PORTBADDR10
address_b[10] => ram_block3a37.PORTBADDR10
address_b[10] => ram_block3a38.PORTBADDR10
address_b[10] => ram_block3a39.PORTBADDR10
address_b[10] => ram_block3a40.PORTBADDR10
address_b[10] => ram_block3a41.PORTBADDR10
address_b[10] => ram_block3a42.PORTBADDR10
address_b[10] => ram_block3a43.PORTBADDR10
address_b[10] => ram_block3a44.PORTBADDR10
address_b[10] => ram_block3a45.PORTBADDR10
address_b[10] => ram_block3a46.PORTBADDR10
address_b[10] => ram_block3a47.PORTBADDR10
address_b[10] => ram_block3a48.PORTBADDR10
address_b[10] => ram_block3a49.PORTBADDR10
address_b[10] => ram_block3a50.PORTBADDR10
address_b[10] => ram_block3a51.PORTBADDR10
address_b[10] => ram_block3a52.PORTBADDR10
address_b[10] => ram_block3a53.PORTBADDR10
address_b[10] => ram_block3a54.PORTBADDR10
address_b[10] => ram_block3a55.PORTBADDR10
address_b[10] => ram_block3a56.PORTBADDR10
address_b[10] => ram_block3a57.PORTBADDR10
address_b[10] => ram_block3a58.PORTBADDR10
address_b[10] => ram_block3a59.PORTBADDR10
address_b[10] => ram_block3a60.PORTBADDR10
address_b[10] => ram_block3a61.PORTBADDR10
address_b[10] => ram_block3a62.PORTBADDR10
address_b[10] => ram_block3a63.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
data_b[32] => ram_block3a32.PORTBDATAIN
data_b[33] => ram_block3a33.PORTBDATAIN
data_b[34] => ram_block3a34.PORTBDATAIN
data_b[35] => ram_block3a35.PORTBDATAIN
data_b[36] => ram_block3a36.PORTBDATAIN
data_b[37] => ram_block3a37.PORTBDATAIN
data_b[38] => ram_block3a38.PORTBDATAIN
data_b[39] => ram_block3a39.PORTBDATAIN
data_b[40] => ram_block3a40.PORTBDATAIN
data_b[41] => ram_block3a41.PORTBDATAIN
data_b[42] => ram_block3a42.PORTBDATAIN
data_b[43] => ram_block3a43.PORTBDATAIN
data_b[44] => ram_block3a44.PORTBDATAIN
data_b[45] => ram_block3a45.PORTBDATAIN
data_b[46] => ram_block3a46.PORTBDATAIN
data_b[47] => ram_block3a47.PORTBDATAIN
data_b[48] => ram_block3a48.PORTBDATAIN
data_b[49] => ram_block3a49.PORTBDATAIN
data_b[50] => ram_block3a50.PORTBDATAIN
data_b[51] => ram_block3a51.PORTBDATAIN
data_b[52] => ram_block3a52.PORTBDATAIN
data_b[53] => ram_block3a53.PORTBDATAIN
data_b[54] => ram_block3a54.PORTBDATAIN
data_b[55] => ram_block3a55.PORTBDATAIN
data_b[56] => ram_block3a56.PORTBDATAIN
data_b[57] => ram_block3a57.PORTBDATAIN
data_b[58] => ram_block3a58.PORTBDATAIN
data_b[59] => ram_block3a59.PORTBDATAIN
data_b[60] => ram_block3a60.PORTBDATAIN
data_b[61] => ram_block3a61.PORTBDATAIN
data_b[62] => ram_block3a62.PORTBDATAIN
data_b[63] => ram_block3a63.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_a[32] <= ram_block3a32.PORTADATAOUT
q_a[33] <= ram_block3a33.PORTADATAOUT
q_a[34] <= ram_block3a34.PORTADATAOUT
q_a[35] <= ram_block3a35.PORTADATAOUT
q_a[36] <= ram_block3a36.PORTADATAOUT
q_a[37] <= ram_block3a37.PORTADATAOUT
q_a[38] <= ram_block3a38.PORTADATAOUT
q_a[39] <= ram_block3a39.PORTADATAOUT
q_a[40] <= ram_block3a40.PORTADATAOUT
q_a[41] <= ram_block3a41.PORTADATAOUT
q_a[42] <= ram_block3a42.PORTADATAOUT
q_a[43] <= ram_block3a43.PORTADATAOUT
q_a[44] <= ram_block3a44.PORTADATAOUT
q_a[45] <= ram_block3a45.PORTADATAOUT
q_a[46] <= ram_block3a46.PORTADATAOUT
q_a[47] <= ram_block3a47.PORTADATAOUT
q_a[48] <= ram_block3a48.PORTADATAOUT
q_a[49] <= ram_block3a49.PORTADATAOUT
q_a[50] <= ram_block3a50.PORTADATAOUT
q_a[51] <= ram_block3a51.PORTADATAOUT
q_a[52] <= ram_block3a52.PORTADATAOUT
q_a[53] <= ram_block3a53.PORTADATAOUT
q_a[54] <= ram_block3a54.PORTADATAOUT
q_a[55] <= ram_block3a55.PORTADATAOUT
q_a[56] <= ram_block3a56.PORTADATAOUT
q_a[57] <= ram_block3a57.PORTADATAOUT
q_a[58] <= ram_block3a58.PORTADATAOUT
q_a[59] <= ram_block3a59.PORTADATAOUT
q_a[60] <= ram_block3a60.PORTADATAOUT
q_a[61] <= ram_block3a61.PORTADATAOUT
q_a[62] <= ram_block3a62.PORTADATAOUT
q_a[63] <= ram_block3a63.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
q_b[32] <= ram_block3a32.PORTBDATAOUT
q_b[33] <= ram_block3a33.PORTBDATAOUT
q_b[34] <= ram_block3a34.PORTBDATAOUT
q_b[35] <= ram_block3a35.PORTBDATAOUT
q_b[36] <= ram_block3a36.PORTBDATAOUT
q_b[37] <= ram_block3a37.PORTBDATAOUT
q_b[38] <= ram_block3a38.PORTBDATAOUT
q_b[39] <= ram_block3a39.PORTBDATAOUT
q_b[40] <= ram_block3a40.PORTBDATAOUT
q_b[41] <= ram_block3a41.PORTBDATAOUT
q_b[42] <= ram_block3a42.PORTBDATAOUT
q_b[43] <= ram_block3a43.PORTBDATAOUT
q_b[44] <= ram_block3a44.PORTBDATAOUT
q_b[45] <= ram_block3a45.PORTBDATAOUT
q_b[46] <= ram_block3a46.PORTBDATAOUT
q_b[47] <= ram_block3a47.PORTBDATAOUT
q_b[48] <= ram_block3a48.PORTBDATAOUT
q_b[49] <= ram_block3a49.PORTBDATAOUT
q_b[50] <= ram_block3a50.PORTBDATAOUT
q_b[51] <= ram_block3a51.PORTBDATAOUT
q_b[52] <= ram_block3a52.PORTBDATAOUT
q_b[53] <= ram_block3a53.PORTBDATAOUT
q_b[54] <= ram_block3a54.PORTBDATAOUT
q_b[55] <= ram_block3a55.PORTBDATAOUT
q_b[56] <= ram_block3a56.PORTBDATAOUT
q_b[57] <= ram_block3a57.PORTBDATAOUT
q_b[58] <= ram_block3a58.PORTBDATAOUT
q_b[59] <= ram_block3a59.PORTBDATAOUT
q_b[60] <= ram_block3a60.PORTBDATAOUT
q_b[61] <= ram_block3a61.PORTBDATAOUT
q_b[62] <= ram_block3a62.PORTBDATAOUT
q_b[63] <= ram_block3a63.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE
wren_b => ram_block3a32.PORTBWE
wren_b => ram_block3a33.PORTBWE
wren_b => ram_block3a34.PORTBWE
wren_b => ram_block3a35.PORTBWE
wren_b => ram_block3a36.PORTBWE
wren_b => ram_block3a37.PORTBWE
wren_b => ram_block3a38.PORTBWE
wren_b => ram_block3a39.PORTBWE
wren_b => ram_block3a40.PORTBWE
wren_b => ram_block3a41.PORTBWE
wren_b => ram_block3a42.PORTBWE
wren_b => ram_block3a43.PORTBWE
wren_b => ram_block3a44.PORTBWE
wren_b => ram_block3a45.PORTBWE
wren_b => ram_block3a46.PORTBWE
wren_b => ram_block3a47.PORTBWE
wren_b => ram_block3a48.PORTBWE
wren_b => ram_block3a49.PORTBWE
wren_b => ram_block3a50.PORTBWE
wren_b => ram_block3a51.PORTBWE
wren_b => ram_block3a52.PORTBWE
wren_b => ram_block3a53.PORTBWE
wren_b => ram_block3a54.PORTBWE
wren_b => ram_block3a55.PORTBWE
wren_b => ram_block3a56.PORTBWE
wren_b => ram_block3a57.PORTBWE
wren_b => ram_block3a58.PORTBWE
wren_b => ram_block3a59.PORTBWE
wren_b => ram_block3a60.PORTBWE
wren_b => ram_block3a61.PORTBWE
wren_b => ram_block3a62.PORTBWE
wren_b => ram_block3a63.PORTBWE


|ArrayUltrasound|Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_write[32] <= ram_rom_data_reg[32].DB_MAX_OUTPUT_PORT_TYPE
data_write[33] <= ram_rom_data_reg[33].DB_MAX_OUTPUT_PORT_TYPE
data_write[34] <= ram_rom_data_reg[34].DB_MAX_OUTPUT_PORT_TYPE
data_write[35] <= ram_rom_data_reg[35].DB_MAX_OUTPUT_PORT_TYPE
data_write[36] <= ram_rom_data_reg[36].DB_MAX_OUTPUT_PORT_TYPE
data_write[37] <= ram_rom_data_reg[37].DB_MAX_OUTPUT_PORT_TYPE
data_write[38] <= ram_rom_data_reg[38].DB_MAX_OUTPUT_PORT_TYPE
data_write[39] <= ram_rom_data_reg[39].DB_MAX_OUTPUT_PORT_TYPE
data_write[40] <= ram_rom_data_reg[40].DB_MAX_OUTPUT_PORT_TYPE
data_write[41] <= ram_rom_data_reg[41].DB_MAX_OUTPUT_PORT_TYPE
data_write[42] <= ram_rom_data_reg[42].DB_MAX_OUTPUT_PORT_TYPE
data_write[43] <= ram_rom_data_reg[43].DB_MAX_OUTPUT_PORT_TYPE
data_write[44] <= ram_rom_data_reg[44].DB_MAX_OUTPUT_PORT_TYPE
data_write[45] <= ram_rom_data_reg[45].DB_MAX_OUTPUT_PORT_TYPE
data_write[46] <= ram_rom_data_reg[46].DB_MAX_OUTPUT_PORT_TYPE
data_write[47] <= ram_rom_data_reg[47].DB_MAX_OUTPUT_PORT_TYPE
data_write[48] <= ram_rom_data_reg[48].DB_MAX_OUTPUT_PORT_TYPE
data_write[49] <= ram_rom_data_reg[49].DB_MAX_OUTPUT_PORT_TYPE
data_write[50] <= ram_rom_data_reg[50].DB_MAX_OUTPUT_PORT_TYPE
data_write[51] <= ram_rom_data_reg[51].DB_MAX_OUTPUT_PORT_TYPE
data_write[52] <= ram_rom_data_reg[52].DB_MAX_OUTPUT_PORT_TYPE
data_write[53] <= ram_rom_data_reg[53].DB_MAX_OUTPUT_PORT_TYPE
data_write[54] <= ram_rom_data_reg[54].DB_MAX_OUTPUT_PORT_TYPE
data_write[55] <= ram_rom_data_reg[55].DB_MAX_OUTPUT_PORT_TYPE
data_write[56] <= ram_rom_data_reg[56].DB_MAX_OUTPUT_PORT_TYPE
data_write[57] <= ram_rom_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
data_write[58] <= ram_rom_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
data_write[59] <= ram_rom_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
data_write[60] <= ram_rom_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
data_write[61] <= ram_rom_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
data_write[62] <= ram_rom_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
data_write[63] <= ram_rom_data_reg[63].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
data_read[32] => ram_rom_data_reg.DATAB
data_read[33] => ram_rom_data_reg.DATAB
data_read[34] => ram_rom_data_reg.DATAB
data_read[35] => ram_rom_data_reg.DATAB
data_read[36] => ram_rom_data_reg.DATAB
data_read[37] => ram_rom_data_reg.DATAB
data_read[38] => ram_rom_data_reg.DATAB
data_read[39] => ram_rom_data_reg.DATAB
data_read[40] => ram_rom_data_reg.DATAB
data_read[41] => ram_rom_data_reg.DATAB
data_read[42] => ram_rom_data_reg.DATAB
data_read[43] => ram_rom_data_reg.DATAB
data_read[44] => ram_rom_data_reg.DATAB
data_read[45] => ram_rom_data_reg.DATAB
data_read[46] => ram_rom_data_reg.DATAB
data_read[47] => ram_rom_data_reg.DATAB
data_read[48] => ram_rom_data_reg.DATAB
data_read[49] => ram_rom_data_reg.DATAB
data_read[50] => ram_rom_data_reg.DATAB
data_read[51] => ram_rom_data_reg.DATAB
data_read[52] => ram_rom_data_reg.DATAB
data_read[53] => ram_rom_data_reg.DATAB
data_read[54] => ram_rom_data_reg.DATAB
data_read[55] => ram_rom_data_reg.DATAB
data_read[56] => ram_rom_data_reg.DATAB
data_read[57] => ram_rom_data_reg.DATAB
data_read[58] => ram_rom_data_reg.DATAB
data_read[59] => ram_rom_data_reg.DATAB
data_read[60] => ram_rom_data_reg.DATAB
data_read[61] => ram_rom_data_reg.DATAB
data_read[62] => ram_rom_data_reg.DATAB
data_read[63] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_shift_cntr_reg[5].CLK
raw_tck => ram_rom_data_shift_cntr_reg[6].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_data_reg[24].CLK
raw_tck => ram_rom_data_reg[25].CLK
raw_tck => ram_rom_data_reg[26].CLK
raw_tck => ram_rom_data_reg[27].CLK
raw_tck => ram_rom_data_reg[28].CLK
raw_tck => ram_rom_data_reg[29].CLK
raw_tck => ram_rom_data_reg[30].CLK
raw_tck => ram_rom_data_reg[31].CLK
raw_tck => ram_rom_data_reg[32].CLK
raw_tck => ram_rom_data_reg[33].CLK
raw_tck => ram_rom_data_reg[34].CLK
raw_tck => ram_rom_data_reg[35].CLK
raw_tck => ram_rom_data_reg[36].CLK
raw_tck => ram_rom_data_reg[37].CLK
raw_tck => ram_rom_data_reg[38].CLK
raw_tck => ram_rom_data_reg[39].CLK
raw_tck => ram_rom_data_reg[40].CLK
raw_tck => ram_rom_data_reg[41].CLK
raw_tck => ram_rom_data_reg[42].CLK
raw_tck => ram_rom_data_reg[43].CLK
raw_tck => ram_rom_data_reg[44].CLK
raw_tck => ram_rom_data_reg[45].CLK
raw_tck => ram_rom_data_reg[46].CLK
raw_tck => ram_rom_data_reg[47].CLK
raw_tck => ram_rom_data_reg[48].CLK
raw_tck => ram_rom_data_reg[49].CLK
raw_tck => ram_rom_data_reg[50].CLK
raw_tck => ram_rom_data_reg[51].CLK
raw_tck => ram_rom_data_reg[52].CLK
raw_tck => ram_rom_data_reg[53].CLK
raw_tck => ram_rom_data_reg[54].CLK
raw_tck => ram_rom_data_reg[55].CLK
raw_tck => ram_rom_data_reg[56].CLK
raw_tck => ram_rom_data_reg[57].CLK
raw_tck => ram_rom_data_reg[58].CLK
raw_tck => ram_rom_data_reg[59].CLK
raw_tck => ram_rom_data_reg[60].CLK
raw_tck => ram_rom_data_reg[61].CLK
raw_tck => ram_rom_data_reg[62].CLK
raw_tck => ram_rom_data_reg[63].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[5].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[6].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Apod:Apod_Inst|altsyncram:altsyncram_component|altsyncram_m4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst1|lpm_mult:lpm_mult_component
dataa[0] => mult_hap:auto_generated.dataa[0]
dataa[1] => mult_hap:auto_generated.dataa[1]
dataa[2] => mult_hap:auto_generated.dataa[2]
dataa[3] => mult_hap:auto_generated.dataa[3]
dataa[4] => mult_hap:auto_generated.dataa[4]
dataa[5] => mult_hap:auto_generated.dataa[5]
dataa[6] => mult_hap:auto_generated.dataa[6]
dataa[7] => mult_hap:auto_generated.dataa[7]
dataa[8] => mult_hap:auto_generated.dataa[8]
dataa[9] => mult_hap:auto_generated.dataa[9]
dataa[10] => mult_hap:auto_generated.dataa[10]
dataa[11] => mult_hap:auto_generated.dataa[11]
datab[0] => mult_hap:auto_generated.datab[0]
datab[1] => mult_hap:auto_generated.datab[1]
datab[2] => mult_hap:auto_generated.datab[2]
datab[3] => mult_hap:auto_generated.datab[3]
datab[4] => mult_hap:auto_generated.datab[4]
datab[5] => mult_hap:auto_generated.datab[5]
datab[6] => mult_hap:auto_generated.datab[6]
datab[7] => mult_hap:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_hap:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_hap:auto_generated.result[0]
result[1] <= mult_hap:auto_generated.result[1]
result[2] <= mult_hap:auto_generated.result[2]
result[3] <= mult_hap:auto_generated.result[3]
result[4] <= mult_hap:auto_generated.result[4]
result[5] <= mult_hap:auto_generated.result[5]
result[6] <= mult_hap:auto_generated.result[6]
result[7] <= mult_hap:auto_generated.result[7]
result[8] <= mult_hap:auto_generated.result[8]
result[9] <= mult_hap:auto_generated.result[9]
result[10] <= mult_hap:auto_generated.result[10]
result[11] <= mult_hap:auto_generated.result[11]
result[12] <= mult_hap:auto_generated.result[12]
result[13] <= mult_hap:auto_generated.result[13]
result[14] <= mult_hap:auto_generated.result[14]
result[15] <= mult_hap:auto_generated.result[15]
result[16] <= mult_hap:auto_generated.result[16]
result[17] <= mult_hap:auto_generated.result[17]
result[18] <= mult_hap:auto_generated.result[18]
result[19] <= mult_hap:auto_generated.result[19]


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst1|lpm_mult:lpm_mult_component|mult_hap:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst2
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst2|lpm_mult:lpm_mult_component
dataa[0] => mult_hap:auto_generated.dataa[0]
dataa[1] => mult_hap:auto_generated.dataa[1]
dataa[2] => mult_hap:auto_generated.dataa[2]
dataa[3] => mult_hap:auto_generated.dataa[3]
dataa[4] => mult_hap:auto_generated.dataa[4]
dataa[5] => mult_hap:auto_generated.dataa[5]
dataa[6] => mult_hap:auto_generated.dataa[6]
dataa[7] => mult_hap:auto_generated.dataa[7]
dataa[8] => mult_hap:auto_generated.dataa[8]
dataa[9] => mult_hap:auto_generated.dataa[9]
dataa[10] => mult_hap:auto_generated.dataa[10]
dataa[11] => mult_hap:auto_generated.dataa[11]
datab[0] => mult_hap:auto_generated.datab[0]
datab[1] => mult_hap:auto_generated.datab[1]
datab[2] => mult_hap:auto_generated.datab[2]
datab[3] => mult_hap:auto_generated.datab[3]
datab[4] => mult_hap:auto_generated.datab[4]
datab[5] => mult_hap:auto_generated.datab[5]
datab[6] => mult_hap:auto_generated.datab[6]
datab[7] => mult_hap:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_hap:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_hap:auto_generated.result[0]
result[1] <= mult_hap:auto_generated.result[1]
result[2] <= mult_hap:auto_generated.result[2]
result[3] <= mult_hap:auto_generated.result[3]
result[4] <= mult_hap:auto_generated.result[4]
result[5] <= mult_hap:auto_generated.result[5]
result[6] <= mult_hap:auto_generated.result[6]
result[7] <= mult_hap:auto_generated.result[7]
result[8] <= mult_hap:auto_generated.result[8]
result[9] <= mult_hap:auto_generated.result[9]
result[10] <= mult_hap:auto_generated.result[10]
result[11] <= mult_hap:auto_generated.result[11]
result[12] <= mult_hap:auto_generated.result[12]
result[13] <= mult_hap:auto_generated.result[13]
result[14] <= mult_hap:auto_generated.result[14]
result[15] <= mult_hap:auto_generated.result[15]
result[16] <= mult_hap:auto_generated.result[16]
result[17] <= mult_hap:auto_generated.result[17]
result[18] <= mult_hap:auto_generated.result[18]
result[19] <= mult_hap:auto_generated.result[19]


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst2|lpm_mult:lpm_mult_component|mult_hap:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst3
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst3|lpm_mult:lpm_mult_component
dataa[0] => mult_hap:auto_generated.dataa[0]
dataa[1] => mult_hap:auto_generated.dataa[1]
dataa[2] => mult_hap:auto_generated.dataa[2]
dataa[3] => mult_hap:auto_generated.dataa[3]
dataa[4] => mult_hap:auto_generated.dataa[4]
dataa[5] => mult_hap:auto_generated.dataa[5]
dataa[6] => mult_hap:auto_generated.dataa[6]
dataa[7] => mult_hap:auto_generated.dataa[7]
dataa[8] => mult_hap:auto_generated.dataa[8]
dataa[9] => mult_hap:auto_generated.dataa[9]
dataa[10] => mult_hap:auto_generated.dataa[10]
dataa[11] => mult_hap:auto_generated.dataa[11]
datab[0] => mult_hap:auto_generated.datab[0]
datab[1] => mult_hap:auto_generated.datab[1]
datab[2] => mult_hap:auto_generated.datab[2]
datab[3] => mult_hap:auto_generated.datab[3]
datab[4] => mult_hap:auto_generated.datab[4]
datab[5] => mult_hap:auto_generated.datab[5]
datab[6] => mult_hap:auto_generated.datab[6]
datab[7] => mult_hap:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_hap:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_hap:auto_generated.result[0]
result[1] <= mult_hap:auto_generated.result[1]
result[2] <= mult_hap:auto_generated.result[2]
result[3] <= mult_hap:auto_generated.result[3]
result[4] <= mult_hap:auto_generated.result[4]
result[5] <= mult_hap:auto_generated.result[5]
result[6] <= mult_hap:auto_generated.result[6]
result[7] <= mult_hap:auto_generated.result[7]
result[8] <= mult_hap:auto_generated.result[8]
result[9] <= mult_hap:auto_generated.result[9]
result[10] <= mult_hap:auto_generated.result[10]
result[11] <= mult_hap:auto_generated.result[11]
result[12] <= mult_hap:auto_generated.result[12]
result[13] <= mult_hap:auto_generated.result[13]
result[14] <= mult_hap:auto_generated.result[14]
result[15] <= mult_hap:auto_generated.result[15]
result[16] <= mult_hap:auto_generated.result[16]
result[17] <= mult_hap:auto_generated.result[17]
result[18] <= mult_hap:auto_generated.result[18]
result[19] <= mult_hap:auto_generated.result[19]


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst3|lpm_mult:lpm_mult_component|mult_hap:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst4
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst4|lpm_mult:lpm_mult_component
dataa[0] => mult_hap:auto_generated.dataa[0]
dataa[1] => mult_hap:auto_generated.dataa[1]
dataa[2] => mult_hap:auto_generated.dataa[2]
dataa[3] => mult_hap:auto_generated.dataa[3]
dataa[4] => mult_hap:auto_generated.dataa[4]
dataa[5] => mult_hap:auto_generated.dataa[5]
dataa[6] => mult_hap:auto_generated.dataa[6]
dataa[7] => mult_hap:auto_generated.dataa[7]
dataa[8] => mult_hap:auto_generated.dataa[8]
dataa[9] => mult_hap:auto_generated.dataa[9]
dataa[10] => mult_hap:auto_generated.dataa[10]
dataa[11] => mult_hap:auto_generated.dataa[11]
datab[0] => mult_hap:auto_generated.datab[0]
datab[1] => mult_hap:auto_generated.datab[1]
datab[2] => mult_hap:auto_generated.datab[2]
datab[3] => mult_hap:auto_generated.datab[3]
datab[4] => mult_hap:auto_generated.datab[4]
datab[5] => mult_hap:auto_generated.datab[5]
datab[6] => mult_hap:auto_generated.datab[6]
datab[7] => mult_hap:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_hap:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_hap:auto_generated.result[0]
result[1] <= mult_hap:auto_generated.result[1]
result[2] <= mult_hap:auto_generated.result[2]
result[3] <= mult_hap:auto_generated.result[3]
result[4] <= mult_hap:auto_generated.result[4]
result[5] <= mult_hap:auto_generated.result[5]
result[6] <= mult_hap:auto_generated.result[6]
result[7] <= mult_hap:auto_generated.result[7]
result[8] <= mult_hap:auto_generated.result[8]
result[9] <= mult_hap:auto_generated.result[9]
result[10] <= mult_hap:auto_generated.result[10]
result[11] <= mult_hap:auto_generated.result[11]
result[12] <= mult_hap:auto_generated.result[12]
result[13] <= mult_hap:auto_generated.result[13]
result[14] <= mult_hap:auto_generated.result[14]
result[15] <= mult_hap:auto_generated.result[15]
result[16] <= mult_hap:auto_generated.result[16]
result[17] <= mult_hap:auto_generated.result[17]
result[18] <= mult_hap:auto_generated.result[18]
result[19] <= mult_hap:auto_generated.result[19]


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst4|lpm_mult:lpm_mult_component|mult_hap:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst5
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst5|lpm_mult:lpm_mult_component
dataa[0] => mult_hap:auto_generated.dataa[0]
dataa[1] => mult_hap:auto_generated.dataa[1]
dataa[2] => mult_hap:auto_generated.dataa[2]
dataa[3] => mult_hap:auto_generated.dataa[3]
dataa[4] => mult_hap:auto_generated.dataa[4]
dataa[5] => mult_hap:auto_generated.dataa[5]
dataa[6] => mult_hap:auto_generated.dataa[6]
dataa[7] => mult_hap:auto_generated.dataa[7]
dataa[8] => mult_hap:auto_generated.dataa[8]
dataa[9] => mult_hap:auto_generated.dataa[9]
dataa[10] => mult_hap:auto_generated.dataa[10]
dataa[11] => mult_hap:auto_generated.dataa[11]
datab[0] => mult_hap:auto_generated.datab[0]
datab[1] => mult_hap:auto_generated.datab[1]
datab[2] => mult_hap:auto_generated.datab[2]
datab[3] => mult_hap:auto_generated.datab[3]
datab[4] => mult_hap:auto_generated.datab[4]
datab[5] => mult_hap:auto_generated.datab[5]
datab[6] => mult_hap:auto_generated.datab[6]
datab[7] => mult_hap:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_hap:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_hap:auto_generated.result[0]
result[1] <= mult_hap:auto_generated.result[1]
result[2] <= mult_hap:auto_generated.result[2]
result[3] <= mult_hap:auto_generated.result[3]
result[4] <= mult_hap:auto_generated.result[4]
result[5] <= mult_hap:auto_generated.result[5]
result[6] <= mult_hap:auto_generated.result[6]
result[7] <= mult_hap:auto_generated.result[7]
result[8] <= mult_hap:auto_generated.result[8]
result[9] <= mult_hap:auto_generated.result[9]
result[10] <= mult_hap:auto_generated.result[10]
result[11] <= mult_hap:auto_generated.result[11]
result[12] <= mult_hap:auto_generated.result[12]
result[13] <= mult_hap:auto_generated.result[13]
result[14] <= mult_hap:auto_generated.result[14]
result[15] <= mult_hap:auto_generated.result[15]
result[16] <= mult_hap:auto_generated.result[16]
result[17] <= mult_hap:auto_generated.result[17]
result[18] <= mult_hap:auto_generated.result[18]
result[19] <= mult_hap:auto_generated.result[19]


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst5|lpm_mult:lpm_mult_component|mult_hap:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst6
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst6|lpm_mult:lpm_mult_component
dataa[0] => mult_hap:auto_generated.dataa[0]
dataa[1] => mult_hap:auto_generated.dataa[1]
dataa[2] => mult_hap:auto_generated.dataa[2]
dataa[3] => mult_hap:auto_generated.dataa[3]
dataa[4] => mult_hap:auto_generated.dataa[4]
dataa[5] => mult_hap:auto_generated.dataa[5]
dataa[6] => mult_hap:auto_generated.dataa[6]
dataa[7] => mult_hap:auto_generated.dataa[7]
dataa[8] => mult_hap:auto_generated.dataa[8]
dataa[9] => mult_hap:auto_generated.dataa[9]
dataa[10] => mult_hap:auto_generated.dataa[10]
dataa[11] => mult_hap:auto_generated.dataa[11]
datab[0] => mult_hap:auto_generated.datab[0]
datab[1] => mult_hap:auto_generated.datab[1]
datab[2] => mult_hap:auto_generated.datab[2]
datab[3] => mult_hap:auto_generated.datab[3]
datab[4] => mult_hap:auto_generated.datab[4]
datab[5] => mult_hap:auto_generated.datab[5]
datab[6] => mult_hap:auto_generated.datab[6]
datab[7] => mult_hap:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_hap:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_hap:auto_generated.result[0]
result[1] <= mult_hap:auto_generated.result[1]
result[2] <= mult_hap:auto_generated.result[2]
result[3] <= mult_hap:auto_generated.result[3]
result[4] <= mult_hap:auto_generated.result[4]
result[5] <= mult_hap:auto_generated.result[5]
result[6] <= mult_hap:auto_generated.result[6]
result[7] <= mult_hap:auto_generated.result[7]
result[8] <= mult_hap:auto_generated.result[8]
result[9] <= mult_hap:auto_generated.result[9]
result[10] <= mult_hap:auto_generated.result[10]
result[11] <= mult_hap:auto_generated.result[11]
result[12] <= mult_hap:auto_generated.result[12]
result[13] <= mult_hap:auto_generated.result[13]
result[14] <= mult_hap:auto_generated.result[14]
result[15] <= mult_hap:auto_generated.result[15]
result[16] <= mult_hap:auto_generated.result[16]
result[17] <= mult_hap:auto_generated.result[17]
result[18] <= mult_hap:auto_generated.result[18]
result[19] <= mult_hap:auto_generated.result[19]


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst6|lpm_mult:lpm_mult_component|mult_hap:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst7
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst7|lpm_mult:lpm_mult_component
dataa[0] => mult_hap:auto_generated.dataa[0]
dataa[1] => mult_hap:auto_generated.dataa[1]
dataa[2] => mult_hap:auto_generated.dataa[2]
dataa[3] => mult_hap:auto_generated.dataa[3]
dataa[4] => mult_hap:auto_generated.dataa[4]
dataa[5] => mult_hap:auto_generated.dataa[5]
dataa[6] => mult_hap:auto_generated.dataa[6]
dataa[7] => mult_hap:auto_generated.dataa[7]
dataa[8] => mult_hap:auto_generated.dataa[8]
dataa[9] => mult_hap:auto_generated.dataa[9]
dataa[10] => mult_hap:auto_generated.dataa[10]
dataa[11] => mult_hap:auto_generated.dataa[11]
datab[0] => mult_hap:auto_generated.datab[0]
datab[1] => mult_hap:auto_generated.datab[1]
datab[2] => mult_hap:auto_generated.datab[2]
datab[3] => mult_hap:auto_generated.datab[3]
datab[4] => mult_hap:auto_generated.datab[4]
datab[5] => mult_hap:auto_generated.datab[5]
datab[6] => mult_hap:auto_generated.datab[6]
datab[7] => mult_hap:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_hap:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_hap:auto_generated.result[0]
result[1] <= mult_hap:auto_generated.result[1]
result[2] <= mult_hap:auto_generated.result[2]
result[3] <= mult_hap:auto_generated.result[3]
result[4] <= mult_hap:auto_generated.result[4]
result[5] <= mult_hap:auto_generated.result[5]
result[6] <= mult_hap:auto_generated.result[6]
result[7] <= mult_hap:auto_generated.result[7]
result[8] <= mult_hap:auto_generated.result[8]
result[9] <= mult_hap:auto_generated.result[9]
result[10] <= mult_hap:auto_generated.result[10]
result[11] <= mult_hap:auto_generated.result[11]
result[12] <= mult_hap:auto_generated.result[12]
result[13] <= mult_hap:auto_generated.result[13]
result[14] <= mult_hap:auto_generated.result[14]
result[15] <= mult_hap:auto_generated.result[15]
result[16] <= mult_hap:auto_generated.result[16]
result[17] <= mult_hap:auto_generated.result[17]
result[18] <= mult_hap:auto_generated.result[18]
result[19] <= mult_hap:auto_generated.result[19]


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst7|lpm_mult:lpm_mult_component|mult_hap:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst8
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst8|lpm_mult:lpm_mult_component
dataa[0] => mult_hap:auto_generated.dataa[0]
dataa[1] => mult_hap:auto_generated.dataa[1]
dataa[2] => mult_hap:auto_generated.dataa[2]
dataa[3] => mult_hap:auto_generated.dataa[3]
dataa[4] => mult_hap:auto_generated.dataa[4]
dataa[5] => mult_hap:auto_generated.dataa[5]
dataa[6] => mult_hap:auto_generated.dataa[6]
dataa[7] => mult_hap:auto_generated.dataa[7]
dataa[8] => mult_hap:auto_generated.dataa[8]
dataa[9] => mult_hap:auto_generated.dataa[9]
dataa[10] => mult_hap:auto_generated.dataa[10]
dataa[11] => mult_hap:auto_generated.dataa[11]
datab[0] => mult_hap:auto_generated.datab[0]
datab[1] => mult_hap:auto_generated.datab[1]
datab[2] => mult_hap:auto_generated.datab[2]
datab[3] => mult_hap:auto_generated.datab[3]
datab[4] => mult_hap:auto_generated.datab[4]
datab[5] => mult_hap:auto_generated.datab[5]
datab[6] => mult_hap:auto_generated.datab[6]
datab[7] => mult_hap:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_hap:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_hap:auto_generated.result[0]
result[1] <= mult_hap:auto_generated.result[1]
result[2] <= mult_hap:auto_generated.result[2]
result[3] <= mult_hap:auto_generated.result[3]
result[4] <= mult_hap:auto_generated.result[4]
result[5] <= mult_hap:auto_generated.result[5]
result[6] <= mult_hap:auto_generated.result[6]
result[7] <= mult_hap:auto_generated.result[7]
result[8] <= mult_hap:auto_generated.result[8]
result[9] <= mult_hap:auto_generated.result[9]
result[10] <= mult_hap:auto_generated.result[10]
result[11] <= mult_hap:auto_generated.result[11]
result[12] <= mult_hap:auto_generated.result[12]
result[13] <= mult_hap:auto_generated.result[13]
result[14] <= mult_hap:auto_generated.result[14]
result[15] <= mult_hap:auto_generated.result[15]
result[16] <= mult_hap:auto_generated.result[16]
result[17] <= mult_hap:auto_generated.result[17]
result[18] <= mult_hap:auto_generated.result[18]
result[19] <= mult_hap:auto_generated.result[19]


|ArrayUltrasound|Receive:Receive_Inst|mult12_8:mult12_8_Inst8|lpm_mult:lpm_mult_component|mult_hap:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19


|ArrayUltrasound|Receive:Receive_Inst|DAS_RF:DAS_RF_inst
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b


|ArrayUltrasound|Receive:Receive_Inst|DAS_RF:DAS_RF_inst|altsyncram:altsyncram_component
wren_a => altsyncram_vqn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vqn1:auto_generated.data_a[0]
data_a[1] => altsyncram_vqn1:auto_generated.data_a[1]
data_a[2] => altsyncram_vqn1:auto_generated.data_a[2]
data_a[3] => altsyncram_vqn1:auto_generated.data_a[3]
data_a[4] => altsyncram_vqn1:auto_generated.data_a[4]
data_a[5] => altsyncram_vqn1:auto_generated.data_a[5]
data_a[6] => altsyncram_vqn1:auto_generated.data_a[6]
data_a[7] => altsyncram_vqn1:auto_generated.data_a[7]
data_a[8] => altsyncram_vqn1:auto_generated.data_a[8]
data_a[9] => altsyncram_vqn1:auto_generated.data_a[9]
data_a[10] => altsyncram_vqn1:auto_generated.data_a[10]
data_a[11] => altsyncram_vqn1:auto_generated.data_a[11]
data_a[12] => altsyncram_vqn1:auto_generated.data_a[12]
data_a[13] => altsyncram_vqn1:auto_generated.data_a[13]
data_a[14] => altsyncram_vqn1:auto_generated.data_a[14]
data_a[15] => altsyncram_vqn1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_vqn1:auto_generated.address_a[0]
address_a[1] => altsyncram_vqn1:auto_generated.address_a[1]
address_a[2] => altsyncram_vqn1:auto_generated.address_a[2]
address_a[3] => altsyncram_vqn1:auto_generated.address_a[3]
address_a[4] => altsyncram_vqn1:auto_generated.address_a[4]
address_a[5] => altsyncram_vqn1:auto_generated.address_a[5]
address_a[6] => altsyncram_vqn1:auto_generated.address_a[6]
address_a[7] => altsyncram_vqn1:auto_generated.address_a[7]
address_a[8] => altsyncram_vqn1:auto_generated.address_a[8]
address_a[9] => altsyncram_vqn1:auto_generated.address_a[9]
address_a[10] => altsyncram_vqn1:auto_generated.address_a[10]
address_a[11] => altsyncram_vqn1:auto_generated.address_a[11]
address_a[12] => altsyncram_vqn1:auto_generated.address_a[12]
address_a[13] => altsyncram_vqn1:auto_generated.address_a[13]
address_b[0] => altsyncram_vqn1:auto_generated.address_b[0]
address_b[1] => altsyncram_vqn1:auto_generated.address_b[1]
address_b[2] => altsyncram_vqn1:auto_generated.address_b[2]
address_b[3] => altsyncram_vqn1:auto_generated.address_b[3]
address_b[4] => altsyncram_vqn1:auto_generated.address_b[4]
address_b[5] => altsyncram_vqn1:auto_generated.address_b[5]
address_b[6] => altsyncram_vqn1:auto_generated.address_b[6]
address_b[7] => altsyncram_vqn1:auto_generated.address_b[7]
address_b[8] => altsyncram_vqn1:auto_generated.address_b[8]
address_b[9] => altsyncram_vqn1:auto_generated.address_b[9]
address_b[10] => altsyncram_vqn1:auto_generated.address_b[10]
address_b[11] => altsyncram_vqn1:auto_generated.address_b[11]
address_b[12] => altsyncram_vqn1:auto_generated.address_b[12]
address_b[13] => altsyncram_vqn1:auto_generated.address_b[13]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vqn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_vqn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_vqn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_vqn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_vqn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_vqn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_vqn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_vqn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_vqn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_vqn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_vqn1:auto_generated.q_b[9]
q_b[10] <= altsyncram_vqn1:auto_generated.q_b[10]
q_b[11] <= altsyncram_vqn1:auto_generated.q_b[11]
q_b[12] <= altsyncram_vqn1:auto_generated.q_b[12]
q_b[13] <= altsyncram_vqn1:auto_generated.q_b[13]
q_b[14] <= altsyncram_vqn1:auto_generated.q_b[14]
q_b[15] <= altsyncram_vqn1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|Receive:Receive_Inst|DAS_RF:DAS_RF_inst|altsyncram:altsyncram_component|altsyncram_vqn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => decode_ara:decode2.data[0]
address_a[13] => decode_ara:wren_decode_a.data[0]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_37a:rden_decode_b.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => address_reg_b[0].CLK
clock0 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
q_b[0] <= mux_9nb:mux3.result[0]
q_b[1] <= mux_9nb:mux3.result[1]
q_b[2] <= mux_9nb:mux3.result[2]
q_b[3] <= mux_9nb:mux3.result[3]
q_b[4] <= mux_9nb:mux3.result[4]
q_b[5] <= mux_9nb:mux3.result[5]
q_b[6] <= mux_9nb:mux3.result[6]
q_b[7] <= mux_9nb:mux3.result[7]
q_b[8] <= mux_9nb:mux3.result[8]
q_b[9] <= mux_9nb:mux3.result[9]
q_b[10] <= mux_9nb:mux3.result[10]
q_b[11] <= mux_9nb:mux3.result[11]
q_b[12] <= mux_9nb:mux3.result[12]
q_b[13] <= mux_9nb:mux3.result[13]
q_b[14] <= mux_9nb:mux3.result[14]
q_b[15] <= mux_9nb:mux3.result[15]
wren_a => decode_ara:decode2.enable
wren_a => decode_ara:wren_decode_a.enable


|ArrayUltrasound|Receive:Receive_Inst|DAS_RF:DAS_RF_inst|altsyncram:altsyncram_component|altsyncram_vqn1:auto_generated|decode_ara:decode2
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|DAS_RF:DAS_RF_inst|altsyncram:altsyncram_component|altsyncram_vqn1:auto_generated|decode_37a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|DAS_RF:DAS_RF_inst|altsyncram:altsyncram_component|altsyncram_vqn1:auto_generated|decode_ara:wren_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|DAS_RF:DAS_RF_inst|altsyncram:altsyncram_component|altsyncram_vqn1:auto_generated|mux_9nb:mux3
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst
clk => clk.IN18
Data_A[0] => R_IN1[0].DATAIN
Data_A[1] => R_IN1[1].DATAIN
Data_A[2] => R_IN1[2].DATAIN
Data_A[3] => R_IN1[3].DATAIN
Data_A[4] => R_IN1[4].DATAIN
Data_A[5] => R_IN1[5].DATAIN
Data_A[6] => R_IN1[6].DATAIN
Data_A[7] => R_IN1[7].DATAIN
Data_A[8] => R_IN1[8].DATAIN
Data_A[9] => R_IN1[9].DATAIN
Data_A[10] => R_IN1[10].DATAIN
Data_A[11] => R_IN1[11].DATAIN
Data_A[11] => R_IN1[12].DATAIN
Data_A[11] => R_IN1[13].DATAIN
Data_A[11] => R_IN1[14].DATAIN
Data_A[11] => R_IN1[15].DATAIN
Data_B[0] => R_IN2[0].DATAIN
Data_B[1] => R_IN2[1].DATAIN
Data_B[2] => R_IN2[2].DATAIN
Data_B[3] => R_IN2[3].DATAIN
Data_B[4] => R_IN2[4].DATAIN
Data_B[5] => R_IN2[5].DATAIN
Data_B[6] => R_IN2[6].DATAIN
Data_B[7] => R_IN2[7].DATAIN
Data_B[8] => R_IN2[8].DATAIN
Data_B[9] => R_IN2[9].DATAIN
Data_B[10] => R_IN2[10].DATAIN
Data_B[11] => R_IN2[11].DATAIN
Data_B[11] => R_IN2[12].DATAIN
Data_B[11] => R_IN2[13].DATAIN
Data_B[11] => R_IN2[14].DATAIN
Data_B[11] => R_IN2[15].DATAIN
Data_C[0] => R_IN3[0].DATAIN
Data_C[1] => R_IN3[1].DATAIN
Data_C[2] => R_IN3[2].DATAIN
Data_C[3] => R_IN3[3].DATAIN
Data_C[4] => R_IN3[4].DATAIN
Data_C[5] => R_IN3[5].DATAIN
Data_C[6] => R_IN3[6].DATAIN
Data_C[7] => R_IN3[7].DATAIN
Data_C[8] => R_IN3[8].DATAIN
Data_C[9] => R_IN3[9].DATAIN
Data_C[10] => R_IN3[10].DATAIN
Data_C[11] => R_IN3[11].DATAIN
Data_C[11] => R_IN3[12].DATAIN
Data_C[11] => R_IN3[13].DATAIN
Data_C[11] => R_IN3[14].DATAIN
Data_C[11] => R_IN3[15].DATAIN
Data_D[0] => R_IN4[0].DATAIN
Data_D[1] => R_IN4[1].DATAIN
Data_D[2] => R_IN4[2].DATAIN
Data_D[3] => R_IN4[3].DATAIN
Data_D[4] => R_IN4[4].DATAIN
Data_D[5] => R_IN4[5].DATAIN
Data_D[6] => R_IN4[6].DATAIN
Data_D[7] => R_IN4[7].DATAIN
Data_D[8] => R_IN4[8].DATAIN
Data_D[9] => R_IN4[9].DATAIN
Data_D[10] => R_IN4[10].DATAIN
Data_D[11] => R_IN4[11].DATAIN
Data_D[11] => R_IN4[12].DATAIN
Data_D[11] => R_IN4[13].DATAIN
Data_D[11] => R_IN4[14].DATAIN
Data_D[11] => R_IN4[15].DATAIN
Data_E[0] => R_IN5[0].DATAIN
Data_E[1] => R_IN5[1].DATAIN
Data_E[2] => R_IN5[2].DATAIN
Data_E[3] => R_IN5[3].DATAIN
Data_E[4] => R_IN5[4].DATAIN
Data_E[5] => R_IN5[5].DATAIN
Data_E[6] => R_IN5[6].DATAIN
Data_E[7] => R_IN5[7].DATAIN
Data_E[8] => R_IN5[8].DATAIN
Data_E[9] => R_IN5[9].DATAIN
Data_E[10] => R_IN5[10].DATAIN
Data_E[11] => R_IN5[11].DATAIN
Data_E[11] => R_IN5[12].DATAIN
Data_E[11] => R_IN5[13].DATAIN
Data_E[11] => R_IN5[14].DATAIN
Data_E[11] => R_IN5[15].DATAIN
Data_F[0] => R_IN6[0].DATAIN
Data_F[1] => R_IN6[1].DATAIN
Data_F[2] => R_IN6[2].DATAIN
Data_F[3] => R_IN6[3].DATAIN
Data_F[4] => R_IN6[4].DATAIN
Data_F[5] => R_IN6[5].DATAIN
Data_F[6] => R_IN6[6].DATAIN
Data_F[7] => R_IN6[7].DATAIN
Data_F[8] => R_IN6[8].DATAIN
Data_F[9] => R_IN6[9].DATAIN
Data_F[10] => R_IN6[10].DATAIN
Data_F[11] => R_IN6[11].DATAIN
Data_F[11] => R_IN6[12].DATAIN
Data_F[11] => R_IN6[13].DATAIN
Data_F[11] => R_IN6[14].DATAIN
Data_F[11] => R_IN6[15].DATAIN
Data_G[0] => R_IN7[0].DATAIN
Data_G[1] => R_IN7[1].DATAIN
Data_G[2] => R_IN7[2].DATAIN
Data_G[3] => R_IN7[3].DATAIN
Data_G[4] => R_IN7[4].DATAIN
Data_G[5] => R_IN7[5].DATAIN
Data_G[6] => R_IN7[6].DATAIN
Data_G[7] => R_IN7[7].DATAIN
Data_G[8] => R_IN7[8].DATAIN
Data_G[9] => R_IN7[9].DATAIN
Data_G[10] => R_IN7[10].DATAIN
Data_G[11] => R_IN7[11].DATAIN
Data_G[11] => R_IN7[12].DATAIN
Data_G[11] => R_IN7[13].DATAIN
Data_G[11] => R_IN7[14].DATAIN
Data_G[11] => R_IN7[15].DATAIN
Data_H[0] => R_IN8[0].DATAIN
Data_H[1] => R_IN8[1].DATAIN
Data_H[2] => R_IN8[2].DATAIN
Data_H[3] => R_IN8[3].DATAIN
Data_H[4] => R_IN8[4].DATAIN
Data_H[5] => R_IN8[5].DATAIN
Data_H[6] => R_IN8[6].DATAIN
Data_H[7] => R_IN8[7].DATAIN
Data_H[8] => R_IN8[8].DATAIN
Data_H[9] => R_IN8[9].DATAIN
Data_H[10] => R_IN8[10].DATAIN
Data_H[11] => R_IN8[11].DATAIN
Data_H[11] => R_IN8[12].DATAIN
Data_H[11] => R_IN8[13].DATAIN
Data_H[11] => R_IN8[14].DATAIN
Data_H[11] => R_IN8[15].DATAIN
Coff[0] <= Coff[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Coff[1] <= Coff[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Coff[2] <= Coff[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Coff[3] <= Coff[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Coff[4] <= Coff[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Coff[5] <= Coff[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Coff[6] <= Coff[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Coff[7] <= Coff[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8
clk => clk.IN12
rst => rst.IN12
butt8_real0[0] => butt8_real0[0].IN1
butt8_real0[1] => butt8_real0[1].IN1
butt8_real0[2] => butt8_real0[2].IN1
butt8_real0[3] => butt8_real0[3].IN1
butt8_real0[4] => butt8_real0[4].IN1
butt8_real0[5] => butt8_real0[5].IN1
butt8_real0[6] => butt8_real0[6].IN1
butt8_real0[7] => butt8_real0[7].IN1
butt8_real0[8] => butt8_real0[8].IN1
butt8_real0[9] => butt8_real0[9].IN1
butt8_real0[10] => butt8_real0[10].IN1
butt8_real0[11] => butt8_real0[11].IN1
butt8_real0[12] => butt8_real0[12].IN1
butt8_real0[13] => butt8_real0[13].IN1
butt8_real0[14] => butt8_real0[14].IN1
butt8_real0[15] => butt8_real0[15].IN1
butt8_imag0[0] => butt8_imag0[0].IN1
butt8_imag0[1] => butt8_imag0[1].IN1
butt8_imag0[2] => butt8_imag0[2].IN1
butt8_imag0[3] => butt8_imag0[3].IN1
butt8_imag0[4] => butt8_imag0[4].IN1
butt8_imag0[5] => butt8_imag0[5].IN1
butt8_imag0[6] => butt8_imag0[6].IN1
butt8_imag0[7] => butt8_imag0[7].IN1
butt8_imag0[8] => butt8_imag0[8].IN1
butt8_imag0[9] => butt8_imag0[9].IN1
butt8_imag0[10] => butt8_imag0[10].IN1
butt8_imag0[11] => butt8_imag0[11].IN1
butt8_imag0[12] => butt8_imag0[12].IN1
butt8_imag0[13] => butt8_imag0[13].IN1
butt8_imag0[14] => butt8_imag0[14].IN1
butt8_imag0[15] => butt8_imag0[15].IN1
butt8_real1[0] => butt8_real1[0].IN1
butt8_real1[1] => butt8_real1[1].IN1
butt8_real1[2] => butt8_real1[2].IN1
butt8_real1[3] => butt8_real1[3].IN1
butt8_real1[4] => butt8_real1[4].IN1
butt8_real1[5] => butt8_real1[5].IN1
butt8_real1[6] => butt8_real1[6].IN1
butt8_real1[7] => butt8_real1[7].IN1
butt8_real1[8] => butt8_real1[8].IN1
butt8_real1[9] => butt8_real1[9].IN1
butt8_real1[10] => butt8_real1[10].IN1
butt8_real1[11] => butt8_real1[11].IN1
butt8_real1[12] => butt8_real1[12].IN1
butt8_real1[13] => butt8_real1[13].IN1
butt8_real1[14] => butt8_real1[14].IN1
butt8_real1[15] => butt8_real1[15].IN1
butt8_imag1[0] => butt8_imag1[0].IN1
butt8_imag1[1] => butt8_imag1[1].IN1
butt8_imag1[2] => butt8_imag1[2].IN1
butt8_imag1[3] => butt8_imag1[3].IN1
butt8_imag1[4] => butt8_imag1[4].IN1
butt8_imag1[5] => butt8_imag1[5].IN1
butt8_imag1[6] => butt8_imag1[6].IN1
butt8_imag1[7] => butt8_imag1[7].IN1
butt8_imag1[8] => butt8_imag1[8].IN1
butt8_imag1[9] => butt8_imag1[9].IN1
butt8_imag1[10] => butt8_imag1[10].IN1
butt8_imag1[11] => butt8_imag1[11].IN1
butt8_imag1[12] => butt8_imag1[12].IN1
butt8_imag1[13] => butt8_imag1[13].IN1
butt8_imag1[14] => butt8_imag1[14].IN1
butt8_imag1[15] => butt8_imag1[15].IN1
butt8_real2[0] => butt8_real2[0].IN1
butt8_real2[1] => butt8_real2[1].IN1
butt8_real2[2] => butt8_real2[2].IN1
butt8_real2[3] => butt8_real2[3].IN1
butt8_real2[4] => butt8_real2[4].IN1
butt8_real2[5] => butt8_real2[5].IN1
butt8_real2[6] => butt8_real2[6].IN1
butt8_real2[7] => butt8_real2[7].IN1
butt8_real2[8] => butt8_real2[8].IN1
butt8_real2[9] => butt8_real2[9].IN1
butt8_real2[10] => butt8_real2[10].IN1
butt8_real2[11] => butt8_real2[11].IN1
butt8_real2[12] => butt8_real2[12].IN1
butt8_real2[13] => butt8_real2[13].IN1
butt8_real2[14] => butt8_real2[14].IN1
butt8_real2[15] => butt8_real2[15].IN1
butt8_imag2[0] => butt8_imag2[0].IN1
butt8_imag2[1] => butt8_imag2[1].IN1
butt8_imag2[2] => butt8_imag2[2].IN1
butt8_imag2[3] => butt8_imag2[3].IN1
butt8_imag2[4] => butt8_imag2[4].IN1
butt8_imag2[5] => butt8_imag2[5].IN1
butt8_imag2[6] => butt8_imag2[6].IN1
butt8_imag2[7] => butt8_imag2[7].IN1
butt8_imag2[8] => butt8_imag2[8].IN1
butt8_imag2[9] => butt8_imag2[9].IN1
butt8_imag2[10] => butt8_imag2[10].IN1
butt8_imag2[11] => butt8_imag2[11].IN1
butt8_imag2[12] => butt8_imag2[12].IN1
butt8_imag2[13] => butt8_imag2[13].IN1
butt8_imag2[14] => butt8_imag2[14].IN1
butt8_imag2[15] => butt8_imag2[15].IN1
butt8_real3[0] => butt8_real3[0].IN1
butt8_real3[1] => butt8_real3[1].IN1
butt8_real3[2] => butt8_real3[2].IN1
butt8_real3[3] => butt8_real3[3].IN1
butt8_real3[4] => butt8_real3[4].IN1
butt8_real3[5] => butt8_real3[5].IN1
butt8_real3[6] => butt8_real3[6].IN1
butt8_real3[7] => butt8_real3[7].IN1
butt8_real3[8] => butt8_real3[8].IN1
butt8_real3[9] => butt8_real3[9].IN1
butt8_real3[10] => butt8_real3[10].IN1
butt8_real3[11] => butt8_real3[11].IN1
butt8_real3[12] => butt8_real3[12].IN1
butt8_real3[13] => butt8_real3[13].IN1
butt8_real3[14] => butt8_real3[14].IN1
butt8_real3[15] => butt8_real3[15].IN1
butt8_imag3[0] => butt8_imag3[0].IN1
butt8_imag3[1] => butt8_imag3[1].IN1
butt8_imag3[2] => butt8_imag3[2].IN1
butt8_imag3[3] => butt8_imag3[3].IN1
butt8_imag3[4] => butt8_imag3[4].IN1
butt8_imag3[5] => butt8_imag3[5].IN1
butt8_imag3[6] => butt8_imag3[6].IN1
butt8_imag3[7] => butt8_imag3[7].IN1
butt8_imag3[8] => butt8_imag3[8].IN1
butt8_imag3[9] => butt8_imag3[9].IN1
butt8_imag3[10] => butt8_imag3[10].IN1
butt8_imag3[11] => butt8_imag3[11].IN1
butt8_imag3[12] => butt8_imag3[12].IN1
butt8_imag3[13] => butt8_imag3[13].IN1
butt8_imag3[14] => butt8_imag3[14].IN1
butt8_imag3[15] => butt8_imag3[15].IN1
butt8_real4[0] => butt8_real4[0].IN1
butt8_real4[1] => butt8_real4[1].IN1
butt8_real4[2] => butt8_real4[2].IN1
butt8_real4[3] => butt8_real4[3].IN1
butt8_real4[4] => butt8_real4[4].IN1
butt8_real4[5] => butt8_real4[5].IN1
butt8_real4[6] => butt8_real4[6].IN1
butt8_real4[7] => butt8_real4[7].IN1
butt8_real4[8] => butt8_real4[8].IN1
butt8_real4[9] => butt8_real4[9].IN1
butt8_real4[10] => butt8_real4[10].IN1
butt8_real4[11] => butt8_real4[11].IN1
butt8_real4[12] => butt8_real4[12].IN1
butt8_real4[13] => butt8_real4[13].IN1
butt8_real4[14] => butt8_real4[14].IN1
butt8_real4[15] => butt8_real4[15].IN1
butt8_imag4[0] => butt8_imag4[0].IN1
butt8_imag4[1] => butt8_imag4[1].IN1
butt8_imag4[2] => butt8_imag4[2].IN1
butt8_imag4[3] => butt8_imag4[3].IN1
butt8_imag4[4] => butt8_imag4[4].IN1
butt8_imag4[5] => butt8_imag4[5].IN1
butt8_imag4[6] => butt8_imag4[6].IN1
butt8_imag4[7] => butt8_imag4[7].IN1
butt8_imag4[8] => butt8_imag4[8].IN1
butt8_imag4[9] => butt8_imag4[9].IN1
butt8_imag4[10] => butt8_imag4[10].IN1
butt8_imag4[11] => butt8_imag4[11].IN1
butt8_imag4[12] => butt8_imag4[12].IN1
butt8_imag4[13] => butt8_imag4[13].IN1
butt8_imag4[14] => butt8_imag4[14].IN1
butt8_imag4[15] => butt8_imag4[15].IN1
butt8_real5[0] => butt8_real5[0].IN1
butt8_real5[1] => butt8_real5[1].IN1
butt8_real5[2] => butt8_real5[2].IN1
butt8_real5[3] => butt8_real5[3].IN1
butt8_real5[4] => butt8_real5[4].IN1
butt8_real5[5] => butt8_real5[5].IN1
butt8_real5[6] => butt8_real5[6].IN1
butt8_real5[7] => butt8_real5[7].IN1
butt8_real5[8] => butt8_real5[8].IN1
butt8_real5[9] => butt8_real5[9].IN1
butt8_real5[10] => butt8_real5[10].IN1
butt8_real5[11] => butt8_real5[11].IN1
butt8_real5[12] => butt8_real5[12].IN1
butt8_real5[13] => butt8_real5[13].IN1
butt8_real5[14] => butt8_real5[14].IN1
butt8_real5[15] => butt8_real5[15].IN1
butt8_imag5[0] => butt8_imag5[0].IN1
butt8_imag5[1] => butt8_imag5[1].IN1
butt8_imag5[2] => butt8_imag5[2].IN1
butt8_imag5[3] => butt8_imag5[3].IN1
butt8_imag5[4] => butt8_imag5[4].IN1
butt8_imag5[5] => butt8_imag5[5].IN1
butt8_imag5[6] => butt8_imag5[6].IN1
butt8_imag5[7] => butt8_imag5[7].IN1
butt8_imag5[8] => butt8_imag5[8].IN1
butt8_imag5[9] => butt8_imag5[9].IN1
butt8_imag5[10] => butt8_imag5[10].IN1
butt8_imag5[11] => butt8_imag5[11].IN1
butt8_imag5[12] => butt8_imag5[12].IN1
butt8_imag5[13] => butt8_imag5[13].IN1
butt8_imag5[14] => butt8_imag5[14].IN1
butt8_imag5[15] => butt8_imag5[15].IN1
butt8_real6[0] => butt8_real6[0].IN1
butt8_real6[1] => butt8_real6[1].IN1
butt8_real6[2] => butt8_real6[2].IN1
butt8_real6[3] => butt8_real6[3].IN1
butt8_real6[4] => butt8_real6[4].IN1
butt8_real6[5] => butt8_real6[5].IN1
butt8_real6[6] => butt8_real6[6].IN1
butt8_real6[7] => butt8_real6[7].IN1
butt8_real6[8] => butt8_real6[8].IN1
butt8_real6[9] => butt8_real6[9].IN1
butt8_real6[10] => butt8_real6[10].IN1
butt8_real6[11] => butt8_real6[11].IN1
butt8_real6[12] => butt8_real6[12].IN1
butt8_real6[13] => butt8_real6[13].IN1
butt8_real6[14] => butt8_real6[14].IN1
butt8_real6[15] => butt8_real6[15].IN1
butt8_imag6[0] => butt8_imag6[0].IN1
butt8_imag6[1] => butt8_imag6[1].IN1
butt8_imag6[2] => butt8_imag6[2].IN1
butt8_imag6[3] => butt8_imag6[3].IN1
butt8_imag6[4] => butt8_imag6[4].IN1
butt8_imag6[5] => butt8_imag6[5].IN1
butt8_imag6[6] => butt8_imag6[6].IN1
butt8_imag6[7] => butt8_imag6[7].IN1
butt8_imag6[8] => butt8_imag6[8].IN1
butt8_imag6[9] => butt8_imag6[9].IN1
butt8_imag6[10] => butt8_imag6[10].IN1
butt8_imag6[11] => butt8_imag6[11].IN1
butt8_imag6[12] => butt8_imag6[12].IN1
butt8_imag6[13] => butt8_imag6[13].IN1
butt8_imag6[14] => butt8_imag6[14].IN1
butt8_imag6[15] => butt8_imag6[15].IN1
butt8_real7[0] => butt8_real7[0].IN1
butt8_real7[1] => butt8_real7[1].IN1
butt8_real7[2] => butt8_real7[2].IN1
butt8_real7[3] => butt8_real7[3].IN1
butt8_real7[4] => butt8_real7[4].IN1
butt8_real7[5] => butt8_real7[5].IN1
butt8_real7[6] => butt8_real7[6].IN1
butt8_real7[7] => butt8_real7[7].IN1
butt8_real7[8] => butt8_real7[8].IN1
butt8_real7[9] => butt8_real7[9].IN1
butt8_real7[10] => butt8_real7[10].IN1
butt8_real7[11] => butt8_real7[11].IN1
butt8_real7[12] => butt8_real7[12].IN1
butt8_real7[13] => butt8_real7[13].IN1
butt8_real7[14] => butt8_real7[14].IN1
butt8_real7[15] => butt8_real7[15].IN1
butt8_imag7[0] => butt8_imag7[0].IN1
butt8_imag7[1] => butt8_imag7[1].IN1
butt8_imag7[2] => butt8_imag7[2].IN1
butt8_imag7[3] => butt8_imag7[3].IN1
butt8_imag7[4] => butt8_imag7[4].IN1
butt8_imag7[5] => butt8_imag7[5].IN1
butt8_imag7[6] => butt8_imag7[6].IN1
butt8_imag7[7] => butt8_imag7[7].IN1
butt8_imag7[8] => butt8_imag7[8].IN1
butt8_imag7[9] => butt8_imag7[9].IN1
butt8_imag7[10] => butt8_imag7[10].IN1
butt8_imag7[11] => butt8_imag7[11].IN1
butt8_imag7[12] => butt8_imag7[12].IN1
butt8_imag7[13] => butt8_imag7[13].IN1
butt8_imag7[14] => butt8_imag7[14].IN1
butt8_imag7[15] => butt8_imag7[15].IN1
y0_real[0] <= butter_2:U2_unit0.y0_real
y0_real[1] <= butter_2:U2_unit0.y0_real
y0_real[2] <= butter_2:U2_unit0.y0_real
y0_real[3] <= butter_2:U2_unit0.y0_real
y0_real[4] <= butter_2:U2_unit0.y0_real
y0_real[5] <= butter_2:U2_unit0.y0_real
y0_real[6] <= butter_2:U2_unit0.y0_real
y0_real[7] <= butter_2:U2_unit0.y0_real
y0_real[8] <= butter_2:U2_unit0.y0_real
y0_real[9] <= butter_2:U2_unit0.y0_real
y0_real[10] <= butter_2:U2_unit0.y0_real
y0_real[11] <= butter_2:U2_unit0.y0_real
y0_real[12] <= butter_2:U2_unit0.y0_real
y0_real[13] <= butter_2:U2_unit0.y0_real
y0_real[14] <= butter_2:U2_unit0.y0_real
y0_real[15] <= butter_2:U2_unit0.y0_real
y0_imag[0] <= butter_2:U2_unit0.y0_imag
y0_imag[1] <= butter_2:U2_unit0.y0_imag
y0_imag[2] <= butter_2:U2_unit0.y0_imag
y0_imag[3] <= butter_2:U2_unit0.y0_imag
y0_imag[4] <= butter_2:U2_unit0.y0_imag
y0_imag[5] <= butter_2:U2_unit0.y0_imag
y0_imag[6] <= butter_2:U2_unit0.y0_imag
y0_imag[7] <= butter_2:U2_unit0.y0_imag
y0_imag[8] <= butter_2:U2_unit0.y0_imag
y0_imag[9] <= butter_2:U2_unit0.y0_imag
y0_imag[10] <= butter_2:U2_unit0.y0_imag
y0_imag[11] <= butter_2:U2_unit0.y0_imag
y0_imag[12] <= butter_2:U2_unit0.y0_imag
y0_imag[13] <= butter_2:U2_unit0.y0_imag
y0_imag[14] <= butter_2:U2_unit0.y0_imag
y0_imag[15] <= butter_2:U2_unit0.y0_imag
y1_real[0] <= butter_2:U2_unit1.y0_real
y1_real[1] <= butter_2:U2_unit1.y0_real
y1_real[2] <= butter_2:U2_unit1.y0_real
y1_real[3] <= butter_2:U2_unit1.y0_real
y1_real[4] <= butter_2:U2_unit1.y0_real
y1_real[5] <= butter_2:U2_unit1.y0_real
y1_real[6] <= butter_2:U2_unit1.y0_real
y1_real[7] <= butter_2:U2_unit1.y0_real
y1_real[8] <= butter_2:U2_unit1.y0_real
y1_real[9] <= butter_2:U2_unit1.y0_real
y1_real[10] <= butter_2:U2_unit1.y0_real
y1_real[11] <= butter_2:U2_unit1.y0_real
y1_real[12] <= butter_2:U2_unit1.y0_real
y1_real[13] <= butter_2:U2_unit1.y0_real
y1_real[14] <= butter_2:U2_unit1.y0_real
y1_real[15] <= butter_2:U2_unit1.y0_real
y1_imag[0] <= butter_2:U2_unit1.y0_imag
y1_imag[1] <= butter_2:U2_unit1.y0_imag
y1_imag[2] <= butter_2:U2_unit1.y0_imag
y1_imag[3] <= butter_2:U2_unit1.y0_imag
y1_imag[4] <= butter_2:U2_unit1.y0_imag
y1_imag[5] <= butter_2:U2_unit1.y0_imag
y1_imag[6] <= butter_2:U2_unit1.y0_imag
y1_imag[7] <= butter_2:U2_unit1.y0_imag
y1_imag[8] <= butter_2:U2_unit1.y0_imag
y1_imag[9] <= butter_2:U2_unit1.y0_imag
y1_imag[10] <= butter_2:U2_unit1.y0_imag
y1_imag[11] <= butter_2:U2_unit1.y0_imag
y1_imag[12] <= butter_2:U2_unit1.y0_imag
y1_imag[13] <= butter_2:U2_unit1.y0_imag
y1_imag[14] <= butter_2:U2_unit1.y0_imag
y1_imag[15] <= butter_2:U2_unit1.y0_imag
y2_real[0] <= butter_2:U2_unit2.y0_real
y2_real[1] <= butter_2:U2_unit2.y0_real
y2_real[2] <= butter_2:U2_unit2.y0_real
y2_real[3] <= butter_2:U2_unit2.y0_real
y2_real[4] <= butter_2:U2_unit2.y0_real
y2_real[5] <= butter_2:U2_unit2.y0_real
y2_real[6] <= butter_2:U2_unit2.y0_real
y2_real[7] <= butter_2:U2_unit2.y0_real
y2_real[8] <= butter_2:U2_unit2.y0_real
y2_real[9] <= butter_2:U2_unit2.y0_real
y2_real[10] <= butter_2:U2_unit2.y0_real
y2_real[11] <= butter_2:U2_unit2.y0_real
y2_real[12] <= butter_2:U2_unit2.y0_real
y2_real[13] <= butter_2:U2_unit2.y0_real
y2_real[14] <= butter_2:U2_unit2.y0_real
y2_real[15] <= butter_2:U2_unit2.y0_real
y2_imag[0] <= butter_2:U2_unit2.y0_imag
y2_imag[1] <= butter_2:U2_unit2.y0_imag
y2_imag[2] <= butter_2:U2_unit2.y0_imag
y2_imag[3] <= butter_2:U2_unit2.y0_imag
y2_imag[4] <= butter_2:U2_unit2.y0_imag
y2_imag[5] <= butter_2:U2_unit2.y0_imag
y2_imag[6] <= butter_2:U2_unit2.y0_imag
y2_imag[7] <= butter_2:U2_unit2.y0_imag
y2_imag[8] <= butter_2:U2_unit2.y0_imag
y2_imag[9] <= butter_2:U2_unit2.y0_imag
y2_imag[10] <= butter_2:U2_unit2.y0_imag
y2_imag[11] <= butter_2:U2_unit2.y0_imag
y2_imag[12] <= butter_2:U2_unit2.y0_imag
y2_imag[13] <= butter_2:U2_unit2.y0_imag
y2_imag[14] <= butter_2:U2_unit2.y0_imag
y2_imag[15] <= butter_2:U2_unit2.y0_imag
y3_real[0] <= butter_2:U2_unit3.y0_real
y3_real[1] <= butter_2:U2_unit3.y0_real
y3_real[2] <= butter_2:U2_unit3.y0_real
y3_real[3] <= butter_2:U2_unit3.y0_real
y3_real[4] <= butter_2:U2_unit3.y0_real
y3_real[5] <= butter_2:U2_unit3.y0_real
y3_real[6] <= butter_2:U2_unit3.y0_real
y3_real[7] <= butter_2:U2_unit3.y0_real
y3_real[8] <= butter_2:U2_unit3.y0_real
y3_real[9] <= butter_2:U2_unit3.y0_real
y3_real[10] <= butter_2:U2_unit3.y0_real
y3_real[11] <= butter_2:U2_unit3.y0_real
y3_real[12] <= butter_2:U2_unit3.y0_real
y3_real[13] <= butter_2:U2_unit3.y0_real
y3_real[14] <= butter_2:U2_unit3.y0_real
y3_real[15] <= butter_2:U2_unit3.y0_real
y3_imag[0] <= butter_2:U2_unit3.y0_imag
y3_imag[1] <= butter_2:U2_unit3.y0_imag
y3_imag[2] <= butter_2:U2_unit3.y0_imag
y3_imag[3] <= butter_2:U2_unit3.y0_imag
y3_imag[4] <= butter_2:U2_unit3.y0_imag
y3_imag[5] <= butter_2:U2_unit3.y0_imag
y3_imag[6] <= butter_2:U2_unit3.y0_imag
y3_imag[7] <= butter_2:U2_unit3.y0_imag
y3_imag[8] <= butter_2:U2_unit3.y0_imag
y3_imag[9] <= butter_2:U2_unit3.y0_imag
y3_imag[10] <= butter_2:U2_unit3.y0_imag
y3_imag[11] <= butter_2:U2_unit3.y0_imag
y3_imag[12] <= butter_2:U2_unit3.y0_imag
y3_imag[13] <= butter_2:U2_unit3.y0_imag
y3_imag[14] <= butter_2:U2_unit3.y0_imag
y3_imag[15] <= butter_2:U2_unit3.y0_imag
y4_real[0] <= butter_2:U2_unit0.y1_real
y4_real[1] <= butter_2:U2_unit0.y1_real
y4_real[2] <= butter_2:U2_unit0.y1_real
y4_real[3] <= butter_2:U2_unit0.y1_real
y4_real[4] <= butter_2:U2_unit0.y1_real
y4_real[5] <= butter_2:U2_unit0.y1_real
y4_real[6] <= butter_2:U2_unit0.y1_real
y4_real[7] <= butter_2:U2_unit0.y1_real
y4_real[8] <= butter_2:U2_unit0.y1_real
y4_real[9] <= butter_2:U2_unit0.y1_real
y4_real[10] <= butter_2:U2_unit0.y1_real
y4_real[11] <= butter_2:U2_unit0.y1_real
y4_real[12] <= butter_2:U2_unit0.y1_real
y4_real[13] <= butter_2:U2_unit0.y1_real
y4_real[14] <= butter_2:U2_unit0.y1_real
y4_real[15] <= butter_2:U2_unit0.y1_real
y4_imag[0] <= butter_2:U2_unit0.y1_imag
y4_imag[1] <= butter_2:U2_unit0.y1_imag
y4_imag[2] <= butter_2:U2_unit0.y1_imag
y4_imag[3] <= butter_2:U2_unit0.y1_imag
y4_imag[4] <= butter_2:U2_unit0.y1_imag
y4_imag[5] <= butter_2:U2_unit0.y1_imag
y4_imag[6] <= butter_2:U2_unit0.y1_imag
y4_imag[7] <= butter_2:U2_unit0.y1_imag
y4_imag[8] <= butter_2:U2_unit0.y1_imag
y4_imag[9] <= butter_2:U2_unit0.y1_imag
y4_imag[10] <= butter_2:U2_unit0.y1_imag
y4_imag[11] <= butter_2:U2_unit0.y1_imag
y4_imag[12] <= butter_2:U2_unit0.y1_imag
y4_imag[13] <= butter_2:U2_unit0.y1_imag
y4_imag[14] <= butter_2:U2_unit0.y1_imag
y4_imag[15] <= butter_2:U2_unit0.y1_imag
y5_real[0] <= butter_2:U2_unit1.y1_real
y5_real[1] <= butter_2:U2_unit1.y1_real
y5_real[2] <= butter_2:U2_unit1.y1_real
y5_real[3] <= butter_2:U2_unit1.y1_real
y5_real[4] <= butter_2:U2_unit1.y1_real
y5_real[5] <= butter_2:U2_unit1.y1_real
y5_real[6] <= butter_2:U2_unit1.y1_real
y5_real[7] <= butter_2:U2_unit1.y1_real
y5_real[8] <= butter_2:U2_unit1.y1_real
y5_real[9] <= butter_2:U2_unit1.y1_real
y5_real[10] <= butter_2:U2_unit1.y1_real
y5_real[11] <= butter_2:U2_unit1.y1_real
y5_real[12] <= butter_2:U2_unit1.y1_real
y5_real[13] <= butter_2:U2_unit1.y1_real
y5_real[14] <= butter_2:U2_unit1.y1_real
y5_real[15] <= butter_2:U2_unit1.y1_real
y5_imag[0] <= butter_2:U2_unit1.y1_imag
y5_imag[1] <= butter_2:U2_unit1.y1_imag
y5_imag[2] <= butter_2:U2_unit1.y1_imag
y5_imag[3] <= butter_2:U2_unit1.y1_imag
y5_imag[4] <= butter_2:U2_unit1.y1_imag
y5_imag[5] <= butter_2:U2_unit1.y1_imag
y5_imag[6] <= butter_2:U2_unit1.y1_imag
y5_imag[7] <= butter_2:U2_unit1.y1_imag
y5_imag[8] <= butter_2:U2_unit1.y1_imag
y5_imag[9] <= butter_2:U2_unit1.y1_imag
y5_imag[10] <= butter_2:U2_unit1.y1_imag
y5_imag[11] <= butter_2:U2_unit1.y1_imag
y5_imag[12] <= butter_2:U2_unit1.y1_imag
y5_imag[13] <= butter_2:U2_unit1.y1_imag
y5_imag[14] <= butter_2:U2_unit1.y1_imag
y5_imag[15] <= butter_2:U2_unit1.y1_imag
y6_real[0] <= butter_2:U2_unit2.y1_real
y6_real[1] <= butter_2:U2_unit2.y1_real
y6_real[2] <= butter_2:U2_unit2.y1_real
y6_real[3] <= butter_2:U2_unit2.y1_real
y6_real[4] <= butter_2:U2_unit2.y1_real
y6_real[5] <= butter_2:U2_unit2.y1_real
y6_real[6] <= butter_2:U2_unit2.y1_real
y6_real[7] <= butter_2:U2_unit2.y1_real
y6_real[8] <= butter_2:U2_unit2.y1_real
y6_real[9] <= butter_2:U2_unit2.y1_real
y6_real[10] <= butter_2:U2_unit2.y1_real
y6_real[11] <= butter_2:U2_unit2.y1_real
y6_real[12] <= butter_2:U2_unit2.y1_real
y6_real[13] <= butter_2:U2_unit2.y1_real
y6_real[14] <= butter_2:U2_unit2.y1_real
y6_real[15] <= butter_2:U2_unit2.y1_real
y6_imag[0] <= butter_2:U2_unit2.y1_imag
y6_imag[1] <= butter_2:U2_unit2.y1_imag
y6_imag[2] <= butter_2:U2_unit2.y1_imag
y6_imag[3] <= butter_2:U2_unit2.y1_imag
y6_imag[4] <= butter_2:U2_unit2.y1_imag
y6_imag[5] <= butter_2:U2_unit2.y1_imag
y6_imag[6] <= butter_2:U2_unit2.y1_imag
y6_imag[7] <= butter_2:U2_unit2.y1_imag
y6_imag[8] <= butter_2:U2_unit2.y1_imag
y6_imag[9] <= butter_2:U2_unit2.y1_imag
y6_imag[10] <= butter_2:U2_unit2.y1_imag
y6_imag[11] <= butter_2:U2_unit2.y1_imag
y6_imag[12] <= butter_2:U2_unit2.y1_imag
y6_imag[13] <= butter_2:U2_unit2.y1_imag
y6_imag[14] <= butter_2:U2_unit2.y1_imag
y6_imag[15] <= butter_2:U2_unit2.y1_imag
y7_real[0] <= butter_2:U2_unit3.y1_real
y7_real[1] <= butter_2:U2_unit3.y1_real
y7_real[2] <= butter_2:U2_unit3.y1_real
y7_real[3] <= butter_2:U2_unit3.y1_real
y7_real[4] <= butter_2:U2_unit3.y1_real
y7_real[5] <= butter_2:U2_unit3.y1_real
y7_real[6] <= butter_2:U2_unit3.y1_real
y7_real[7] <= butter_2:U2_unit3.y1_real
y7_real[8] <= butter_2:U2_unit3.y1_real
y7_real[9] <= butter_2:U2_unit3.y1_real
y7_real[10] <= butter_2:U2_unit3.y1_real
y7_real[11] <= butter_2:U2_unit3.y1_real
y7_real[12] <= butter_2:U2_unit3.y1_real
y7_real[13] <= butter_2:U2_unit3.y1_real
y7_real[14] <= butter_2:U2_unit3.y1_real
y7_real[15] <= butter_2:U2_unit3.y1_real
y7_imag[0] <= butter_2:U2_unit3.y1_imag
y7_imag[1] <= butter_2:U2_unit3.y1_imag
y7_imag[2] <= butter_2:U2_unit3.y1_imag
y7_imag[3] <= butter_2:U2_unit3.y1_imag
y7_imag[4] <= butter_2:U2_unit3.y1_imag
y7_imag[5] <= butter_2:U2_unit3.y1_imag
y7_imag[6] <= butter_2:U2_unit3.y1_imag
y7_imag[7] <= butter_2:U2_unit3.y1_imag
y7_imag[8] <= butter_2:U2_unit3.y1_imag
y7_imag[9] <= butter_2:U2_unit3.y1_imag
y7_imag[10] <= butter_2:U2_unit3.y1_imag
y7_imag[11] <= butter_2:U2_unit3.y1_imag
y7_imag[12] <= butter_2:U2_unit3.y1_imag
y7_imag[13] <= butter_2:U2_unit3.y1_imag
y7_imag[14] <= butter_2:U2_unit3.y1_imag
y7_imag[15] <= butter_2:U2_unit3.y1_imag


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0
clk => clk.IN4
rst => result_imag1_next[0].ACLR
rst => result_imag1_next[1].ACLR
rst => result_imag1_next[2].ACLR
rst => result_imag1_next[3].ACLR
rst => result_imag1_next[4].ACLR
rst => result_imag1_next[5].ACLR
rst => result_imag1_next[6].ACLR
rst => result_imag1_next[7].ACLR
rst => result_imag1_next[8].ACLR
rst => result_imag1_next[9].ACLR
rst => result_imag1_next[10].ACLR
rst => result_imag1_next[11].ACLR
rst => result_imag1_next[12].ACLR
rst => result_imag1_next[13].ACLR
rst => result_imag1_next[14].ACLR
rst => result_imag1_next[15].ACLR
rst => result_imag1_next[16].ACLR
rst => result_imag1_next[17].ACLR
rst => result_imag1_next[18].ACLR
rst => result_imag1_next[19].ACLR
rst => result_imag1_next[20].ACLR
rst => result_imag1_next[21].ACLR
rst => result_imag1_next[22].ACLR
rst => result_imag1_next[23].ACLR
rst => result_imag1_next[24].ACLR
rst => result_imag1_next[25].ACLR
rst => result_imag1_next[26].ACLR
rst => result_imag1_next[27].ACLR
rst => result_imag1_next[28].ACLR
rst => result_imag1_next[29].ACLR
rst => result_imag1_next[30].ACLR
rst => result_imag1_next[31].ACLR
rst => result_real1_next[0].ACLR
rst => result_real1_next[1].ACLR
rst => result_real1_next[2].ACLR
rst => result_real1_next[3].ACLR
rst => result_real1_next[4].ACLR
rst => result_real1_next[5].ACLR
rst => result_real1_next[6].ACLR
rst => result_real1_next[7].ACLR
rst => result_real1_next[8].ACLR
rst => result_real1_next[9].ACLR
rst => result_real1_next[10].ACLR
rst => result_real1_next[11].ACLR
rst => result_real1_next[12].ACLR
rst => result_real1_next[13].ACLR
rst => result_real1_next[14].ACLR
rst => result_real1_next[15].ACLR
rst => result_real1_next[16].ACLR
rst => result_real1_next[17].ACLR
rst => result_real1_next[18].ACLR
rst => result_real1_next[19].ACLR
rst => result_real1_next[20].ACLR
rst => result_real1_next[21].ACLR
rst => result_real1_next[22].ACLR
rst => result_real1_next[23].ACLR
rst => result_real1_next[24].ACLR
rst => result_real1_next[25].ACLR
rst => result_real1_next[26].ACLR
rst => result_real1_next[27].ACLR
rst => result_real1_next[28].ACLR
rst => result_real1_next[29].ACLR
rst => result_real1_next[30].ACLR
rst => result_real1_next[31].ACLR
rst => result_imag0_next[0].ACLR
rst => result_imag0_next[1].ACLR
rst => result_imag0_next[2].ACLR
rst => result_imag0_next[3].ACLR
rst => result_imag0_next[4].ACLR
rst => result_imag0_next[5].ACLR
rst => result_imag0_next[6].ACLR
rst => result_imag0_next[7].ACLR
rst => result_imag0_next[8].ACLR
rst => result_imag0_next[9].ACLR
rst => result_imag0_next[10].ACLR
rst => result_imag0_next[11].ACLR
rst => result_imag0_next[12].ACLR
rst => result_imag0_next[13].ACLR
rst => result_imag0_next[14].ACLR
rst => result_imag0_next[15].ACLR
rst => result_imag0_next[16].ACLR
rst => result_imag0_next[17].ACLR
rst => result_imag0_next[18].ACLR
rst => result_imag0_next[19].ACLR
rst => result_imag0_next[20].ACLR
rst => result_imag0_next[21].ACLR
rst => result_imag0_next[22].ACLR
rst => result_imag0_next[23].ACLR
rst => result_imag0_next[24].ACLR
rst => result_imag0_next[25].ACLR
rst => result_imag0_next[26].ACLR
rst => result_imag0_next[27].ACLR
rst => result_imag0_next[28].ACLR
rst => result_imag0_next[29].ACLR
rst => result_imag0_next[30].ACLR
rst => result_imag0_next[31].ACLR
rst => result_real0_next[0].ACLR
rst => result_real0_next[1].ACLR
rst => result_real0_next[2].ACLR
rst => result_real0_next[3].ACLR
rst => result_real0_next[4].ACLR
rst => result_real0_next[5].ACLR
rst => result_real0_next[6].ACLR
rst => result_real0_next[7].ACLR
rst => result_real0_next[8].ACLR
rst => result_real0_next[9].ACLR
rst => result_real0_next[10].ACLR
rst => result_real0_next[11].ACLR
rst => result_real0_next[12].ACLR
rst => result_real0_next[13].ACLR
rst => result_real0_next[14].ACLR
rst => result_real0_next[15].ACLR
rst => result_real0_next[16].ACLR
rst => result_real0_next[17].ACLR
rst => result_real0_next[18].ACLR
rst => result_real0_next[19].ACLR
rst => result_real0_next[20].ACLR
rst => result_real0_next[21].ACLR
rst => result_real0_next[22].ACLR
rst => result_real0_next[23].ACLR
rst => result_real0_next[24].ACLR
rst => result_real0_next[25].ACLR
rst => result_real0_next[26].ACLR
rst => result_real0_next[27].ACLR
rst => result_real0_next[28].ACLR
rst => result_real0_next[29].ACLR
rst => result_real0_next[30].ACLR
rst => result_real0_next[31].ACLR
rst => adder_imag1_next[0].ACLR
rst => adder_imag1_next[1].ACLR
rst => adder_imag1_next[2].ACLR
rst => adder_imag1_next[3].ACLR
rst => adder_imag1_next[4].ACLR
rst => adder_imag1_next[5].ACLR
rst => adder_imag1_next[6].ACLR
rst => adder_imag1_next[7].ACLR
rst => adder_imag1_next[8].ACLR
rst => adder_imag1_next[9].ACLR
rst => adder_imag1_next[10].ACLR
rst => adder_imag1_next[11].ACLR
rst => adder_imag1_next[12].ACLR
rst => adder_imag1_next[13].ACLR
rst => adder_imag1_next[14].ACLR
rst => adder_imag1_next[15].ACLR
rst => adder_imag1_next[16].ACLR
rst => adder_imag1_next[17].ACLR
rst => adder_imag1_next[18].ACLR
rst => adder_imag1_next[19].ACLR
rst => adder_imag1_next[20].ACLR
rst => adder_imag1_next[21].ACLR
rst => adder_imag1_next[22].ACLR
rst => adder_imag1_next[23].ACLR
rst => adder_imag1_next[24].ACLR
rst => adder_imag1_next[25].ACLR
rst => adder_imag1_next[26].ACLR
rst => adder_imag1_next[27].ACLR
rst => adder_imag1_next[28].ACLR
rst => adder_imag1_next[29].ACLR
rst => adder_imag1_next[30].ACLR
rst => adder_imag1_next[31].ACLR
rst => adder_real1_next[0].ACLR
rst => adder_real1_next[1].ACLR
rst => adder_real1_next[2].ACLR
rst => adder_real1_next[3].ACLR
rst => adder_real1_next[4].ACLR
rst => adder_real1_next[5].ACLR
rst => adder_real1_next[6].ACLR
rst => adder_real1_next[7].ACLR
rst => adder_real1_next[8].ACLR
rst => adder_real1_next[9].ACLR
rst => adder_real1_next[10].ACLR
rst => adder_real1_next[11].ACLR
rst => adder_real1_next[12].ACLR
rst => adder_real1_next[13].ACLR
rst => adder_real1_next[14].ACLR
rst => adder_real1_next[15].ACLR
rst => adder_real1_next[16].ACLR
rst => adder_real1_next[17].ACLR
rst => adder_real1_next[18].ACLR
rst => adder_real1_next[19].ACLR
rst => adder_real1_next[20].ACLR
rst => adder_real1_next[21].ACLR
rst => adder_real1_next[22].ACLR
rst => adder_real1_next[23].ACLR
rst => adder_real1_next[24].ACLR
rst => adder_real1_next[25].ACLR
rst => adder_real1_next[26].ACLR
rst => adder_real1_next[27].ACLR
rst => adder_real1_next[28].ACLR
rst => adder_real1_next[29].ACLR
rst => adder_real1_next[30].ACLR
rst => adder_real1_next[31].ACLR
rst => adder_imag0_next[0][0].ACLR
rst => adder_imag0_next[0][1].ACLR
rst => adder_imag0_next[0][2].ACLR
rst => adder_imag0_next[0][3].ACLR
rst => adder_imag0_next[0][4].ACLR
rst => adder_imag0_next[0][5].ACLR
rst => adder_imag0_next[0][6].ACLR
rst => adder_imag0_next[0][7].ACLR
rst => adder_imag0_next[0][8].ACLR
rst => adder_imag0_next[0][9].ACLR
rst => adder_imag0_next[0][10].ACLR
rst => adder_imag0_next[0][11].ACLR
rst => adder_imag0_next[0][12].ACLR
rst => adder_imag0_next[0][13].ACLR
rst => adder_imag0_next[0][14].ACLR
rst => adder_imag0_next[0][15].ACLR
rst => adder_imag0_next[0][16].ACLR
rst => adder_imag0_next[0][17].ACLR
rst => adder_imag0_next[0][18].ACLR
rst => adder_imag0_next[0][19].ACLR
rst => adder_imag0_next[0][20].ACLR
rst => adder_imag0_next[0][21].ACLR
rst => adder_imag0_next[0][22].ACLR
rst => adder_imag0_next[0][23].ACLR
rst => adder_imag0_next[0][24].ACLR
rst => adder_imag0_next[0][25].ACLR
rst => adder_imag0_next[0][26].ACLR
rst => adder_imag0_next[0][27].ACLR
rst => adder_imag0_next[0][28].ACLR
rst => adder_imag0_next[0][29].ACLR
rst => adder_imag0_next[0][30].ACLR
rst => adder_imag0_next[0][31].ACLR
rst => adder_imag0_next[1][0].ACLR
rst => adder_imag0_next[1][1].ACLR
rst => adder_imag0_next[1][2].ACLR
rst => adder_imag0_next[1][3].ACLR
rst => adder_imag0_next[1][4].ACLR
rst => adder_imag0_next[1][5].ACLR
rst => adder_imag0_next[1][6].ACLR
rst => adder_imag0_next[1][7].ACLR
rst => adder_imag0_next[1][8].ACLR
rst => adder_imag0_next[1][9].ACLR
rst => adder_imag0_next[1][10].ACLR
rst => adder_imag0_next[1][11].ACLR
rst => adder_imag0_next[1][12].ACLR
rst => adder_imag0_next[1][13].ACLR
rst => adder_imag0_next[1][14].ACLR
rst => adder_imag0_next[1][15].ACLR
rst => adder_imag0_next[1][16].ACLR
rst => adder_imag0_next[1][17].ACLR
rst => adder_imag0_next[1][18].ACLR
rst => adder_imag0_next[1][19].ACLR
rst => adder_imag0_next[1][20].ACLR
rst => adder_imag0_next[1][21].ACLR
rst => adder_imag0_next[1][22].ACLR
rst => adder_imag0_next[1][23].ACLR
rst => adder_imag0_next[1][24].ACLR
rst => adder_imag0_next[1][25].ACLR
rst => adder_imag0_next[1][26].ACLR
rst => adder_imag0_next[1][27].ACLR
rst => adder_imag0_next[1][28].ACLR
rst => adder_imag0_next[1][29].ACLR
rst => adder_imag0_next[1][30].ACLR
rst => adder_imag0_next[1][31].ACLR
rst => adder_imag0_next[2][0].ACLR
rst => adder_imag0_next[2][1].ACLR
rst => adder_imag0_next[2][2].ACLR
rst => adder_imag0_next[2][3].ACLR
rst => adder_imag0_next[2][4].ACLR
rst => adder_imag0_next[2][5].ACLR
rst => adder_imag0_next[2][6].ACLR
rst => adder_imag0_next[2][7].ACLR
rst => adder_imag0_next[2][8].ACLR
rst => adder_imag0_next[2][9].ACLR
rst => adder_imag0_next[2][10].ACLR
rst => adder_imag0_next[2][11].ACLR
rst => adder_imag0_next[2][12].ACLR
rst => adder_imag0_next[2][13].ACLR
rst => adder_imag0_next[2][14].ACLR
rst => adder_imag0_next[2][15].ACLR
rst => adder_imag0_next[2][16].ACLR
rst => adder_imag0_next[2][17].ACLR
rst => adder_imag0_next[2][18].ACLR
rst => adder_imag0_next[2][19].ACLR
rst => adder_imag0_next[2][20].ACLR
rst => adder_imag0_next[2][21].ACLR
rst => adder_imag0_next[2][22].ACLR
rst => adder_imag0_next[2][23].ACLR
rst => adder_imag0_next[2][24].ACLR
rst => adder_imag0_next[2][25].ACLR
rst => adder_imag0_next[2][26].ACLR
rst => adder_imag0_next[2][27].ACLR
rst => adder_imag0_next[2][28].ACLR
rst => adder_imag0_next[2][29].ACLR
rst => adder_imag0_next[2][30].ACLR
rst => adder_imag0_next[2][31].ACLR
rst => adder_real0_next[0][0].ACLR
rst => adder_real0_next[0][1].ACLR
rst => adder_real0_next[0][2].ACLR
rst => adder_real0_next[0][3].ACLR
rst => adder_real0_next[0][4].ACLR
rst => adder_real0_next[0][5].ACLR
rst => adder_real0_next[0][6].ACLR
rst => adder_real0_next[0][7].ACLR
rst => adder_real0_next[0][8].ACLR
rst => adder_real0_next[0][9].ACLR
rst => adder_real0_next[0][10].ACLR
rst => adder_real0_next[0][11].ACLR
rst => adder_real0_next[0][12].ACLR
rst => adder_real0_next[0][13].ACLR
rst => adder_real0_next[0][14].ACLR
rst => adder_real0_next[0][15].ACLR
rst => adder_real0_next[0][16].ACLR
rst => adder_real0_next[0][17].ACLR
rst => adder_real0_next[0][18].ACLR
rst => adder_real0_next[0][19].ACLR
rst => adder_real0_next[0][20].ACLR
rst => adder_real0_next[0][21].ACLR
rst => adder_real0_next[0][22].ACLR
rst => adder_real0_next[0][23].ACLR
rst => adder_real0_next[0][24].ACLR
rst => adder_real0_next[0][25].ACLR
rst => adder_real0_next[0][26].ACLR
rst => adder_real0_next[0][27].ACLR
rst => adder_real0_next[0][28].ACLR
rst => adder_real0_next[0][29].ACLR
rst => adder_real0_next[0][30].ACLR
rst => adder_real0_next[0][31].ACLR
rst => adder_real0_next[1][0].ACLR
rst => adder_real0_next[1][1].ACLR
rst => adder_real0_next[1][2].ACLR
rst => adder_real0_next[1][3].ACLR
rst => adder_real0_next[1][4].ACLR
rst => adder_real0_next[1][5].ACLR
rst => adder_real0_next[1][6].ACLR
rst => adder_real0_next[1][7].ACLR
rst => adder_real0_next[1][8].ACLR
rst => adder_real0_next[1][9].ACLR
rst => adder_real0_next[1][10].ACLR
rst => adder_real0_next[1][11].ACLR
rst => adder_real0_next[1][12].ACLR
rst => adder_real0_next[1][13].ACLR
rst => adder_real0_next[1][14].ACLR
rst => adder_real0_next[1][15].ACLR
rst => adder_real0_next[1][16].ACLR
rst => adder_real0_next[1][17].ACLR
rst => adder_real0_next[1][18].ACLR
rst => adder_real0_next[1][19].ACLR
rst => adder_real0_next[1][20].ACLR
rst => adder_real0_next[1][21].ACLR
rst => adder_real0_next[1][22].ACLR
rst => adder_real0_next[1][23].ACLR
rst => adder_real0_next[1][24].ACLR
rst => adder_real0_next[1][25].ACLR
rst => adder_real0_next[1][26].ACLR
rst => adder_real0_next[1][27].ACLR
rst => adder_real0_next[1][28].ACLR
rst => adder_real0_next[1][29].ACLR
rst => adder_real0_next[1][30].ACLR
rst => adder_real0_next[1][31].ACLR
rst => adder_real0_next[2][0].ACLR
rst => adder_real0_next[2][1].ACLR
rst => adder_real0_next[2][2].ACLR
rst => adder_real0_next[2][3].ACLR
rst => adder_real0_next[2][4].ACLR
rst => adder_real0_next[2][5].ACLR
rst => adder_real0_next[2][6].ACLR
rst => adder_real0_next[2][7].ACLR
rst => adder_real0_next[2][8].ACLR
rst => adder_real0_next[2][9].ACLR
rst => adder_real0_next[2][10].ACLR
rst => adder_real0_next[2][11].ACLR
rst => adder_real0_next[2][12].ACLR
rst => adder_real0_next[2][13].ACLR
rst => adder_real0_next[2][14].ACLR
rst => adder_real0_next[2][15].ACLR
rst => adder_real0_next[2][16].ACLR
rst => adder_real0_next[2][17].ACLR
rst => adder_real0_next[2][18].ACLR
rst => adder_real0_next[2][19].ACLR
rst => adder_real0_next[2][20].ACLR
rst => adder_real0_next[2][21].ACLR
rst => adder_real0_next[2][22].ACLR
rst => adder_real0_next[2][23].ACLR
rst => adder_real0_next[2][24].ACLR
rst => adder_real0_next[2][25].ACLR
rst => adder_real0_next[2][26].ACLR
rst => adder_real0_next[2][27].ACLR
rst => adder_real0_next[2][28].ACLR
rst => adder_real0_next[2][29].ACLR
rst => adder_real0_next[2][30].ACLR
rst => adder_real0_next[2][31].ACLR
rst => y1_result_imag_next[0].ACLR
rst => y1_result_imag_next[1].ACLR
rst => y1_result_imag_next[2].ACLR
rst => y1_result_imag_next[3].ACLR
rst => y1_result_imag_next[4].ACLR
rst => y1_result_imag_next[5].ACLR
rst => y1_result_imag_next[6].ACLR
rst => y1_result_imag_next[7].ACLR
rst => y1_result_imag_next[8].ACLR
rst => y1_result_imag_next[9].ACLR
rst => y1_result_imag_next[10].ACLR
rst => y1_result_imag_next[11].ACLR
rst => y1_result_imag_next[12].ACLR
rst => y1_result_imag_next[13].ACLR
rst => y1_result_imag_next[14].ACLR
rst => y1_result_imag_next[31].ACLR
rst => y1_result_real_next[0].ACLR
rst => y1_result_real_next[1].ACLR
rst => y1_result_real_next[2].ACLR
rst => y1_result_real_next[3].ACLR
rst => y1_result_real_next[4].ACLR
rst => y1_result_real_next[5].ACLR
rst => y1_result_real_next[6].ACLR
rst => y1_result_real_next[7].ACLR
rst => y1_result_real_next[8].ACLR
rst => y1_result_real_next[9].ACLR
rst => y1_result_real_next[10].ACLR
rst => y1_result_real_next[11].ACLR
rst => y1_result_real_next[12].ACLR
rst => y1_result_real_next[13].ACLR
rst => y1_result_real_next[14].ACLR
rst => y1_result_real_next[31].ACLR
rst => y0_result_imag_next[0].ACLR
rst => y0_result_imag_next[1].ACLR
rst => y0_result_imag_next[2].ACLR
rst => y0_result_imag_next[3].ACLR
rst => y0_result_imag_next[4].ACLR
rst => y0_result_imag_next[5].ACLR
rst => y0_result_imag_next[6].ACLR
rst => y0_result_imag_next[7].ACLR
rst => y0_result_imag_next[8].ACLR
rst => y0_result_imag_next[9].ACLR
rst => y0_result_imag_next[10].ACLR
rst => y0_result_imag_next[11].ACLR
rst => y0_result_imag_next[12].ACLR
rst => y0_result_imag_next[13].ACLR
rst => y0_result_imag_next[14].ACLR
rst => y0_result_imag_next[31].ACLR
rst => y0_result_real_next[0].ACLR
rst => y0_result_real_next[1].ACLR
rst => y0_result_real_next[2].ACLR
rst => y0_result_real_next[3].ACLR
rst => y0_result_real_next[4].ACLR
rst => y0_result_real_next[5].ACLR
rst => y0_result_real_next[6].ACLR
rst => y0_result_real_next[7].ACLR
rst => y0_result_real_next[8].ACLR
rst => y0_result_real_next[9].ACLR
rst => y0_result_real_next[10].ACLR
rst => y0_result_real_next[11].ACLR
rst => y0_result_real_next[12].ACLR
rst => y0_result_real_next[13].ACLR
rst => y0_result_real_next[14].ACLR
rst => y0_result_real_next[31].ACLR
rst => output1_imag_next[0].ACLR
rst => output1_imag_next[1].ACLR
rst => output1_imag_next[2].ACLR
rst => output1_imag_next[3].ACLR
rst => output1_imag_next[4].ACLR
rst => output1_imag_next[5].ACLR
rst => output1_imag_next[6].ACLR
rst => output1_imag_next[7].ACLR
rst => output1_imag_next[8].ACLR
rst => output1_imag_next[9].ACLR
rst => output1_imag_next[10].ACLR
rst => output1_imag_next[11].ACLR
rst => output1_imag_next[12].ACLR
rst => output1_imag_next[13].ACLR
rst => output1_imag_next[14].ACLR
rst => output1_imag_next[15].ACLR
rst => output1_real_next[0].ACLR
rst => output1_real_next[1].ACLR
rst => output1_real_next[2].ACLR
rst => output1_real_next[3].ACLR
rst => output1_real_next[4].ACLR
rst => output1_real_next[5].ACLR
rst => output1_real_next[6].ACLR
rst => output1_real_next[7].ACLR
rst => output1_real_next[8].ACLR
rst => output1_real_next[9].ACLR
rst => output1_real_next[10].ACLR
rst => output1_real_next[11].ACLR
rst => output1_real_next[12].ACLR
rst => output1_real_next[13].ACLR
rst => output1_real_next[14].ACLR
rst => output1_real_next[15].ACLR
rst => output0_imag_next[0].ACLR
rst => output0_imag_next[1].ACLR
rst => output0_imag_next[2].ACLR
rst => output0_imag_next[3].ACLR
rst => output0_imag_next[4].ACLR
rst => output0_imag_next[5].ACLR
rst => output0_imag_next[6].ACLR
rst => output0_imag_next[7].ACLR
rst => output0_imag_next[8].ACLR
rst => output0_imag_next[9].ACLR
rst => output0_imag_next[10].ACLR
rst => output0_imag_next[11].ACLR
rst => output0_imag_next[12].ACLR
rst => output0_imag_next[13].ACLR
rst => output0_imag_next[14].ACLR
rst => output0_imag_next[15].ACLR
rst => output0_real_next[0].ACLR
rst => output0_real_next[1].ACLR
rst => output0_real_next[2].ACLR
rst => output0_real_next[3].ACLR
rst => output0_real_next[4].ACLR
rst => output0_real_next[5].ACLR
rst => output0_real_next[6].ACLR
rst => output0_real_next[7].ACLR
rst => output0_real_next[8].ACLR
rst => output0_real_next[9].ACLR
rst => output0_real_next[10].ACLR
rst => output0_real_next[11].ACLR
rst => output0_real_next[12].ACLR
rst => output0_real_next[13].ACLR
rst => output0_real_next[14].ACLR
rst => output0_real_next[15].ACLR
butt2_real0[0] => adder_real0_next[0][0].DATAIN
butt2_real0[1] => adder_real0_next[0][1].DATAIN
butt2_real0[2] => adder_real0_next[0][2].DATAIN
butt2_real0[3] => adder_real0_next[0][3].DATAIN
butt2_real0[4] => adder_real0_next[0][4].DATAIN
butt2_real0[5] => adder_real0_next[0][5].DATAIN
butt2_real0[6] => adder_real0_next[0][6].DATAIN
butt2_real0[7] => adder_real0_next[0][7].DATAIN
butt2_real0[8] => adder_real0_next[0][8].DATAIN
butt2_real0[9] => adder_real0_next[0][9].DATAIN
butt2_real0[10] => adder_real0_next[0][10].DATAIN
butt2_real0[11] => adder_real0_next[0][11].DATAIN
butt2_real0[11] => adder_real0_next[0][31].DATAIN
butt2_real0[11] => adder_real0_next[0][30].DATAIN
butt2_real0[11] => adder_real0_next[0][29].DATAIN
butt2_real0[11] => adder_real0_next[0][28].DATAIN
butt2_real0[11] => adder_real0_next[0][27].DATAIN
butt2_real0[11] => adder_real0_next[0][26].DATAIN
butt2_real0[11] => adder_real0_next[0][25].DATAIN
butt2_real0[11] => adder_real0_next[0][24].DATAIN
butt2_real0[11] => adder_real0_next[0][23].DATAIN
butt2_real0[11] => adder_real0_next[0][22].DATAIN
butt2_real0[11] => adder_real0_next[0][21].DATAIN
butt2_real0[11] => adder_real0_next[0][20].DATAIN
butt2_real0[11] => adder_real0_next[0][19].DATAIN
butt2_real0[11] => adder_real0_next[0][18].DATAIN
butt2_real0[11] => adder_real0_next[0][17].DATAIN
butt2_real0[11] => adder_real0_next[0][16].DATAIN
butt2_real0[12] => adder_real0_next[0][12].DATAIN
butt2_real0[13] => adder_real0_next[0][13].DATAIN
butt2_real0[14] => adder_real0_next[0][14].DATAIN
butt2_real0[15] => adder_real0_next[0][15].DATAIN
butt2_imag0[0] => adder_imag0_next[0][0].DATAIN
butt2_imag0[1] => adder_imag0_next[0][1].DATAIN
butt2_imag0[2] => adder_imag0_next[0][2].DATAIN
butt2_imag0[3] => adder_imag0_next[0][3].DATAIN
butt2_imag0[4] => adder_imag0_next[0][4].DATAIN
butt2_imag0[5] => adder_imag0_next[0][5].DATAIN
butt2_imag0[6] => adder_imag0_next[0][6].DATAIN
butt2_imag0[7] => adder_imag0_next[0][7].DATAIN
butt2_imag0[8] => adder_imag0_next[0][8].DATAIN
butt2_imag0[9] => adder_imag0_next[0][9].DATAIN
butt2_imag0[10] => adder_imag0_next[0][10].DATAIN
butt2_imag0[11] => adder_imag0_next[0][11].DATAIN
butt2_imag0[11] => adder_imag0_next[0][31].DATAIN
butt2_imag0[11] => adder_imag0_next[0][30].DATAIN
butt2_imag0[11] => adder_imag0_next[0][29].DATAIN
butt2_imag0[11] => adder_imag0_next[0][28].DATAIN
butt2_imag0[11] => adder_imag0_next[0][27].DATAIN
butt2_imag0[11] => adder_imag0_next[0][26].DATAIN
butt2_imag0[11] => adder_imag0_next[0][25].DATAIN
butt2_imag0[11] => adder_imag0_next[0][24].DATAIN
butt2_imag0[11] => adder_imag0_next[0][23].DATAIN
butt2_imag0[11] => adder_imag0_next[0][22].DATAIN
butt2_imag0[11] => adder_imag0_next[0][21].DATAIN
butt2_imag0[11] => adder_imag0_next[0][20].DATAIN
butt2_imag0[11] => adder_imag0_next[0][19].DATAIN
butt2_imag0[11] => adder_imag0_next[0][18].DATAIN
butt2_imag0[11] => adder_imag0_next[0][17].DATAIN
butt2_imag0[11] => adder_imag0_next[0][16].DATAIN
butt2_imag0[12] => adder_imag0_next[0][12].DATAIN
butt2_imag0[13] => adder_imag0_next[0][13].DATAIN
butt2_imag0[14] => adder_imag0_next[0][14].DATAIN
butt2_imag0[15] => adder_imag0_next[0][15].DATAIN
butt2_real1[0] => butt2_real1[0].IN2
butt2_real1[1] => butt2_real1[1].IN2
butt2_real1[2] => butt2_real1[2].IN2
butt2_real1[3] => butt2_real1[3].IN2
butt2_real1[4] => butt2_real1[4].IN2
butt2_real1[5] => butt2_real1[5].IN2
butt2_real1[6] => butt2_real1[6].IN2
butt2_real1[7] => butt2_real1[7].IN2
butt2_real1[8] => butt2_real1[8].IN2
butt2_real1[9] => butt2_real1[9].IN2
butt2_real1[10] => butt2_real1[10].IN2
butt2_real1[11] => butt2_real1[11].IN2
butt2_real1[12] => butt2_real1[12].IN2
butt2_real1[13] => butt2_real1[13].IN2
butt2_real1[14] => butt2_real1[14].IN2
butt2_real1[15] => butt2_real1[15].IN2
butt2_imag1[0] => butt2_imag1[0].IN2
butt2_imag1[1] => butt2_imag1[1].IN2
butt2_imag1[2] => butt2_imag1[2].IN2
butt2_imag1[3] => butt2_imag1[3].IN2
butt2_imag1[4] => butt2_imag1[4].IN2
butt2_imag1[5] => butt2_imag1[5].IN2
butt2_imag1[6] => butt2_imag1[6].IN2
butt2_imag1[7] => butt2_imag1[7].IN2
butt2_imag1[8] => butt2_imag1[8].IN2
butt2_imag1[9] => butt2_imag1[9].IN2
butt2_imag1[10] => butt2_imag1[10].IN2
butt2_imag1[11] => butt2_imag1[11].IN2
butt2_imag1[12] => butt2_imag1[12].IN2
butt2_imag1[13] => butt2_imag1[13].IN2
butt2_imag1[14] => butt2_imag1[14].IN2
butt2_imag1[15] => butt2_imag1[15].IN2
factor_real[0] => factor_real[0].IN2
factor_real[1] => factor_real[1].IN2
factor_real[2] => factor_real[2].IN2
factor_real[3] => factor_real[3].IN2
factor_real[4] => factor_real[4].IN2
factor_real[5] => factor_real[5].IN2
factor_real[6] => factor_real[6].IN2
factor_real[7] => factor_real[7].IN2
factor_real[8] => factor_real[8].IN2
factor_real[9] => factor_real[9].IN2
factor_real[10] => factor_real[10].IN2
factor_real[11] => factor_real[11].IN2
factor_real[12] => factor_real[12].IN2
factor_real[13] => factor_real[13].IN2
factor_real[14] => factor_real[14].IN2
factor_real[15] => factor_real[15].IN2
factor_imag[0] => factor_imag[0].IN2
factor_imag[1] => factor_imag[1].IN2
factor_imag[2] => factor_imag[2].IN2
factor_imag[3] => factor_imag[3].IN2
factor_imag[4] => factor_imag[4].IN2
factor_imag[5] => factor_imag[5].IN2
factor_imag[6] => factor_imag[6].IN2
factor_imag[7] => factor_imag[7].IN2
factor_imag[8] => factor_imag[8].IN2
factor_imag[9] => factor_imag[9].IN2
factor_imag[10] => factor_imag[10].IN2
factor_imag[11] => factor_imag[11].IN2
factor_imag[12] => factor_imag[12].IN2
factor_imag[13] => factor_imag[13].IN2
factor_imag[14] => factor_imag[14].IN2
factor_imag[15] => factor_imag[15].IN2
y0_real[0] <= y0_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[1] <= y0_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[2] <= y0_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[3] <= y0_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[4] <= y0_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[5] <= y0_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[6] <= y0_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[7] <= y0_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[8] <= y0_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[9] <= y0_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[10] <= y0_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[11] <= y0_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[12] <= y0_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[13] <= y0_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[14] <= y0_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[15] <= y0_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[0] <= y0_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[1] <= y0_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[2] <= y0_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[3] <= y0_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[4] <= y0_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[5] <= y0_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[6] <= y0_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[7] <= y0_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[8] <= y0_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[9] <= y0_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[10] <= y0_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[11] <= y0_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[12] <= y0_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[13] <= y0_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[14] <= y0_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[15] <= y0_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[0] <= y1_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[1] <= y1_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[2] <= y1_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[3] <= y1_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[4] <= y1_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[5] <= y1_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[6] <= y1_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[7] <= y1_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[8] <= y1_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[9] <= y1_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[10] <= y1_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[11] <= y1_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[12] <= y1_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[13] <= y1_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[14] <= y1_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[15] <= y1_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[0] <= y1_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[1] <= y1_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[2] <= y1_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[3] <= y1_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[4] <= y1_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[5] <= y1_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[6] <= y1_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[7] <= y1_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[8] <= y1_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[9] <= y1_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[10] <= y1_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[11] <= y1_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[12] <= y1_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[13] <= y1_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[14] <= y1_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[15] <= y1_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_real0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_real1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_imag0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_imag1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit0|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1
clk => clk.IN4
rst => result_imag1_next[0].ACLR
rst => result_imag1_next[1].ACLR
rst => result_imag1_next[2].ACLR
rst => result_imag1_next[3].ACLR
rst => result_imag1_next[4].ACLR
rst => result_imag1_next[5].ACLR
rst => result_imag1_next[6].ACLR
rst => result_imag1_next[7].ACLR
rst => result_imag1_next[8].ACLR
rst => result_imag1_next[9].ACLR
rst => result_imag1_next[10].ACLR
rst => result_imag1_next[11].ACLR
rst => result_imag1_next[12].ACLR
rst => result_imag1_next[13].ACLR
rst => result_imag1_next[14].ACLR
rst => result_imag1_next[15].ACLR
rst => result_imag1_next[16].ACLR
rst => result_imag1_next[17].ACLR
rst => result_imag1_next[18].ACLR
rst => result_imag1_next[19].ACLR
rst => result_imag1_next[20].ACLR
rst => result_imag1_next[21].ACLR
rst => result_imag1_next[22].ACLR
rst => result_imag1_next[23].ACLR
rst => result_imag1_next[24].ACLR
rst => result_imag1_next[25].ACLR
rst => result_imag1_next[26].ACLR
rst => result_imag1_next[27].ACLR
rst => result_imag1_next[28].ACLR
rst => result_imag1_next[29].ACLR
rst => result_imag1_next[30].ACLR
rst => result_imag1_next[31].ACLR
rst => result_real1_next[0].ACLR
rst => result_real1_next[1].ACLR
rst => result_real1_next[2].ACLR
rst => result_real1_next[3].ACLR
rst => result_real1_next[4].ACLR
rst => result_real1_next[5].ACLR
rst => result_real1_next[6].ACLR
rst => result_real1_next[7].ACLR
rst => result_real1_next[8].ACLR
rst => result_real1_next[9].ACLR
rst => result_real1_next[10].ACLR
rst => result_real1_next[11].ACLR
rst => result_real1_next[12].ACLR
rst => result_real1_next[13].ACLR
rst => result_real1_next[14].ACLR
rst => result_real1_next[15].ACLR
rst => result_real1_next[16].ACLR
rst => result_real1_next[17].ACLR
rst => result_real1_next[18].ACLR
rst => result_real1_next[19].ACLR
rst => result_real1_next[20].ACLR
rst => result_real1_next[21].ACLR
rst => result_real1_next[22].ACLR
rst => result_real1_next[23].ACLR
rst => result_real1_next[24].ACLR
rst => result_real1_next[25].ACLR
rst => result_real1_next[26].ACLR
rst => result_real1_next[27].ACLR
rst => result_real1_next[28].ACLR
rst => result_real1_next[29].ACLR
rst => result_real1_next[30].ACLR
rst => result_real1_next[31].ACLR
rst => result_imag0_next[0].ACLR
rst => result_imag0_next[1].ACLR
rst => result_imag0_next[2].ACLR
rst => result_imag0_next[3].ACLR
rst => result_imag0_next[4].ACLR
rst => result_imag0_next[5].ACLR
rst => result_imag0_next[6].ACLR
rst => result_imag0_next[7].ACLR
rst => result_imag0_next[8].ACLR
rst => result_imag0_next[9].ACLR
rst => result_imag0_next[10].ACLR
rst => result_imag0_next[11].ACLR
rst => result_imag0_next[12].ACLR
rst => result_imag0_next[13].ACLR
rst => result_imag0_next[14].ACLR
rst => result_imag0_next[15].ACLR
rst => result_imag0_next[16].ACLR
rst => result_imag0_next[17].ACLR
rst => result_imag0_next[18].ACLR
rst => result_imag0_next[19].ACLR
rst => result_imag0_next[20].ACLR
rst => result_imag0_next[21].ACLR
rst => result_imag0_next[22].ACLR
rst => result_imag0_next[23].ACLR
rst => result_imag0_next[24].ACLR
rst => result_imag0_next[25].ACLR
rst => result_imag0_next[26].ACLR
rst => result_imag0_next[27].ACLR
rst => result_imag0_next[28].ACLR
rst => result_imag0_next[29].ACLR
rst => result_imag0_next[30].ACLR
rst => result_imag0_next[31].ACLR
rst => result_real0_next[0].ACLR
rst => result_real0_next[1].ACLR
rst => result_real0_next[2].ACLR
rst => result_real0_next[3].ACLR
rst => result_real0_next[4].ACLR
rst => result_real0_next[5].ACLR
rst => result_real0_next[6].ACLR
rst => result_real0_next[7].ACLR
rst => result_real0_next[8].ACLR
rst => result_real0_next[9].ACLR
rst => result_real0_next[10].ACLR
rst => result_real0_next[11].ACLR
rst => result_real0_next[12].ACLR
rst => result_real0_next[13].ACLR
rst => result_real0_next[14].ACLR
rst => result_real0_next[15].ACLR
rst => result_real0_next[16].ACLR
rst => result_real0_next[17].ACLR
rst => result_real0_next[18].ACLR
rst => result_real0_next[19].ACLR
rst => result_real0_next[20].ACLR
rst => result_real0_next[21].ACLR
rst => result_real0_next[22].ACLR
rst => result_real0_next[23].ACLR
rst => result_real0_next[24].ACLR
rst => result_real0_next[25].ACLR
rst => result_real0_next[26].ACLR
rst => result_real0_next[27].ACLR
rst => result_real0_next[28].ACLR
rst => result_real0_next[29].ACLR
rst => result_real0_next[30].ACLR
rst => result_real0_next[31].ACLR
rst => adder_imag1_next[0].ACLR
rst => adder_imag1_next[1].ACLR
rst => adder_imag1_next[2].ACLR
rst => adder_imag1_next[3].ACLR
rst => adder_imag1_next[4].ACLR
rst => adder_imag1_next[5].ACLR
rst => adder_imag1_next[6].ACLR
rst => adder_imag1_next[7].ACLR
rst => adder_imag1_next[8].ACLR
rst => adder_imag1_next[9].ACLR
rst => adder_imag1_next[10].ACLR
rst => adder_imag1_next[11].ACLR
rst => adder_imag1_next[12].ACLR
rst => adder_imag1_next[13].ACLR
rst => adder_imag1_next[14].ACLR
rst => adder_imag1_next[15].ACLR
rst => adder_imag1_next[16].ACLR
rst => adder_imag1_next[17].ACLR
rst => adder_imag1_next[18].ACLR
rst => adder_imag1_next[19].ACLR
rst => adder_imag1_next[20].ACLR
rst => adder_imag1_next[21].ACLR
rst => adder_imag1_next[22].ACLR
rst => adder_imag1_next[23].ACLR
rst => adder_imag1_next[24].ACLR
rst => adder_imag1_next[25].ACLR
rst => adder_imag1_next[26].ACLR
rst => adder_imag1_next[27].ACLR
rst => adder_imag1_next[28].ACLR
rst => adder_imag1_next[29].ACLR
rst => adder_imag1_next[30].ACLR
rst => adder_imag1_next[31].ACLR
rst => adder_real1_next[0].ACLR
rst => adder_real1_next[1].ACLR
rst => adder_real1_next[2].ACLR
rst => adder_real1_next[3].ACLR
rst => adder_real1_next[4].ACLR
rst => adder_real1_next[5].ACLR
rst => adder_real1_next[6].ACLR
rst => adder_real1_next[7].ACLR
rst => adder_real1_next[8].ACLR
rst => adder_real1_next[9].ACLR
rst => adder_real1_next[10].ACLR
rst => adder_real1_next[11].ACLR
rst => adder_real1_next[12].ACLR
rst => adder_real1_next[13].ACLR
rst => adder_real1_next[14].ACLR
rst => adder_real1_next[15].ACLR
rst => adder_real1_next[16].ACLR
rst => adder_real1_next[17].ACLR
rst => adder_real1_next[18].ACLR
rst => adder_real1_next[19].ACLR
rst => adder_real1_next[20].ACLR
rst => adder_real1_next[21].ACLR
rst => adder_real1_next[22].ACLR
rst => adder_real1_next[23].ACLR
rst => adder_real1_next[24].ACLR
rst => adder_real1_next[25].ACLR
rst => adder_real1_next[26].ACLR
rst => adder_real1_next[27].ACLR
rst => adder_real1_next[28].ACLR
rst => adder_real1_next[29].ACLR
rst => adder_real1_next[30].ACLR
rst => adder_real1_next[31].ACLR
rst => adder_imag0_next[0][0].ACLR
rst => adder_imag0_next[0][1].ACLR
rst => adder_imag0_next[0][2].ACLR
rst => adder_imag0_next[0][3].ACLR
rst => adder_imag0_next[0][4].ACLR
rst => adder_imag0_next[0][5].ACLR
rst => adder_imag0_next[0][6].ACLR
rst => adder_imag0_next[0][7].ACLR
rst => adder_imag0_next[0][8].ACLR
rst => adder_imag0_next[0][9].ACLR
rst => adder_imag0_next[0][10].ACLR
rst => adder_imag0_next[0][11].ACLR
rst => adder_imag0_next[0][12].ACLR
rst => adder_imag0_next[0][13].ACLR
rst => adder_imag0_next[0][14].ACLR
rst => adder_imag0_next[0][15].ACLR
rst => adder_imag0_next[0][16].ACLR
rst => adder_imag0_next[0][17].ACLR
rst => adder_imag0_next[0][18].ACLR
rst => adder_imag0_next[0][19].ACLR
rst => adder_imag0_next[0][20].ACLR
rst => adder_imag0_next[0][21].ACLR
rst => adder_imag0_next[0][22].ACLR
rst => adder_imag0_next[0][23].ACLR
rst => adder_imag0_next[0][24].ACLR
rst => adder_imag0_next[0][25].ACLR
rst => adder_imag0_next[0][26].ACLR
rst => adder_imag0_next[0][27].ACLR
rst => adder_imag0_next[0][28].ACLR
rst => adder_imag0_next[0][29].ACLR
rst => adder_imag0_next[0][30].ACLR
rst => adder_imag0_next[0][31].ACLR
rst => adder_imag0_next[1][0].ACLR
rst => adder_imag0_next[1][1].ACLR
rst => adder_imag0_next[1][2].ACLR
rst => adder_imag0_next[1][3].ACLR
rst => adder_imag0_next[1][4].ACLR
rst => adder_imag0_next[1][5].ACLR
rst => adder_imag0_next[1][6].ACLR
rst => adder_imag0_next[1][7].ACLR
rst => adder_imag0_next[1][8].ACLR
rst => adder_imag0_next[1][9].ACLR
rst => adder_imag0_next[1][10].ACLR
rst => adder_imag0_next[1][11].ACLR
rst => adder_imag0_next[1][12].ACLR
rst => adder_imag0_next[1][13].ACLR
rst => adder_imag0_next[1][14].ACLR
rst => adder_imag0_next[1][15].ACLR
rst => adder_imag0_next[1][16].ACLR
rst => adder_imag0_next[1][17].ACLR
rst => adder_imag0_next[1][18].ACLR
rst => adder_imag0_next[1][19].ACLR
rst => adder_imag0_next[1][20].ACLR
rst => adder_imag0_next[1][21].ACLR
rst => adder_imag0_next[1][22].ACLR
rst => adder_imag0_next[1][23].ACLR
rst => adder_imag0_next[1][24].ACLR
rst => adder_imag0_next[1][25].ACLR
rst => adder_imag0_next[1][26].ACLR
rst => adder_imag0_next[1][27].ACLR
rst => adder_imag0_next[1][28].ACLR
rst => adder_imag0_next[1][29].ACLR
rst => adder_imag0_next[1][30].ACLR
rst => adder_imag0_next[1][31].ACLR
rst => adder_imag0_next[2][0].ACLR
rst => adder_imag0_next[2][1].ACLR
rst => adder_imag0_next[2][2].ACLR
rst => adder_imag0_next[2][3].ACLR
rst => adder_imag0_next[2][4].ACLR
rst => adder_imag0_next[2][5].ACLR
rst => adder_imag0_next[2][6].ACLR
rst => adder_imag0_next[2][7].ACLR
rst => adder_imag0_next[2][8].ACLR
rst => adder_imag0_next[2][9].ACLR
rst => adder_imag0_next[2][10].ACLR
rst => adder_imag0_next[2][11].ACLR
rst => adder_imag0_next[2][12].ACLR
rst => adder_imag0_next[2][13].ACLR
rst => adder_imag0_next[2][14].ACLR
rst => adder_imag0_next[2][15].ACLR
rst => adder_imag0_next[2][16].ACLR
rst => adder_imag0_next[2][17].ACLR
rst => adder_imag0_next[2][18].ACLR
rst => adder_imag0_next[2][19].ACLR
rst => adder_imag0_next[2][20].ACLR
rst => adder_imag0_next[2][21].ACLR
rst => adder_imag0_next[2][22].ACLR
rst => adder_imag0_next[2][23].ACLR
rst => adder_imag0_next[2][24].ACLR
rst => adder_imag0_next[2][25].ACLR
rst => adder_imag0_next[2][26].ACLR
rst => adder_imag0_next[2][27].ACLR
rst => adder_imag0_next[2][28].ACLR
rst => adder_imag0_next[2][29].ACLR
rst => adder_imag0_next[2][30].ACLR
rst => adder_imag0_next[2][31].ACLR
rst => adder_real0_next[0][0].ACLR
rst => adder_real0_next[0][1].ACLR
rst => adder_real0_next[0][2].ACLR
rst => adder_real0_next[0][3].ACLR
rst => adder_real0_next[0][4].ACLR
rst => adder_real0_next[0][5].ACLR
rst => adder_real0_next[0][6].ACLR
rst => adder_real0_next[0][7].ACLR
rst => adder_real0_next[0][8].ACLR
rst => adder_real0_next[0][9].ACLR
rst => adder_real0_next[0][10].ACLR
rst => adder_real0_next[0][11].ACLR
rst => adder_real0_next[0][12].ACLR
rst => adder_real0_next[0][13].ACLR
rst => adder_real0_next[0][14].ACLR
rst => adder_real0_next[0][15].ACLR
rst => adder_real0_next[0][16].ACLR
rst => adder_real0_next[0][17].ACLR
rst => adder_real0_next[0][18].ACLR
rst => adder_real0_next[0][19].ACLR
rst => adder_real0_next[0][20].ACLR
rst => adder_real0_next[0][21].ACLR
rst => adder_real0_next[0][22].ACLR
rst => adder_real0_next[0][23].ACLR
rst => adder_real0_next[0][24].ACLR
rst => adder_real0_next[0][25].ACLR
rst => adder_real0_next[0][26].ACLR
rst => adder_real0_next[0][27].ACLR
rst => adder_real0_next[0][28].ACLR
rst => adder_real0_next[0][29].ACLR
rst => adder_real0_next[0][30].ACLR
rst => adder_real0_next[0][31].ACLR
rst => adder_real0_next[1][0].ACLR
rst => adder_real0_next[1][1].ACLR
rst => adder_real0_next[1][2].ACLR
rst => adder_real0_next[1][3].ACLR
rst => adder_real0_next[1][4].ACLR
rst => adder_real0_next[1][5].ACLR
rst => adder_real0_next[1][6].ACLR
rst => adder_real0_next[1][7].ACLR
rst => adder_real0_next[1][8].ACLR
rst => adder_real0_next[1][9].ACLR
rst => adder_real0_next[1][10].ACLR
rst => adder_real0_next[1][11].ACLR
rst => adder_real0_next[1][12].ACLR
rst => adder_real0_next[1][13].ACLR
rst => adder_real0_next[1][14].ACLR
rst => adder_real0_next[1][15].ACLR
rst => adder_real0_next[1][16].ACLR
rst => adder_real0_next[1][17].ACLR
rst => adder_real0_next[1][18].ACLR
rst => adder_real0_next[1][19].ACLR
rst => adder_real0_next[1][20].ACLR
rst => adder_real0_next[1][21].ACLR
rst => adder_real0_next[1][22].ACLR
rst => adder_real0_next[1][23].ACLR
rst => adder_real0_next[1][24].ACLR
rst => adder_real0_next[1][25].ACLR
rst => adder_real0_next[1][26].ACLR
rst => adder_real0_next[1][27].ACLR
rst => adder_real0_next[1][28].ACLR
rst => adder_real0_next[1][29].ACLR
rst => adder_real0_next[1][30].ACLR
rst => adder_real0_next[1][31].ACLR
rst => adder_real0_next[2][0].ACLR
rst => adder_real0_next[2][1].ACLR
rst => adder_real0_next[2][2].ACLR
rst => adder_real0_next[2][3].ACLR
rst => adder_real0_next[2][4].ACLR
rst => adder_real0_next[2][5].ACLR
rst => adder_real0_next[2][6].ACLR
rst => adder_real0_next[2][7].ACLR
rst => adder_real0_next[2][8].ACLR
rst => adder_real0_next[2][9].ACLR
rst => adder_real0_next[2][10].ACLR
rst => adder_real0_next[2][11].ACLR
rst => adder_real0_next[2][12].ACLR
rst => adder_real0_next[2][13].ACLR
rst => adder_real0_next[2][14].ACLR
rst => adder_real0_next[2][15].ACLR
rst => adder_real0_next[2][16].ACLR
rst => adder_real0_next[2][17].ACLR
rst => adder_real0_next[2][18].ACLR
rst => adder_real0_next[2][19].ACLR
rst => adder_real0_next[2][20].ACLR
rst => adder_real0_next[2][21].ACLR
rst => adder_real0_next[2][22].ACLR
rst => adder_real0_next[2][23].ACLR
rst => adder_real0_next[2][24].ACLR
rst => adder_real0_next[2][25].ACLR
rst => adder_real0_next[2][26].ACLR
rst => adder_real0_next[2][27].ACLR
rst => adder_real0_next[2][28].ACLR
rst => adder_real0_next[2][29].ACLR
rst => adder_real0_next[2][30].ACLR
rst => adder_real0_next[2][31].ACLR
rst => y1_result_imag_next[0].ACLR
rst => y1_result_imag_next[1].ACLR
rst => y1_result_imag_next[2].ACLR
rst => y1_result_imag_next[3].ACLR
rst => y1_result_imag_next[4].ACLR
rst => y1_result_imag_next[5].ACLR
rst => y1_result_imag_next[6].ACLR
rst => y1_result_imag_next[7].ACLR
rst => y1_result_imag_next[8].ACLR
rst => y1_result_imag_next[9].ACLR
rst => y1_result_imag_next[10].ACLR
rst => y1_result_imag_next[11].ACLR
rst => y1_result_imag_next[12].ACLR
rst => y1_result_imag_next[13].ACLR
rst => y1_result_imag_next[14].ACLR
rst => y1_result_imag_next[31].ACLR
rst => y1_result_real_next[0].ACLR
rst => y1_result_real_next[1].ACLR
rst => y1_result_real_next[2].ACLR
rst => y1_result_real_next[3].ACLR
rst => y1_result_real_next[4].ACLR
rst => y1_result_real_next[5].ACLR
rst => y1_result_real_next[6].ACLR
rst => y1_result_real_next[7].ACLR
rst => y1_result_real_next[8].ACLR
rst => y1_result_real_next[9].ACLR
rst => y1_result_real_next[10].ACLR
rst => y1_result_real_next[11].ACLR
rst => y1_result_real_next[12].ACLR
rst => y1_result_real_next[13].ACLR
rst => y1_result_real_next[14].ACLR
rst => y1_result_real_next[31].ACLR
rst => y0_result_imag_next[0].ACLR
rst => y0_result_imag_next[1].ACLR
rst => y0_result_imag_next[2].ACLR
rst => y0_result_imag_next[3].ACLR
rst => y0_result_imag_next[4].ACLR
rst => y0_result_imag_next[5].ACLR
rst => y0_result_imag_next[6].ACLR
rst => y0_result_imag_next[7].ACLR
rst => y0_result_imag_next[8].ACLR
rst => y0_result_imag_next[9].ACLR
rst => y0_result_imag_next[10].ACLR
rst => y0_result_imag_next[11].ACLR
rst => y0_result_imag_next[12].ACLR
rst => y0_result_imag_next[13].ACLR
rst => y0_result_imag_next[14].ACLR
rst => y0_result_imag_next[31].ACLR
rst => y0_result_real_next[0].ACLR
rst => y0_result_real_next[1].ACLR
rst => y0_result_real_next[2].ACLR
rst => y0_result_real_next[3].ACLR
rst => y0_result_real_next[4].ACLR
rst => y0_result_real_next[5].ACLR
rst => y0_result_real_next[6].ACLR
rst => y0_result_real_next[7].ACLR
rst => y0_result_real_next[8].ACLR
rst => y0_result_real_next[9].ACLR
rst => y0_result_real_next[10].ACLR
rst => y0_result_real_next[11].ACLR
rst => y0_result_real_next[12].ACLR
rst => y0_result_real_next[13].ACLR
rst => y0_result_real_next[14].ACLR
rst => y0_result_real_next[31].ACLR
rst => output1_imag_next[0].ACLR
rst => output1_imag_next[1].ACLR
rst => output1_imag_next[2].ACLR
rst => output1_imag_next[3].ACLR
rst => output1_imag_next[4].ACLR
rst => output1_imag_next[5].ACLR
rst => output1_imag_next[6].ACLR
rst => output1_imag_next[7].ACLR
rst => output1_imag_next[8].ACLR
rst => output1_imag_next[9].ACLR
rst => output1_imag_next[10].ACLR
rst => output1_imag_next[11].ACLR
rst => output1_imag_next[12].ACLR
rst => output1_imag_next[13].ACLR
rst => output1_imag_next[14].ACLR
rst => output1_imag_next[15].ACLR
rst => output1_real_next[0].ACLR
rst => output1_real_next[1].ACLR
rst => output1_real_next[2].ACLR
rst => output1_real_next[3].ACLR
rst => output1_real_next[4].ACLR
rst => output1_real_next[5].ACLR
rst => output1_real_next[6].ACLR
rst => output1_real_next[7].ACLR
rst => output1_real_next[8].ACLR
rst => output1_real_next[9].ACLR
rst => output1_real_next[10].ACLR
rst => output1_real_next[11].ACLR
rst => output1_real_next[12].ACLR
rst => output1_real_next[13].ACLR
rst => output1_real_next[14].ACLR
rst => output1_real_next[15].ACLR
rst => output0_imag_next[0].ACLR
rst => output0_imag_next[1].ACLR
rst => output0_imag_next[2].ACLR
rst => output0_imag_next[3].ACLR
rst => output0_imag_next[4].ACLR
rst => output0_imag_next[5].ACLR
rst => output0_imag_next[6].ACLR
rst => output0_imag_next[7].ACLR
rst => output0_imag_next[8].ACLR
rst => output0_imag_next[9].ACLR
rst => output0_imag_next[10].ACLR
rst => output0_imag_next[11].ACLR
rst => output0_imag_next[12].ACLR
rst => output0_imag_next[13].ACLR
rst => output0_imag_next[14].ACLR
rst => output0_imag_next[15].ACLR
rst => output0_real_next[0].ACLR
rst => output0_real_next[1].ACLR
rst => output0_real_next[2].ACLR
rst => output0_real_next[3].ACLR
rst => output0_real_next[4].ACLR
rst => output0_real_next[5].ACLR
rst => output0_real_next[6].ACLR
rst => output0_real_next[7].ACLR
rst => output0_real_next[8].ACLR
rst => output0_real_next[9].ACLR
rst => output0_real_next[10].ACLR
rst => output0_real_next[11].ACLR
rst => output0_real_next[12].ACLR
rst => output0_real_next[13].ACLR
rst => output0_real_next[14].ACLR
rst => output0_real_next[15].ACLR
butt2_real0[0] => adder_real0_next[0][0].DATAIN
butt2_real0[1] => adder_real0_next[0][1].DATAIN
butt2_real0[2] => adder_real0_next[0][2].DATAIN
butt2_real0[3] => adder_real0_next[0][3].DATAIN
butt2_real0[4] => adder_real0_next[0][4].DATAIN
butt2_real0[5] => adder_real0_next[0][5].DATAIN
butt2_real0[6] => adder_real0_next[0][6].DATAIN
butt2_real0[7] => adder_real0_next[0][7].DATAIN
butt2_real0[8] => adder_real0_next[0][8].DATAIN
butt2_real0[9] => adder_real0_next[0][9].DATAIN
butt2_real0[10] => adder_real0_next[0][10].DATAIN
butt2_real0[11] => adder_real0_next[0][11].DATAIN
butt2_real0[11] => adder_real0_next[0][31].DATAIN
butt2_real0[11] => adder_real0_next[0][30].DATAIN
butt2_real0[11] => adder_real0_next[0][29].DATAIN
butt2_real0[11] => adder_real0_next[0][28].DATAIN
butt2_real0[11] => adder_real0_next[0][27].DATAIN
butt2_real0[11] => adder_real0_next[0][26].DATAIN
butt2_real0[11] => adder_real0_next[0][25].DATAIN
butt2_real0[11] => adder_real0_next[0][24].DATAIN
butt2_real0[11] => adder_real0_next[0][23].DATAIN
butt2_real0[11] => adder_real0_next[0][22].DATAIN
butt2_real0[11] => adder_real0_next[0][21].DATAIN
butt2_real0[11] => adder_real0_next[0][20].DATAIN
butt2_real0[11] => adder_real0_next[0][19].DATAIN
butt2_real0[11] => adder_real0_next[0][18].DATAIN
butt2_real0[11] => adder_real0_next[0][17].DATAIN
butt2_real0[11] => adder_real0_next[0][16].DATAIN
butt2_real0[12] => adder_real0_next[0][12].DATAIN
butt2_real0[13] => adder_real0_next[0][13].DATAIN
butt2_real0[14] => adder_real0_next[0][14].DATAIN
butt2_real0[15] => adder_real0_next[0][15].DATAIN
butt2_imag0[0] => adder_imag0_next[0][0].DATAIN
butt2_imag0[1] => adder_imag0_next[0][1].DATAIN
butt2_imag0[2] => adder_imag0_next[0][2].DATAIN
butt2_imag0[3] => adder_imag0_next[0][3].DATAIN
butt2_imag0[4] => adder_imag0_next[0][4].DATAIN
butt2_imag0[5] => adder_imag0_next[0][5].DATAIN
butt2_imag0[6] => adder_imag0_next[0][6].DATAIN
butt2_imag0[7] => adder_imag0_next[0][7].DATAIN
butt2_imag0[8] => adder_imag0_next[0][8].DATAIN
butt2_imag0[9] => adder_imag0_next[0][9].DATAIN
butt2_imag0[10] => adder_imag0_next[0][10].DATAIN
butt2_imag0[11] => adder_imag0_next[0][11].DATAIN
butt2_imag0[11] => adder_imag0_next[0][31].DATAIN
butt2_imag0[11] => adder_imag0_next[0][30].DATAIN
butt2_imag0[11] => adder_imag0_next[0][29].DATAIN
butt2_imag0[11] => adder_imag0_next[0][28].DATAIN
butt2_imag0[11] => adder_imag0_next[0][27].DATAIN
butt2_imag0[11] => adder_imag0_next[0][26].DATAIN
butt2_imag0[11] => adder_imag0_next[0][25].DATAIN
butt2_imag0[11] => adder_imag0_next[0][24].DATAIN
butt2_imag0[11] => adder_imag0_next[0][23].DATAIN
butt2_imag0[11] => adder_imag0_next[0][22].DATAIN
butt2_imag0[11] => adder_imag0_next[0][21].DATAIN
butt2_imag0[11] => adder_imag0_next[0][20].DATAIN
butt2_imag0[11] => adder_imag0_next[0][19].DATAIN
butt2_imag0[11] => adder_imag0_next[0][18].DATAIN
butt2_imag0[11] => adder_imag0_next[0][17].DATAIN
butt2_imag0[11] => adder_imag0_next[0][16].DATAIN
butt2_imag0[12] => adder_imag0_next[0][12].DATAIN
butt2_imag0[13] => adder_imag0_next[0][13].DATAIN
butt2_imag0[14] => adder_imag0_next[0][14].DATAIN
butt2_imag0[15] => adder_imag0_next[0][15].DATAIN
butt2_real1[0] => butt2_real1[0].IN2
butt2_real1[1] => butt2_real1[1].IN2
butt2_real1[2] => butt2_real1[2].IN2
butt2_real1[3] => butt2_real1[3].IN2
butt2_real1[4] => butt2_real1[4].IN2
butt2_real1[5] => butt2_real1[5].IN2
butt2_real1[6] => butt2_real1[6].IN2
butt2_real1[7] => butt2_real1[7].IN2
butt2_real1[8] => butt2_real1[8].IN2
butt2_real1[9] => butt2_real1[9].IN2
butt2_real1[10] => butt2_real1[10].IN2
butt2_real1[11] => butt2_real1[11].IN2
butt2_real1[12] => butt2_real1[12].IN2
butt2_real1[13] => butt2_real1[13].IN2
butt2_real1[14] => butt2_real1[14].IN2
butt2_real1[15] => butt2_real1[15].IN2
butt2_imag1[0] => butt2_imag1[0].IN2
butt2_imag1[1] => butt2_imag1[1].IN2
butt2_imag1[2] => butt2_imag1[2].IN2
butt2_imag1[3] => butt2_imag1[3].IN2
butt2_imag1[4] => butt2_imag1[4].IN2
butt2_imag1[5] => butt2_imag1[5].IN2
butt2_imag1[6] => butt2_imag1[6].IN2
butt2_imag1[7] => butt2_imag1[7].IN2
butt2_imag1[8] => butt2_imag1[8].IN2
butt2_imag1[9] => butt2_imag1[9].IN2
butt2_imag1[10] => butt2_imag1[10].IN2
butt2_imag1[11] => butt2_imag1[11].IN2
butt2_imag1[12] => butt2_imag1[12].IN2
butt2_imag1[13] => butt2_imag1[13].IN2
butt2_imag1[14] => butt2_imag1[14].IN2
butt2_imag1[15] => butt2_imag1[15].IN2
factor_real[0] => factor_real[0].IN2
factor_real[1] => factor_real[1].IN2
factor_real[2] => factor_real[2].IN2
factor_real[3] => factor_real[3].IN2
factor_real[4] => factor_real[4].IN2
factor_real[5] => factor_real[5].IN2
factor_real[6] => factor_real[6].IN2
factor_real[7] => factor_real[7].IN2
factor_real[8] => factor_real[8].IN2
factor_real[9] => factor_real[9].IN2
factor_real[10] => factor_real[10].IN2
factor_real[11] => factor_real[11].IN2
factor_real[12] => factor_real[12].IN2
factor_real[13] => factor_real[13].IN2
factor_real[14] => factor_real[14].IN2
factor_real[15] => factor_real[15].IN2
factor_imag[0] => factor_imag[0].IN2
factor_imag[1] => factor_imag[1].IN2
factor_imag[2] => factor_imag[2].IN2
factor_imag[3] => factor_imag[3].IN2
factor_imag[4] => factor_imag[4].IN2
factor_imag[5] => factor_imag[5].IN2
factor_imag[6] => factor_imag[6].IN2
factor_imag[7] => factor_imag[7].IN2
factor_imag[8] => factor_imag[8].IN2
factor_imag[9] => factor_imag[9].IN2
factor_imag[10] => factor_imag[10].IN2
factor_imag[11] => factor_imag[11].IN2
factor_imag[12] => factor_imag[12].IN2
factor_imag[13] => factor_imag[13].IN2
factor_imag[14] => factor_imag[14].IN2
factor_imag[15] => factor_imag[15].IN2
y0_real[0] <= y0_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[1] <= y0_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[2] <= y0_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[3] <= y0_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[4] <= y0_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[5] <= y0_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[6] <= y0_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[7] <= y0_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[8] <= y0_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[9] <= y0_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[10] <= y0_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[11] <= y0_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[12] <= y0_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[13] <= y0_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[14] <= y0_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[15] <= y0_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[0] <= y0_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[1] <= y0_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[2] <= y0_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[3] <= y0_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[4] <= y0_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[5] <= y0_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[6] <= y0_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[7] <= y0_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[8] <= y0_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[9] <= y0_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[10] <= y0_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[11] <= y0_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[12] <= y0_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[13] <= y0_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[14] <= y0_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[15] <= y0_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[0] <= y1_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[1] <= y1_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[2] <= y1_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[3] <= y1_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[4] <= y1_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[5] <= y1_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[6] <= y1_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[7] <= y1_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[8] <= y1_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[9] <= y1_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[10] <= y1_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[11] <= y1_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[12] <= y1_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[13] <= y1_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[14] <= y1_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[15] <= y1_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[0] <= y1_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[1] <= y1_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[2] <= y1_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[3] <= y1_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[4] <= y1_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[5] <= y1_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[6] <= y1_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[7] <= y1_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[8] <= y1_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[9] <= y1_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[10] <= y1_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[11] <= y1_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[12] <= y1_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[13] <= y1_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[14] <= y1_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[15] <= y1_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_real0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_real1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_imag0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_imag1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit1|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2
clk => clk.IN4
rst => result_imag1_next[0].ACLR
rst => result_imag1_next[1].ACLR
rst => result_imag1_next[2].ACLR
rst => result_imag1_next[3].ACLR
rst => result_imag1_next[4].ACLR
rst => result_imag1_next[5].ACLR
rst => result_imag1_next[6].ACLR
rst => result_imag1_next[7].ACLR
rst => result_imag1_next[8].ACLR
rst => result_imag1_next[9].ACLR
rst => result_imag1_next[10].ACLR
rst => result_imag1_next[11].ACLR
rst => result_imag1_next[12].ACLR
rst => result_imag1_next[13].ACLR
rst => result_imag1_next[14].ACLR
rst => result_imag1_next[15].ACLR
rst => result_imag1_next[16].ACLR
rst => result_imag1_next[17].ACLR
rst => result_imag1_next[18].ACLR
rst => result_imag1_next[19].ACLR
rst => result_imag1_next[20].ACLR
rst => result_imag1_next[21].ACLR
rst => result_imag1_next[22].ACLR
rst => result_imag1_next[23].ACLR
rst => result_imag1_next[24].ACLR
rst => result_imag1_next[25].ACLR
rst => result_imag1_next[26].ACLR
rst => result_imag1_next[27].ACLR
rst => result_imag1_next[28].ACLR
rst => result_imag1_next[29].ACLR
rst => result_imag1_next[30].ACLR
rst => result_imag1_next[31].ACLR
rst => result_real1_next[0].ACLR
rst => result_real1_next[1].ACLR
rst => result_real1_next[2].ACLR
rst => result_real1_next[3].ACLR
rst => result_real1_next[4].ACLR
rst => result_real1_next[5].ACLR
rst => result_real1_next[6].ACLR
rst => result_real1_next[7].ACLR
rst => result_real1_next[8].ACLR
rst => result_real1_next[9].ACLR
rst => result_real1_next[10].ACLR
rst => result_real1_next[11].ACLR
rst => result_real1_next[12].ACLR
rst => result_real1_next[13].ACLR
rst => result_real1_next[14].ACLR
rst => result_real1_next[15].ACLR
rst => result_real1_next[16].ACLR
rst => result_real1_next[17].ACLR
rst => result_real1_next[18].ACLR
rst => result_real1_next[19].ACLR
rst => result_real1_next[20].ACLR
rst => result_real1_next[21].ACLR
rst => result_real1_next[22].ACLR
rst => result_real1_next[23].ACLR
rst => result_real1_next[24].ACLR
rst => result_real1_next[25].ACLR
rst => result_real1_next[26].ACLR
rst => result_real1_next[27].ACLR
rst => result_real1_next[28].ACLR
rst => result_real1_next[29].ACLR
rst => result_real1_next[30].ACLR
rst => result_real1_next[31].ACLR
rst => result_imag0_next[0].ACLR
rst => result_imag0_next[1].ACLR
rst => result_imag0_next[2].ACLR
rst => result_imag0_next[3].ACLR
rst => result_imag0_next[4].ACLR
rst => result_imag0_next[5].ACLR
rst => result_imag0_next[6].ACLR
rst => result_imag0_next[7].ACLR
rst => result_imag0_next[8].ACLR
rst => result_imag0_next[9].ACLR
rst => result_imag0_next[10].ACLR
rst => result_imag0_next[11].ACLR
rst => result_imag0_next[12].ACLR
rst => result_imag0_next[13].ACLR
rst => result_imag0_next[14].ACLR
rst => result_imag0_next[15].ACLR
rst => result_imag0_next[16].ACLR
rst => result_imag0_next[17].ACLR
rst => result_imag0_next[18].ACLR
rst => result_imag0_next[19].ACLR
rst => result_imag0_next[20].ACLR
rst => result_imag0_next[21].ACLR
rst => result_imag0_next[22].ACLR
rst => result_imag0_next[23].ACLR
rst => result_imag0_next[24].ACLR
rst => result_imag0_next[25].ACLR
rst => result_imag0_next[26].ACLR
rst => result_imag0_next[27].ACLR
rst => result_imag0_next[28].ACLR
rst => result_imag0_next[29].ACLR
rst => result_imag0_next[30].ACLR
rst => result_imag0_next[31].ACLR
rst => result_real0_next[0].ACLR
rst => result_real0_next[1].ACLR
rst => result_real0_next[2].ACLR
rst => result_real0_next[3].ACLR
rst => result_real0_next[4].ACLR
rst => result_real0_next[5].ACLR
rst => result_real0_next[6].ACLR
rst => result_real0_next[7].ACLR
rst => result_real0_next[8].ACLR
rst => result_real0_next[9].ACLR
rst => result_real0_next[10].ACLR
rst => result_real0_next[11].ACLR
rst => result_real0_next[12].ACLR
rst => result_real0_next[13].ACLR
rst => result_real0_next[14].ACLR
rst => result_real0_next[15].ACLR
rst => result_real0_next[16].ACLR
rst => result_real0_next[17].ACLR
rst => result_real0_next[18].ACLR
rst => result_real0_next[19].ACLR
rst => result_real0_next[20].ACLR
rst => result_real0_next[21].ACLR
rst => result_real0_next[22].ACLR
rst => result_real0_next[23].ACLR
rst => result_real0_next[24].ACLR
rst => result_real0_next[25].ACLR
rst => result_real0_next[26].ACLR
rst => result_real0_next[27].ACLR
rst => result_real0_next[28].ACLR
rst => result_real0_next[29].ACLR
rst => result_real0_next[30].ACLR
rst => result_real0_next[31].ACLR
rst => adder_imag1_next[0].ACLR
rst => adder_imag1_next[1].ACLR
rst => adder_imag1_next[2].ACLR
rst => adder_imag1_next[3].ACLR
rst => adder_imag1_next[4].ACLR
rst => adder_imag1_next[5].ACLR
rst => adder_imag1_next[6].ACLR
rst => adder_imag1_next[7].ACLR
rst => adder_imag1_next[8].ACLR
rst => adder_imag1_next[9].ACLR
rst => adder_imag1_next[10].ACLR
rst => adder_imag1_next[11].ACLR
rst => adder_imag1_next[12].ACLR
rst => adder_imag1_next[13].ACLR
rst => adder_imag1_next[14].ACLR
rst => adder_imag1_next[15].ACLR
rst => adder_imag1_next[16].ACLR
rst => adder_imag1_next[17].ACLR
rst => adder_imag1_next[18].ACLR
rst => adder_imag1_next[19].ACLR
rst => adder_imag1_next[20].ACLR
rst => adder_imag1_next[21].ACLR
rst => adder_imag1_next[22].ACLR
rst => adder_imag1_next[23].ACLR
rst => adder_imag1_next[24].ACLR
rst => adder_imag1_next[25].ACLR
rst => adder_imag1_next[26].ACLR
rst => adder_imag1_next[27].ACLR
rst => adder_imag1_next[28].ACLR
rst => adder_imag1_next[29].ACLR
rst => adder_imag1_next[30].ACLR
rst => adder_imag1_next[31].ACLR
rst => adder_real1_next[0].ACLR
rst => adder_real1_next[1].ACLR
rst => adder_real1_next[2].ACLR
rst => adder_real1_next[3].ACLR
rst => adder_real1_next[4].ACLR
rst => adder_real1_next[5].ACLR
rst => adder_real1_next[6].ACLR
rst => adder_real1_next[7].ACLR
rst => adder_real1_next[8].ACLR
rst => adder_real1_next[9].ACLR
rst => adder_real1_next[10].ACLR
rst => adder_real1_next[11].ACLR
rst => adder_real1_next[12].ACLR
rst => adder_real1_next[13].ACLR
rst => adder_real1_next[14].ACLR
rst => adder_real1_next[15].ACLR
rst => adder_real1_next[16].ACLR
rst => adder_real1_next[17].ACLR
rst => adder_real1_next[18].ACLR
rst => adder_real1_next[19].ACLR
rst => adder_real1_next[20].ACLR
rst => adder_real1_next[21].ACLR
rst => adder_real1_next[22].ACLR
rst => adder_real1_next[23].ACLR
rst => adder_real1_next[24].ACLR
rst => adder_real1_next[25].ACLR
rst => adder_real1_next[26].ACLR
rst => adder_real1_next[27].ACLR
rst => adder_real1_next[28].ACLR
rst => adder_real1_next[29].ACLR
rst => adder_real1_next[30].ACLR
rst => adder_real1_next[31].ACLR
rst => adder_imag0_next[0][0].ACLR
rst => adder_imag0_next[0][1].ACLR
rst => adder_imag0_next[0][2].ACLR
rst => adder_imag0_next[0][3].ACLR
rst => adder_imag0_next[0][4].ACLR
rst => adder_imag0_next[0][5].ACLR
rst => adder_imag0_next[0][6].ACLR
rst => adder_imag0_next[0][7].ACLR
rst => adder_imag0_next[0][8].ACLR
rst => adder_imag0_next[0][9].ACLR
rst => adder_imag0_next[0][10].ACLR
rst => adder_imag0_next[0][11].ACLR
rst => adder_imag0_next[0][12].ACLR
rst => adder_imag0_next[0][13].ACLR
rst => adder_imag0_next[0][14].ACLR
rst => adder_imag0_next[0][15].ACLR
rst => adder_imag0_next[0][16].ACLR
rst => adder_imag0_next[0][17].ACLR
rst => adder_imag0_next[0][18].ACLR
rst => adder_imag0_next[0][19].ACLR
rst => adder_imag0_next[0][20].ACLR
rst => adder_imag0_next[0][21].ACLR
rst => adder_imag0_next[0][22].ACLR
rst => adder_imag0_next[0][23].ACLR
rst => adder_imag0_next[0][24].ACLR
rst => adder_imag0_next[0][25].ACLR
rst => adder_imag0_next[0][26].ACLR
rst => adder_imag0_next[0][27].ACLR
rst => adder_imag0_next[0][28].ACLR
rst => adder_imag0_next[0][29].ACLR
rst => adder_imag0_next[0][30].ACLR
rst => adder_imag0_next[0][31].ACLR
rst => adder_imag0_next[1][0].ACLR
rst => adder_imag0_next[1][1].ACLR
rst => adder_imag0_next[1][2].ACLR
rst => adder_imag0_next[1][3].ACLR
rst => adder_imag0_next[1][4].ACLR
rst => adder_imag0_next[1][5].ACLR
rst => adder_imag0_next[1][6].ACLR
rst => adder_imag0_next[1][7].ACLR
rst => adder_imag0_next[1][8].ACLR
rst => adder_imag0_next[1][9].ACLR
rst => adder_imag0_next[1][10].ACLR
rst => adder_imag0_next[1][11].ACLR
rst => adder_imag0_next[1][12].ACLR
rst => adder_imag0_next[1][13].ACLR
rst => adder_imag0_next[1][14].ACLR
rst => adder_imag0_next[1][15].ACLR
rst => adder_imag0_next[1][16].ACLR
rst => adder_imag0_next[1][17].ACLR
rst => adder_imag0_next[1][18].ACLR
rst => adder_imag0_next[1][19].ACLR
rst => adder_imag0_next[1][20].ACLR
rst => adder_imag0_next[1][21].ACLR
rst => adder_imag0_next[1][22].ACLR
rst => adder_imag0_next[1][23].ACLR
rst => adder_imag0_next[1][24].ACLR
rst => adder_imag0_next[1][25].ACLR
rst => adder_imag0_next[1][26].ACLR
rst => adder_imag0_next[1][27].ACLR
rst => adder_imag0_next[1][28].ACLR
rst => adder_imag0_next[1][29].ACLR
rst => adder_imag0_next[1][30].ACLR
rst => adder_imag0_next[1][31].ACLR
rst => adder_imag0_next[2][0].ACLR
rst => adder_imag0_next[2][1].ACLR
rst => adder_imag0_next[2][2].ACLR
rst => adder_imag0_next[2][3].ACLR
rst => adder_imag0_next[2][4].ACLR
rst => adder_imag0_next[2][5].ACLR
rst => adder_imag0_next[2][6].ACLR
rst => adder_imag0_next[2][7].ACLR
rst => adder_imag0_next[2][8].ACLR
rst => adder_imag0_next[2][9].ACLR
rst => adder_imag0_next[2][10].ACLR
rst => adder_imag0_next[2][11].ACLR
rst => adder_imag0_next[2][12].ACLR
rst => adder_imag0_next[2][13].ACLR
rst => adder_imag0_next[2][14].ACLR
rst => adder_imag0_next[2][15].ACLR
rst => adder_imag0_next[2][16].ACLR
rst => adder_imag0_next[2][17].ACLR
rst => adder_imag0_next[2][18].ACLR
rst => adder_imag0_next[2][19].ACLR
rst => adder_imag0_next[2][20].ACLR
rst => adder_imag0_next[2][21].ACLR
rst => adder_imag0_next[2][22].ACLR
rst => adder_imag0_next[2][23].ACLR
rst => adder_imag0_next[2][24].ACLR
rst => adder_imag0_next[2][25].ACLR
rst => adder_imag0_next[2][26].ACLR
rst => adder_imag0_next[2][27].ACLR
rst => adder_imag0_next[2][28].ACLR
rst => adder_imag0_next[2][29].ACLR
rst => adder_imag0_next[2][30].ACLR
rst => adder_imag0_next[2][31].ACLR
rst => adder_real0_next[0][0].ACLR
rst => adder_real0_next[0][1].ACLR
rst => adder_real0_next[0][2].ACLR
rst => adder_real0_next[0][3].ACLR
rst => adder_real0_next[0][4].ACLR
rst => adder_real0_next[0][5].ACLR
rst => adder_real0_next[0][6].ACLR
rst => adder_real0_next[0][7].ACLR
rst => adder_real0_next[0][8].ACLR
rst => adder_real0_next[0][9].ACLR
rst => adder_real0_next[0][10].ACLR
rst => adder_real0_next[0][11].ACLR
rst => adder_real0_next[0][12].ACLR
rst => adder_real0_next[0][13].ACLR
rst => adder_real0_next[0][14].ACLR
rst => adder_real0_next[0][15].ACLR
rst => adder_real0_next[0][16].ACLR
rst => adder_real0_next[0][17].ACLR
rst => adder_real0_next[0][18].ACLR
rst => adder_real0_next[0][19].ACLR
rst => adder_real0_next[0][20].ACLR
rst => adder_real0_next[0][21].ACLR
rst => adder_real0_next[0][22].ACLR
rst => adder_real0_next[0][23].ACLR
rst => adder_real0_next[0][24].ACLR
rst => adder_real0_next[0][25].ACLR
rst => adder_real0_next[0][26].ACLR
rst => adder_real0_next[0][27].ACLR
rst => adder_real0_next[0][28].ACLR
rst => adder_real0_next[0][29].ACLR
rst => adder_real0_next[0][30].ACLR
rst => adder_real0_next[0][31].ACLR
rst => adder_real0_next[1][0].ACLR
rst => adder_real0_next[1][1].ACLR
rst => adder_real0_next[1][2].ACLR
rst => adder_real0_next[1][3].ACLR
rst => adder_real0_next[1][4].ACLR
rst => adder_real0_next[1][5].ACLR
rst => adder_real0_next[1][6].ACLR
rst => adder_real0_next[1][7].ACLR
rst => adder_real0_next[1][8].ACLR
rst => adder_real0_next[1][9].ACLR
rst => adder_real0_next[1][10].ACLR
rst => adder_real0_next[1][11].ACLR
rst => adder_real0_next[1][12].ACLR
rst => adder_real0_next[1][13].ACLR
rst => adder_real0_next[1][14].ACLR
rst => adder_real0_next[1][15].ACLR
rst => adder_real0_next[1][16].ACLR
rst => adder_real0_next[1][17].ACLR
rst => adder_real0_next[1][18].ACLR
rst => adder_real0_next[1][19].ACLR
rst => adder_real0_next[1][20].ACLR
rst => adder_real0_next[1][21].ACLR
rst => adder_real0_next[1][22].ACLR
rst => adder_real0_next[1][23].ACLR
rst => adder_real0_next[1][24].ACLR
rst => adder_real0_next[1][25].ACLR
rst => adder_real0_next[1][26].ACLR
rst => adder_real0_next[1][27].ACLR
rst => adder_real0_next[1][28].ACLR
rst => adder_real0_next[1][29].ACLR
rst => adder_real0_next[1][30].ACLR
rst => adder_real0_next[1][31].ACLR
rst => adder_real0_next[2][0].ACLR
rst => adder_real0_next[2][1].ACLR
rst => adder_real0_next[2][2].ACLR
rst => adder_real0_next[2][3].ACLR
rst => adder_real0_next[2][4].ACLR
rst => adder_real0_next[2][5].ACLR
rst => adder_real0_next[2][6].ACLR
rst => adder_real0_next[2][7].ACLR
rst => adder_real0_next[2][8].ACLR
rst => adder_real0_next[2][9].ACLR
rst => adder_real0_next[2][10].ACLR
rst => adder_real0_next[2][11].ACLR
rst => adder_real0_next[2][12].ACLR
rst => adder_real0_next[2][13].ACLR
rst => adder_real0_next[2][14].ACLR
rst => adder_real0_next[2][15].ACLR
rst => adder_real0_next[2][16].ACLR
rst => adder_real0_next[2][17].ACLR
rst => adder_real0_next[2][18].ACLR
rst => adder_real0_next[2][19].ACLR
rst => adder_real0_next[2][20].ACLR
rst => adder_real0_next[2][21].ACLR
rst => adder_real0_next[2][22].ACLR
rst => adder_real0_next[2][23].ACLR
rst => adder_real0_next[2][24].ACLR
rst => adder_real0_next[2][25].ACLR
rst => adder_real0_next[2][26].ACLR
rst => adder_real0_next[2][27].ACLR
rst => adder_real0_next[2][28].ACLR
rst => adder_real0_next[2][29].ACLR
rst => adder_real0_next[2][30].ACLR
rst => adder_real0_next[2][31].ACLR
rst => y1_result_imag_next[0].ACLR
rst => y1_result_imag_next[1].ACLR
rst => y1_result_imag_next[2].ACLR
rst => y1_result_imag_next[3].ACLR
rst => y1_result_imag_next[4].ACLR
rst => y1_result_imag_next[5].ACLR
rst => y1_result_imag_next[6].ACLR
rst => y1_result_imag_next[7].ACLR
rst => y1_result_imag_next[8].ACLR
rst => y1_result_imag_next[9].ACLR
rst => y1_result_imag_next[10].ACLR
rst => y1_result_imag_next[11].ACLR
rst => y1_result_imag_next[12].ACLR
rst => y1_result_imag_next[13].ACLR
rst => y1_result_imag_next[14].ACLR
rst => y1_result_imag_next[31].ACLR
rst => y1_result_real_next[0].ACLR
rst => y1_result_real_next[1].ACLR
rst => y1_result_real_next[2].ACLR
rst => y1_result_real_next[3].ACLR
rst => y1_result_real_next[4].ACLR
rst => y1_result_real_next[5].ACLR
rst => y1_result_real_next[6].ACLR
rst => y1_result_real_next[7].ACLR
rst => y1_result_real_next[8].ACLR
rst => y1_result_real_next[9].ACLR
rst => y1_result_real_next[10].ACLR
rst => y1_result_real_next[11].ACLR
rst => y1_result_real_next[12].ACLR
rst => y1_result_real_next[13].ACLR
rst => y1_result_real_next[14].ACLR
rst => y1_result_real_next[31].ACLR
rst => y0_result_imag_next[0].ACLR
rst => y0_result_imag_next[1].ACLR
rst => y0_result_imag_next[2].ACLR
rst => y0_result_imag_next[3].ACLR
rst => y0_result_imag_next[4].ACLR
rst => y0_result_imag_next[5].ACLR
rst => y0_result_imag_next[6].ACLR
rst => y0_result_imag_next[7].ACLR
rst => y0_result_imag_next[8].ACLR
rst => y0_result_imag_next[9].ACLR
rst => y0_result_imag_next[10].ACLR
rst => y0_result_imag_next[11].ACLR
rst => y0_result_imag_next[12].ACLR
rst => y0_result_imag_next[13].ACLR
rst => y0_result_imag_next[14].ACLR
rst => y0_result_imag_next[31].ACLR
rst => y0_result_real_next[0].ACLR
rst => y0_result_real_next[1].ACLR
rst => y0_result_real_next[2].ACLR
rst => y0_result_real_next[3].ACLR
rst => y0_result_real_next[4].ACLR
rst => y0_result_real_next[5].ACLR
rst => y0_result_real_next[6].ACLR
rst => y0_result_real_next[7].ACLR
rst => y0_result_real_next[8].ACLR
rst => y0_result_real_next[9].ACLR
rst => y0_result_real_next[10].ACLR
rst => y0_result_real_next[11].ACLR
rst => y0_result_real_next[12].ACLR
rst => y0_result_real_next[13].ACLR
rst => y0_result_real_next[14].ACLR
rst => y0_result_real_next[31].ACLR
rst => output1_imag_next[0].ACLR
rst => output1_imag_next[1].ACLR
rst => output1_imag_next[2].ACLR
rst => output1_imag_next[3].ACLR
rst => output1_imag_next[4].ACLR
rst => output1_imag_next[5].ACLR
rst => output1_imag_next[6].ACLR
rst => output1_imag_next[7].ACLR
rst => output1_imag_next[8].ACLR
rst => output1_imag_next[9].ACLR
rst => output1_imag_next[10].ACLR
rst => output1_imag_next[11].ACLR
rst => output1_imag_next[12].ACLR
rst => output1_imag_next[13].ACLR
rst => output1_imag_next[14].ACLR
rst => output1_imag_next[15].ACLR
rst => output1_real_next[0].ACLR
rst => output1_real_next[1].ACLR
rst => output1_real_next[2].ACLR
rst => output1_real_next[3].ACLR
rst => output1_real_next[4].ACLR
rst => output1_real_next[5].ACLR
rst => output1_real_next[6].ACLR
rst => output1_real_next[7].ACLR
rst => output1_real_next[8].ACLR
rst => output1_real_next[9].ACLR
rst => output1_real_next[10].ACLR
rst => output1_real_next[11].ACLR
rst => output1_real_next[12].ACLR
rst => output1_real_next[13].ACLR
rst => output1_real_next[14].ACLR
rst => output1_real_next[15].ACLR
rst => output0_imag_next[0].ACLR
rst => output0_imag_next[1].ACLR
rst => output0_imag_next[2].ACLR
rst => output0_imag_next[3].ACLR
rst => output0_imag_next[4].ACLR
rst => output0_imag_next[5].ACLR
rst => output0_imag_next[6].ACLR
rst => output0_imag_next[7].ACLR
rst => output0_imag_next[8].ACLR
rst => output0_imag_next[9].ACLR
rst => output0_imag_next[10].ACLR
rst => output0_imag_next[11].ACLR
rst => output0_imag_next[12].ACLR
rst => output0_imag_next[13].ACLR
rst => output0_imag_next[14].ACLR
rst => output0_imag_next[15].ACLR
rst => output0_real_next[0].ACLR
rst => output0_real_next[1].ACLR
rst => output0_real_next[2].ACLR
rst => output0_real_next[3].ACLR
rst => output0_real_next[4].ACLR
rst => output0_real_next[5].ACLR
rst => output0_real_next[6].ACLR
rst => output0_real_next[7].ACLR
rst => output0_real_next[8].ACLR
rst => output0_real_next[9].ACLR
rst => output0_real_next[10].ACLR
rst => output0_real_next[11].ACLR
rst => output0_real_next[12].ACLR
rst => output0_real_next[13].ACLR
rst => output0_real_next[14].ACLR
rst => output0_real_next[15].ACLR
butt2_real0[0] => adder_real0_next[0][0].DATAIN
butt2_real0[1] => adder_real0_next[0][1].DATAIN
butt2_real0[2] => adder_real0_next[0][2].DATAIN
butt2_real0[3] => adder_real0_next[0][3].DATAIN
butt2_real0[4] => adder_real0_next[0][4].DATAIN
butt2_real0[5] => adder_real0_next[0][5].DATAIN
butt2_real0[6] => adder_real0_next[0][6].DATAIN
butt2_real0[7] => adder_real0_next[0][7].DATAIN
butt2_real0[8] => adder_real0_next[0][8].DATAIN
butt2_real0[9] => adder_real0_next[0][9].DATAIN
butt2_real0[10] => adder_real0_next[0][10].DATAIN
butt2_real0[11] => adder_real0_next[0][11].DATAIN
butt2_real0[11] => adder_real0_next[0][31].DATAIN
butt2_real0[11] => adder_real0_next[0][30].DATAIN
butt2_real0[11] => adder_real0_next[0][29].DATAIN
butt2_real0[11] => adder_real0_next[0][28].DATAIN
butt2_real0[11] => adder_real0_next[0][27].DATAIN
butt2_real0[11] => adder_real0_next[0][26].DATAIN
butt2_real0[11] => adder_real0_next[0][25].DATAIN
butt2_real0[11] => adder_real0_next[0][24].DATAIN
butt2_real0[11] => adder_real0_next[0][23].DATAIN
butt2_real0[11] => adder_real0_next[0][22].DATAIN
butt2_real0[11] => adder_real0_next[0][21].DATAIN
butt2_real0[11] => adder_real0_next[0][20].DATAIN
butt2_real0[11] => adder_real0_next[0][19].DATAIN
butt2_real0[11] => adder_real0_next[0][18].DATAIN
butt2_real0[11] => adder_real0_next[0][17].DATAIN
butt2_real0[11] => adder_real0_next[0][16].DATAIN
butt2_real0[12] => adder_real0_next[0][12].DATAIN
butt2_real0[13] => adder_real0_next[0][13].DATAIN
butt2_real0[14] => adder_real0_next[0][14].DATAIN
butt2_real0[15] => adder_real0_next[0][15].DATAIN
butt2_imag0[0] => adder_imag0_next[0][0].DATAIN
butt2_imag0[1] => adder_imag0_next[0][1].DATAIN
butt2_imag0[2] => adder_imag0_next[0][2].DATAIN
butt2_imag0[3] => adder_imag0_next[0][3].DATAIN
butt2_imag0[4] => adder_imag0_next[0][4].DATAIN
butt2_imag0[5] => adder_imag0_next[0][5].DATAIN
butt2_imag0[6] => adder_imag0_next[0][6].DATAIN
butt2_imag0[7] => adder_imag0_next[0][7].DATAIN
butt2_imag0[8] => adder_imag0_next[0][8].DATAIN
butt2_imag0[9] => adder_imag0_next[0][9].DATAIN
butt2_imag0[10] => adder_imag0_next[0][10].DATAIN
butt2_imag0[11] => adder_imag0_next[0][11].DATAIN
butt2_imag0[11] => adder_imag0_next[0][31].DATAIN
butt2_imag0[11] => adder_imag0_next[0][30].DATAIN
butt2_imag0[11] => adder_imag0_next[0][29].DATAIN
butt2_imag0[11] => adder_imag0_next[0][28].DATAIN
butt2_imag0[11] => adder_imag0_next[0][27].DATAIN
butt2_imag0[11] => adder_imag0_next[0][26].DATAIN
butt2_imag0[11] => adder_imag0_next[0][25].DATAIN
butt2_imag0[11] => adder_imag0_next[0][24].DATAIN
butt2_imag0[11] => adder_imag0_next[0][23].DATAIN
butt2_imag0[11] => adder_imag0_next[0][22].DATAIN
butt2_imag0[11] => adder_imag0_next[0][21].DATAIN
butt2_imag0[11] => adder_imag0_next[0][20].DATAIN
butt2_imag0[11] => adder_imag0_next[0][19].DATAIN
butt2_imag0[11] => adder_imag0_next[0][18].DATAIN
butt2_imag0[11] => adder_imag0_next[0][17].DATAIN
butt2_imag0[11] => adder_imag0_next[0][16].DATAIN
butt2_imag0[12] => adder_imag0_next[0][12].DATAIN
butt2_imag0[13] => adder_imag0_next[0][13].DATAIN
butt2_imag0[14] => adder_imag0_next[0][14].DATAIN
butt2_imag0[15] => adder_imag0_next[0][15].DATAIN
butt2_real1[0] => butt2_real1[0].IN2
butt2_real1[1] => butt2_real1[1].IN2
butt2_real1[2] => butt2_real1[2].IN2
butt2_real1[3] => butt2_real1[3].IN2
butt2_real1[4] => butt2_real1[4].IN2
butt2_real1[5] => butt2_real1[5].IN2
butt2_real1[6] => butt2_real1[6].IN2
butt2_real1[7] => butt2_real1[7].IN2
butt2_real1[8] => butt2_real1[8].IN2
butt2_real1[9] => butt2_real1[9].IN2
butt2_real1[10] => butt2_real1[10].IN2
butt2_real1[11] => butt2_real1[11].IN2
butt2_real1[12] => butt2_real1[12].IN2
butt2_real1[13] => butt2_real1[13].IN2
butt2_real1[14] => butt2_real1[14].IN2
butt2_real1[15] => butt2_real1[15].IN2
butt2_imag1[0] => butt2_imag1[0].IN2
butt2_imag1[1] => butt2_imag1[1].IN2
butt2_imag1[2] => butt2_imag1[2].IN2
butt2_imag1[3] => butt2_imag1[3].IN2
butt2_imag1[4] => butt2_imag1[4].IN2
butt2_imag1[5] => butt2_imag1[5].IN2
butt2_imag1[6] => butt2_imag1[6].IN2
butt2_imag1[7] => butt2_imag1[7].IN2
butt2_imag1[8] => butt2_imag1[8].IN2
butt2_imag1[9] => butt2_imag1[9].IN2
butt2_imag1[10] => butt2_imag1[10].IN2
butt2_imag1[11] => butt2_imag1[11].IN2
butt2_imag1[12] => butt2_imag1[12].IN2
butt2_imag1[13] => butt2_imag1[13].IN2
butt2_imag1[14] => butt2_imag1[14].IN2
butt2_imag1[15] => butt2_imag1[15].IN2
factor_real[0] => factor_real[0].IN2
factor_real[1] => factor_real[1].IN2
factor_real[2] => factor_real[2].IN2
factor_real[3] => factor_real[3].IN2
factor_real[4] => factor_real[4].IN2
factor_real[5] => factor_real[5].IN2
factor_real[6] => factor_real[6].IN2
factor_real[7] => factor_real[7].IN2
factor_real[8] => factor_real[8].IN2
factor_real[9] => factor_real[9].IN2
factor_real[10] => factor_real[10].IN2
factor_real[11] => factor_real[11].IN2
factor_real[12] => factor_real[12].IN2
factor_real[13] => factor_real[13].IN2
factor_real[14] => factor_real[14].IN2
factor_real[15] => factor_real[15].IN2
factor_imag[0] => factor_imag[0].IN2
factor_imag[1] => factor_imag[1].IN2
factor_imag[2] => factor_imag[2].IN2
factor_imag[3] => factor_imag[3].IN2
factor_imag[4] => factor_imag[4].IN2
factor_imag[5] => factor_imag[5].IN2
factor_imag[6] => factor_imag[6].IN2
factor_imag[7] => factor_imag[7].IN2
factor_imag[8] => factor_imag[8].IN2
factor_imag[9] => factor_imag[9].IN2
factor_imag[10] => factor_imag[10].IN2
factor_imag[11] => factor_imag[11].IN2
factor_imag[12] => factor_imag[12].IN2
factor_imag[13] => factor_imag[13].IN2
factor_imag[14] => factor_imag[14].IN2
factor_imag[15] => factor_imag[15].IN2
y0_real[0] <= y0_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[1] <= y0_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[2] <= y0_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[3] <= y0_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[4] <= y0_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[5] <= y0_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[6] <= y0_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[7] <= y0_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[8] <= y0_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[9] <= y0_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[10] <= y0_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[11] <= y0_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[12] <= y0_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[13] <= y0_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[14] <= y0_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[15] <= y0_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[0] <= y0_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[1] <= y0_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[2] <= y0_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[3] <= y0_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[4] <= y0_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[5] <= y0_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[6] <= y0_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[7] <= y0_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[8] <= y0_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[9] <= y0_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[10] <= y0_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[11] <= y0_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[12] <= y0_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[13] <= y0_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[14] <= y0_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[15] <= y0_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[0] <= y1_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[1] <= y1_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[2] <= y1_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[3] <= y1_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[4] <= y1_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[5] <= y1_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[6] <= y1_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[7] <= y1_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[8] <= y1_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[9] <= y1_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[10] <= y1_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[11] <= y1_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[12] <= y1_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[13] <= y1_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[14] <= y1_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[15] <= y1_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[0] <= y1_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[1] <= y1_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[2] <= y1_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[3] <= y1_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[4] <= y1_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[5] <= y1_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[6] <= y1_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[7] <= y1_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[8] <= y1_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[9] <= y1_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[10] <= y1_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[11] <= y1_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[12] <= y1_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[13] <= y1_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[14] <= y1_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[15] <= y1_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_real0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_real1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_imag0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_imag1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit2|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3
clk => clk.IN4
rst => result_imag1_next[0].ACLR
rst => result_imag1_next[1].ACLR
rst => result_imag1_next[2].ACLR
rst => result_imag1_next[3].ACLR
rst => result_imag1_next[4].ACLR
rst => result_imag1_next[5].ACLR
rst => result_imag1_next[6].ACLR
rst => result_imag1_next[7].ACLR
rst => result_imag1_next[8].ACLR
rst => result_imag1_next[9].ACLR
rst => result_imag1_next[10].ACLR
rst => result_imag1_next[11].ACLR
rst => result_imag1_next[12].ACLR
rst => result_imag1_next[13].ACLR
rst => result_imag1_next[14].ACLR
rst => result_imag1_next[15].ACLR
rst => result_imag1_next[16].ACLR
rst => result_imag1_next[17].ACLR
rst => result_imag1_next[18].ACLR
rst => result_imag1_next[19].ACLR
rst => result_imag1_next[20].ACLR
rst => result_imag1_next[21].ACLR
rst => result_imag1_next[22].ACLR
rst => result_imag1_next[23].ACLR
rst => result_imag1_next[24].ACLR
rst => result_imag1_next[25].ACLR
rst => result_imag1_next[26].ACLR
rst => result_imag1_next[27].ACLR
rst => result_imag1_next[28].ACLR
rst => result_imag1_next[29].ACLR
rst => result_imag1_next[30].ACLR
rst => result_imag1_next[31].ACLR
rst => result_real1_next[0].ACLR
rst => result_real1_next[1].ACLR
rst => result_real1_next[2].ACLR
rst => result_real1_next[3].ACLR
rst => result_real1_next[4].ACLR
rst => result_real1_next[5].ACLR
rst => result_real1_next[6].ACLR
rst => result_real1_next[7].ACLR
rst => result_real1_next[8].ACLR
rst => result_real1_next[9].ACLR
rst => result_real1_next[10].ACLR
rst => result_real1_next[11].ACLR
rst => result_real1_next[12].ACLR
rst => result_real1_next[13].ACLR
rst => result_real1_next[14].ACLR
rst => result_real1_next[15].ACLR
rst => result_real1_next[16].ACLR
rst => result_real1_next[17].ACLR
rst => result_real1_next[18].ACLR
rst => result_real1_next[19].ACLR
rst => result_real1_next[20].ACLR
rst => result_real1_next[21].ACLR
rst => result_real1_next[22].ACLR
rst => result_real1_next[23].ACLR
rst => result_real1_next[24].ACLR
rst => result_real1_next[25].ACLR
rst => result_real1_next[26].ACLR
rst => result_real1_next[27].ACLR
rst => result_real1_next[28].ACLR
rst => result_real1_next[29].ACLR
rst => result_real1_next[30].ACLR
rst => result_real1_next[31].ACLR
rst => result_imag0_next[0].ACLR
rst => result_imag0_next[1].ACLR
rst => result_imag0_next[2].ACLR
rst => result_imag0_next[3].ACLR
rst => result_imag0_next[4].ACLR
rst => result_imag0_next[5].ACLR
rst => result_imag0_next[6].ACLR
rst => result_imag0_next[7].ACLR
rst => result_imag0_next[8].ACLR
rst => result_imag0_next[9].ACLR
rst => result_imag0_next[10].ACLR
rst => result_imag0_next[11].ACLR
rst => result_imag0_next[12].ACLR
rst => result_imag0_next[13].ACLR
rst => result_imag0_next[14].ACLR
rst => result_imag0_next[15].ACLR
rst => result_imag0_next[16].ACLR
rst => result_imag0_next[17].ACLR
rst => result_imag0_next[18].ACLR
rst => result_imag0_next[19].ACLR
rst => result_imag0_next[20].ACLR
rst => result_imag0_next[21].ACLR
rst => result_imag0_next[22].ACLR
rst => result_imag0_next[23].ACLR
rst => result_imag0_next[24].ACLR
rst => result_imag0_next[25].ACLR
rst => result_imag0_next[26].ACLR
rst => result_imag0_next[27].ACLR
rst => result_imag0_next[28].ACLR
rst => result_imag0_next[29].ACLR
rst => result_imag0_next[30].ACLR
rst => result_imag0_next[31].ACLR
rst => result_real0_next[0].ACLR
rst => result_real0_next[1].ACLR
rst => result_real0_next[2].ACLR
rst => result_real0_next[3].ACLR
rst => result_real0_next[4].ACLR
rst => result_real0_next[5].ACLR
rst => result_real0_next[6].ACLR
rst => result_real0_next[7].ACLR
rst => result_real0_next[8].ACLR
rst => result_real0_next[9].ACLR
rst => result_real0_next[10].ACLR
rst => result_real0_next[11].ACLR
rst => result_real0_next[12].ACLR
rst => result_real0_next[13].ACLR
rst => result_real0_next[14].ACLR
rst => result_real0_next[15].ACLR
rst => result_real0_next[16].ACLR
rst => result_real0_next[17].ACLR
rst => result_real0_next[18].ACLR
rst => result_real0_next[19].ACLR
rst => result_real0_next[20].ACLR
rst => result_real0_next[21].ACLR
rst => result_real0_next[22].ACLR
rst => result_real0_next[23].ACLR
rst => result_real0_next[24].ACLR
rst => result_real0_next[25].ACLR
rst => result_real0_next[26].ACLR
rst => result_real0_next[27].ACLR
rst => result_real0_next[28].ACLR
rst => result_real0_next[29].ACLR
rst => result_real0_next[30].ACLR
rst => result_real0_next[31].ACLR
rst => adder_imag1_next[0].ACLR
rst => adder_imag1_next[1].ACLR
rst => adder_imag1_next[2].ACLR
rst => adder_imag1_next[3].ACLR
rst => adder_imag1_next[4].ACLR
rst => adder_imag1_next[5].ACLR
rst => adder_imag1_next[6].ACLR
rst => adder_imag1_next[7].ACLR
rst => adder_imag1_next[8].ACLR
rst => adder_imag1_next[9].ACLR
rst => adder_imag1_next[10].ACLR
rst => adder_imag1_next[11].ACLR
rst => adder_imag1_next[12].ACLR
rst => adder_imag1_next[13].ACLR
rst => adder_imag1_next[14].ACLR
rst => adder_imag1_next[15].ACLR
rst => adder_imag1_next[16].ACLR
rst => adder_imag1_next[17].ACLR
rst => adder_imag1_next[18].ACLR
rst => adder_imag1_next[19].ACLR
rst => adder_imag1_next[20].ACLR
rst => adder_imag1_next[21].ACLR
rst => adder_imag1_next[22].ACLR
rst => adder_imag1_next[23].ACLR
rst => adder_imag1_next[24].ACLR
rst => adder_imag1_next[25].ACLR
rst => adder_imag1_next[26].ACLR
rst => adder_imag1_next[27].ACLR
rst => adder_imag1_next[28].ACLR
rst => adder_imag1_next[29].ACLR
rst => adder_imag1_next[30].ACLR
rst => adder_imag1_next[31].ACLR
rst => adder_real1_next[0].ACLR
rst => adder_real1_next[1].ACLR
rst => adder_real1_next[2].ACLR
rst => adder_real1_next[3].ACLR
rst => adder_real1_next[4].ACLR
rst => adder_real1_next[5].ACLR
rst => adder_real1_next[6].ACLR
rst => adder_real1_next[7].ACLR
rst => adder_real1_next[8].ACLR
rst => adder_real1_next[9].ACLR
rst => adder_real1_next[10].ACLR
rst => adder_real1_next[11].ACLR
rst => adder_real1_next[12].ACLR
rst => adder_real1_next[13].ACLR
rst => adder_real1_next[14].ACLR
rst => adder_real1_next[15].ACLR
rst => adder_real1_next[16].ACLR
rst => adder_real1_next[17].ACLR
rst => adder_real1_next[18].ACLR
rst => adder_real1_next[19].ACLR
rst => adder_real1_next[20].ACLR
rst => adder_real1_next[21].ACLR
rst => adder_real1_next[22].ACLR
rst => adder_real1_next[23].ACLR
rst => adder_real1_next[24].ACLR
rst => adder_real1_next[25].ACLR
rst => adder_real1_next[26].ACLR
rst => adder_real1_next[27].ACLR
rst => adder_real1_next[28].ACLR
rst => adder_real1_next[29].ACLR
rst => adder_real1_next[30].ACLR
rst => adder_real1_next[31].ACLR
rst => adder_imag0_next[0][0].ACLR
rst => adder_imag0_next[0][1].ACLR
rst => adder_imag0_next[0][2].ACLR
rst => adder_imag0_next[0][3].ACLR
rst => adder_imag0_next[0][4].ACLR
rst => adder_imag0_next[0][5].ACLR
rst => adder_imag0_next[0][6].ACLR
rst => adder_imag0_next[0][7].ACLR
rst => adder_imag0_next[0][8].ACLR
rst => adder_imag0_next[0][9].ACLR
rst => adder_imag0_next[0][10].ACLR
rst => adder_imag0_next[0][11].ACLR
rst => adder_imag0_next[0][12].ACLR
rst => adder_imag0_next[0][13].ACLR
rst => adder_imag0_next[0][14].ACLR
rst => adder_imag0_next[0][15].ACLR
rst => adder_imag0_next[0][16].ACLR
rst => adder_imag0_next[0][17].ACLR
rst => adder_imag0_next[0][18].ACLR
rst => adder_imag0_next[0][19].ACLR
rst => adder_imag0_next[0][20].ACLR
rst => adder_imag0_next[0][21].ACLR
rst => adder_imag0_next[0][22].ACLR
rst => adder_imag0_next[0][23].ACLR
rst => adder_imag0_next[0][24].ACLR
rst => adder_imag0_next[0][25].ACLR
rst => adder_imag0_next[0][26].ACLR
rst => adder_imag0_next[0][27].ACLR
rst => adder_imag0_next[0][28].ACLR
rst => adder_imag0_next[0][29].ACLR
rst => adder_imag0_next[0][30].ACLR
rst => adder_imag0_next[0][31].ACLR
rst => adder_imag0_next[1][0].ACLR
rst => adder_imag0_next[1][1].ACLR
rst => adder_imag0_next[1][2].ACLR
rst => adder_imag0_next[1][3].ACLR
rst => adder_imag0_next[1][4].ACLR
rst => adder_imag0_next[1][5].ACLR
rst => adder_imag0_next[1][6].ACLR
rst => adder_imag0_next[1][7].ACLR
rst => adder_imag0_next[1][8].ACLR
rst => adder_imag0_next[1][9].ACLR
rst => adder_imag0_next[1][10].ACLR
rst => adder_imag0_next[1][11].ACLR
rst => adder_imag0_next[1][12].ACLR
rst => adder_imag0_next[1][13].ACLR
rst => adder_imag0_next[1][14].ACLR
rst => adder_imag0_next[1][15].ACLR
rst => adder_imag0_next[1][16].ACLR
rst => adder_imag0_next[1][17].ACLR
rst => adder_imag0_next[1][18].ACLR
rst => adder_imag0_next[1][19].ACLR
rst => adder_imag0_next[1][20].ACLR
rst => adder_imag0_next[1][21].ACLR
rst => adder_imag0_next[1][22].ACLR
rst => adder_imag0_next[1][23].ACLR
rst => adder_imag0_next[1][24].ACLR
rst => adder_imag0_next[1][25].ACLR
rst => adder_imag0_next[1][26].ACLR
rst => adder_imag0_next[1][27].ACLR
rst => adder_imag0_next[1][28].ACLR
rst => adder_imag0_next[1][29].ACLR
rst => adder_imag0_next[1][30].ACLR
rst => adder_imag0_next[1][31].ACLR
rst => adder_imag0_next[2][0].ACLR
rst => adder_imag0_next[2][1].ACLR
rst => adder_imag0_next[2][2].ACLR
rst => adder_imag0_next[2][3].ACLR
rst => adder_imag0_next[2][4].ACLR
rst => adder_imag0_next[2][5].ACLR
rst => adder_imag0_next[2][6].ACLR
rst => adder_imag0_next[2][7].ACLR
rst => adder_imag0_next[2][8].ACLR
rst => adder_imag0_next[2][9].ACLR
rst => adder_imag0_next[2][10].ACLR
rst => adder_imag0_next[2][11].ACLR
rst => adder_imag0_next[2][12].ACLR
rst => adder_imag0_next[2][13].ACLR
rst => adder_imag0_next[2][14].ACLR
rst => adder_imag0_next[2][15].ACLR
rst => adder_imag0_next[2][16].ACLR
rst => adder_imag0_next[2][17].ACLR
rst => adder_imag0_next[2][18].ACLR
rst => adder_imag0_next[2][19].ACLR
rst => adder_imag0_next[2][20].ACLR
rst => adder_imag0_next[2][21].ACLR
rst => adder_imag0_next[2][22].ACLR
rst => adder_imag0_next[2][23].ACLR
rst => adder_imag0_next[2][24].ACLR
rst => adder_imag0_next[2][25].ACLR
rst => adder_imag0_next[2][26].ACLR
rst => adder_imag0_next[2][27].ACLR
rst => adder_imag0_next[2][28].ACLR
rst => adder_imag0_next[2][29].ACLR
rst => adder_imag0_next[2][30].ACLR
rst => adder_imag0_next[2][31].ACLR
rst => adder_real0_next[0][0].ACLR
rst => adder_real0_next[0][1].ACLR
rst => adder_real0_next[0][2].ACLR
rst => adder_real0_next[0][3].ACLR
rst => adder_real0_next[0][4].ACLR
rst => adder_real0_next[0][5].ACLR
rst => adder_real0_next[0][6].ACLR
rst => adder_real0_next[0][7].ACLR
rst => adder_real0_next[0][8].ACLR
rst => adder_real0_next[0][9].ACLR
rst => adder_real0_next[0][10].ACLR
rst => adder_real0_next[0][11].ACLR
rst => adder_real0_next[0][12].ACLR
rst => adder_real0_next[0][13].ACLR
rst => adder_real0_next[0][14].ACLR
rst => adder_real0_next[0][15].ACLR
rst => adder_real0_next[0][16].ACLR
rst => adder_real0_next[0][17].ACLR
rst => adder_real0_next[0][18].ACLR
rst => adder_real0_next[0][19].ACLR
rst => adder_real0_next[0][20].ACLR
rst => adder_real0_next[0][21].ACLR
rst => adder_real0_next[0][22].ACLR
rst => adder_real0_next[0][23].ACLR
rst => adder_real0_next[0][24].ACLR
rst => adder_real0_next[0][25].ACLR
rst => adder_real0_next[0][26].ACLR
rst => adder_real0_next[0][27].ACLR
rst => adder_real0_next[0][28].ACLR
rst => adder_real0_next[0][29].ACLR
rst => adder_real0_next[0][30].ACLR
rst => adder_real0_next[0][31].ACLR
rst => adder_real0_next[1][0].ACLR
rst => adder_real0_next[1][1].ACLR
rst => adder_real0_next[1][2].ACLR
rst => adder_real0_next[1][3].ACLR
rst => adder_real0_next[1][4].ACLR
rst => adder_real0_next[1][5].ACLR
rst => adder_real0_next[1][6].ACLR
rst => adder_real0_next[1][7].ACLR
rst => adder_real0_next[1][8].ACLR
rst => adder_real0_next[1][9].ACLR
rst => adder_real0_next[1][10].ACLR
rst => adder_real0_next[1][11].ACLR
rst => adder_real0_next[1][12].ACLR
rst => adder_real0_next[1][13].ACLR
rst => adder_real0_next[1][14].ACLR
rst => adder_real0_next[1][15].ACLR
rst => adder_real0_next[1][16].ACLR
rst => adder_real0_next[1][17].ACLR
rst => adder_real0_next[1][18].ACLR
rst => adder_real0_next[1][19].ACLR
rst => adder_real0_next[1][20].ACLR
rst => adder_real0_next[1][21].ACLR
rst => adder_real0_next[1][22].ACLR
rst => adder_real0_next[1][23].ACLR
rst => adder_real0_next[1][24].ACLR
rst => adder_real0_next[1][25].ACLR
rst => adder_real0_next[1][26].ACLR
rst => adder_real0_next[1][27].ACLR
rst => adder_real0_next[1][28].ACLR
rst => adder_real0_next[1][29].ACLR
rst => adder_real0_next[1][30].ACLR
rst => adder_real0_next[1][31].ACLR
rst => adder_real0_next[2][0].ACLR
rst => adder_real0_next[2][1].ACLR
rst => adder_real0_next[2][2].ACLR
rst => adder_real0_next[2][3].ACLR
rst => adder_real0_next[2][4].ACLR
rst => adder_real0_next[2][5].ACLR
rst => adder_real0_next[2][6].ACLR
rst => adder_real0_next[2][7].ACLR
rst => adder_real0_next[2][8].ACLR
rst => adder_real0_next[2][9].ACLR
rst => adder_real0_next[2][10].ACLR
rst => adder_real0_next[2][11].ACLR
rst => adder_real0_next[2][12].ACLR
rst => adder_real0_next[2][13].ACLR
rst => adder_real0_next[2][14].ACLR
rst => adder_real0_next[2][15].ACLR
rst => adder_real0_next[2][16].ACLR
rst => adder_real0_next[2][17].ACLR
rst => adder_real0_next[2][18].ACLR
rst => adder_real0_next[2][19].ACLR
rst => adder_real0_next[2][20].ACLR
rst => adder_real0_next[2][21].ACLR
rst => adder_real0_next[2][22].ACLR
rst => adder_real0_next[2][23].ACLR
rst => adder_real0_next[2][24].ACLR
rst => adder_real0_next[2][25].ACLR
rst => adder_real0_next[2][26].ACLR
rst => adder_real0_next[2][27].ACLR
rst => adder_real0_next[2][28].ACLR
rst => adder_real0_next[2][29].ACLR
rst => adder_real0_next[2][30].ACLR
rst => adder_real0_next[2][31].ACLR
rst => y1_result_imag_next[0].ACLR
rst => y1_result_imag_next[1].ACLR
rst => y1_result_imag_next[2].ACLR
rst => y1_result_imag_next[3].ACLR
rst => y1_result_imag_next[4].ACLR
rst => y1_result_imag_next[5].ACLR
rst => y1_result_imag_next[6].ACLR
rst => y1_result_imag_next[7].ACLR
rst => y1_result_imag_next[8].ACLR
rst => y1_result_imag_next[9].ACLR
rst => y1_result_imag_next[10].ACLR
rst => y1_result_imag_next[11].ACLR
rst => y1_result_imag_next[12].ACLR
rst => y1_result_imag_next[13].ACLR
rst => y1_result_imag_next[14].ACLR
rst => y1_result_imag_next[31].ACLR
rst => y1_result_real_next[0].ACLR
rst => y1_result_real_next[1].ACLR
rst => y1_result_real_next[2].ACLR
rst => y1_result_real_next[3].ACLR
rst => y1_result_real_next[4].ACLR
rst => y1_result_real_next[5].ACLR
rst => y1_result_real_next[6].ACLR
rst => y1_result_real_next[7].ACLR
rst => y1_result_real_next[8].ACLR
rst => y1_result_real_next[9].ACLR
rst => y1_result_real_next[10].ACLR
rst => y1_result_real_next[11].ACLR
rst => y1_result_real_next[12].ACLR
rst => y1_result_real_next[13].ACLR
rst => y1_result_real_next[14].ACLR
rst => y1_result_real_next[31].ACLR
rst => y0_result_imag_next[0].ACLR
rst => y0_result_imag_next[1].ACLR
rst => y0_result_imag_next[2].ACLR
rst => y0_result_imag_next[3].ACLR
rst => y0_result_imag_next[4].ACLR
rst => y0_result_imag_next[5].ACLR
rst => y0_result_imag_next[6].ACLR
rst => y0_result_imag_next[7].ACLR
rst => y0_result_imag_next[8].ACLR
rst => y0_result_imag_next[9].ACLR
rst => y0_result_imag_next[10].ACLR
rst => y0_result_imag_next[11].ACLR
rst => y0_result_imag_next[12].ACLR
rst => y0_result_imag_next[13].ACLR
rst => y0_result_imag_next[14].ACLR
rst => y0_result_imag_next[31].ACLR
rst => y0_result_real_next[0].ACLR
rst => y0_result_real_next[1].ACLR
rst => y0_result_real_next[2].ACLR
rst => y0_result_real_next[3].ACLR
rst => y0_result_real_next[4].ACLR
rst => y0_result_real_next[5].ACLR
rst => y0_result_real_next[6].ACLR
rst => y0_result_real_next[7].ACLR
rst => y0_result_real_next[8].ACLR
rst => y0_result_real_next[9].ACLR
rst => y0_result_real_next[10].ACLR
rst => y0_result_real_next[11].ACLR
rst => y0_result_real_next[12].ACLR
rst => y0_result_real_next[13].ACLR
rst => y0_result_real_next[14].ACLR
rst => y0_result_real_next[31].ACLR
rst => output1_imag_next[0].ACLR
rst => output1_imag_next[1].ACLR
rst => output1_imag_next[2].ACLR
rst => output1_imag_next[3].ACLR
rst => output1_imag_next[4].ACLR
rst => output1_imag_next[5].ACLR
rst => output1_imag_next[6].ACLR
rst => output1_imag_next[7].ACLR
rst => output1_imag_next[8].ACLR
rst => output1_imag_next[9].ACLR
rst => output1_imag_next[10].ACLR
rst => output1_imag_next[11].ACLR
rst => output1_imag_next[12].ACLR
rst => output1_imag_next[13].ACLR
rst => output1_imag_next[14].ACLR
rst => output1_imag_next[15].ACLR
rst => output1_real_next[0].ACLR
rst => output1_real_next[1].ACLR
rst => output1_real_next[2].ACLR
rst => output1_real_next[3].ACLR
rst => output1_real_next[4].ACLR
rst => output1_real_next[5].ACLR
rst => output1_real_next[6].ACLR
rst => output1_real_next[7].ACLR
rst => output1_real_next[8].ACLR
rst => output1_real_next[9].ACLR
rst => output1_real_next[10].ACLR
rst => output1_real_next[11].ACLR
rst => output1_real_next[12].ACLR
rst => output1_real_next[13].ACLR
rst => output1_real_next[14].ACLR
rst => output1_real_next[15].ACLR
rst => output0_imag_next[0].ACLR
rst => output0_imag_next[1].ACLR
rst => output0_imag_next[2].ACLR
rst => output0_imag_next[3].ACLR
rst => output0_imag_next[4].ACLR
rst => output0_imag_next[5].ACLR
rst => output0_imag_next[6].ACLR
rst => output0_imag_next[7].ACLR
rst => output0_imag_next[8].ACLR
rst => output0_imag_next[9].ACLR
rst => output0_imag_next[10].ACLR
rst => output0_imag_next[11].ACLR
rst => output0_imag_next[12].ACLR
rst => output0_imag_next[13].ACLR
rst => output0_imag_next[14].ACLR
rst => output0_imag_next[15].ACLR
rst => output0_real_next[0].ACLR
rst => output0_real_next[1].ACLR
rst => output0_real_next[2].ACLR
rst => output0_real_next[3].ACLR
rst => output0_real_next[4].ACLR
rst => output0_real_next[5].ACLR
rst => output0_real_next[6].ACLR
rst => output0_real_next[7].ACLR
rst => output0_real_next[8].ACLR
rst => output0_real_next[9].ACLR
rst => output0_real_next[10].ACLR
rst => output0_real_next[11].ACLR
rst => output0_real_next[12].ACLR
rst => output0_real_next[13].ACLR
rst => output0_real_next[14].ACLR
rst => output0_real_next[15].ACLR
butt2_real0[0] => adder_real0_next[0][0].DATAIN
butt2_real0[1] => adder_real0_next[0][1].DATAIN
butt2_real0[2] => adder_real0_next[0][2].DATAIN
butt2_real0[3] => adder_real0_next[0][3].DATAIN
butt2_real0[4] => adder_real0_next[0][4].DATAIN
butt2_real0[5] => adder_real0_next[0][5].DATAIN
butt2_real0[6] => adder_real0_next[0][6].DATAIN
butt2_real0[7] => adder_real0_next[0][7].DATAIN
butt2_real0[8] => adder_real0_next[0][8].DATAIN
butt2_real0[9] => adder_real0_next[0][9].DATAIN
butt2_real0[10] => adder_real0_next[0][10].DATAIN
butt2_real0[11] => adder_real0_next[0][11].DATAIN
butt2_real0[11] => adder_real0_next[0][31].DATAIN
butt2_real0[11] => adder_real0_next[0][30].DATAIN
butt2_real0[11] => adder_real0_next[0][29].DATAIN
butt2_real0[11] => adder_real0_next[0][28].DATAIN
butt2_real0[11] => adder_real0_next[0][27].DATAIN
butt2_real0[11] => adder_real0_next[0][26].DATAIN
butt2_real0[11] => adder_real0_next[0][25].DATAIN
butt2_real0[11] => adder_real0_next[0][24].DATAIN
butt2_real0[11] => adder_real0_next[0][23].DATAIN
butt2_real0[11] => adder_real0_next[0][22].DATAIN
butt2_real0[11] => adder_real0_next[0][21].DATAIN
butt2_real0[11] => adder_real0_next[0][20].DATAIN
butt2_real0[11] => adder_real0_next[0][19].DATAIN
butt2_real0[11] => adder_real0_next[0][18].DATAIN
butt2_real0[11] => adder_real0_next[0][17].DATAIN
butt2_real0[11] => adder_real0_next[0][16].DATAIN
butt2_real0[12] => adder_real0_next[0][12].DATAIN
butt2_real0[13] => adder_real0_next[0][13].DATAIN
butt2_real0[14] => adder_real0_next[0][14].DATAIN
butt2_real0[15] => adder_real0_next[0][15].DATAIN
butt2_imag0[0] => adder_imag0_next[0][0].DATAIN
butt2_imag0[1] => adder_imag0_next[0][1].DATAIN
butt2_imag0[2] => adder_imag0_next[0][2].DATAIN
butt2_imag0[3] => adder_imag0_next[0][3].DATAIN
butt2_imag0[4] => adder_imag0_next[0][4].DATAIN
butt2_imag0[5] => adder_imag0_next[0][5].DATAIN
butt2_imag0[6] => adder_imag0_next[0][6].DATAIN
butt2_imag0[7] => adder_imag0_next[0][7].DATAIN
butt2_imag0[8] => adder_imag0_next[0][8].DATAIN
butt2_imag0[9] => adder_imag0_next[0][9].DATAIN
butt2_imag0[10] => adder_imag0_next[0][10].DATAIN
butt2_imag0[11] => adder_imag0_next[0][11].DATAIN
butt2_imag0[11] => adder_imag0_next[0][31].DATAIN
butt2_imag0[11] => adder_imag0_next[0][30].DATAIN
butt2_imag0[11] => adder_imag0_next[0][29].DATAIN
butt2_imag0[11] => adder_imag0_next[0][28].DATAIN
butt2_imag0[11] => adder_imag0_next[0][27].DATAIN
butt2_imag0[11] => adder_imag0_next[0][26].DATAIN
butt2_imag0[11] => adder_imag0_next[0][25].DATAIN
butt2_imag0[11] => adder_imag0_next[0][24].DATAIN
butt2_imag0[11] => adder_imag0_next[0][23].DATAIN
butt2_imag0[11] => adder_imag0_next[0][22].DATAIN
butt2_imag0[11] => adder_imag0_next[0][21].DATAIN
butt2_imag0[11] => adder_imag0_next[0][20].DATAIN
butt2_imag0[11] => adder_imag0_next[0][19].DATAIN
butt2_imag0[11] => adder_imag0_next[0][18].DATAIN
butt2_imag0[11] => adder_imag0_next[0][17].DATAIN
butt2_imag0[11] => adder_imag0_next[0][16].DATAIN
butt2_imag0[12] => adder_imag0_next[0][12].DATAIN
butt2_imag0[13] => adder_imag0_next[0][13].DATAIN
butt2_imag0[14] => adder_imag0_next[0][14].DATAIN
butt2_imag0[15] => adder_imag0_next[0][15].DATAIN
butt2_real1[0] => butt2_real1[0].IN2
butt2_real1[1] => butt2_real1[1].IN2
butt2_real1[2] => butt2_real1[2].IN2
butt2_real1[3] => butt2_real1[3].IN2
butt2_real1[4] => butt2_real1[4].IN2
butt2_real1[5] => butt2_real1[5].IN2
butt2_real1[6] => butt2_real1[6].IN2
butt2_real1[7] => butt2_real1[7].IN2
butt2_real1[8] => butt2_real1[8].IN2
butt2_real1[9] => butt2_real1[9].IN2
butt2_real1[10] => butt2_real1[10].IN2
butt2_real1[11] => butt2_real1[11].IN2
butt2_real1[12] => butt2_real1[12].IN2
butt2_real1[13] => butt2_real1[13].IN2
butt2_real1[14] => butt2_real1[14].IN2
butt2_real1[15] => butt2_real1[15].IN2
butt2_imag1[0] => butt2_imag1[0].IN2
butt2_imag1[1] => butt2_imag1[1].IN2
butt2_imag1[2] => butt2_imag1[2].IN2
butt2_imag1[3] => butt2_imag1[3].IN2
butt2_imag1[4] => butt2_imag1[4].IN2
butt2_imag1[5] => butt2_imag1[5].IN2
butt2_imag1[6] => butt2_imag1[6].IN2
butt2_imag1[7] => butt2_imag1[7].IN2
butt2_imag1[8] => butt2_imag1[8].IN2
butt2_imag1[9] => butt2_imag1[9].IN2
butt2_imag1[10] => butt2_imag1[10].IN2
butt2_imag1[11] => butt2_imag1[11].IN2
butt2_imag1[12] => butt2_imag1[12].IN2
butt2_imag1[13] => butt2_imag1[13].IN2
butt2_imag1[14] => butt2_imag1[14].IN2
butt2_imag1[15] => butt2_imag1[15].IN2
factor_real[0] => factor_real[0].IN2
factor_real[1] => factor_real[1].IN2
factor_real[2] => factor_real[2].IN2
factor_real[3] => factor_real[3].IN2
factor_real[4] => factor_real[4].IN2
factor_real[5] => factor_real[5].IN2
factor_real[6] => factor_real[6].IN2
factor_real[7] => factor_real[7].IN2
factor_real[8] => factor_real[8].IN2
factor_real[9] => factor_real[9].IN2
factor_real[10] => factor_real[10].IN2
factor_real[11] => factor_real[11].IN2
factor_real[12] => factor_real[12].IN2
factor_real[13] => factor_real[13].IN2
factor_real[14] => factor_real[14].IN2
factor_real[15] => factor_real[15].IN2
factor_imag[0] => factor_imag[0].IN2
factor_imag[1] => factor_imag[1].IN2
factor_imag[2] => factor_imag[2].IN2
factor_imag[3] => factor_imag[3].IN2
factor_imag[4] => factor_imag[4].IN2
factor_imag[5] => factor_imag[5].IN2
factor_imag[6] => factor_imag[6].IN2
factor_imag[7] => factor_imag[7].IN2
factor_imag[8] => factor_imag[8].IN2
factor_imag[9] => factor_imag[9].IN2
factor_imag[10] => factor_imag[10].IN2
factor_imag[11] => factor_imag[11].IN2
factor_imag[12] => factor_imag[12].IN2
factor_imag[13] => factor_imag[13].IN2
factor_imag[14] => factor_imag[14].IN2
factor_imag[15] => factor_imag[15].IN2
y0_real[0] <= y0_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[1] <= y0_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[2] <= y0_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[3] <= y0_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[4] <= y0_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[5] <= y0_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[6] <= y0_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[7] <= y0_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[8] <= y0_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[9] <= y0_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[10] <= y0_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[11] <= y0_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[12] <= y0_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[13] <= y0_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[14] <= y0_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[15] <= y0_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[0] <= y0_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[1] <= y0_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[2] <= y0_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[3] <= y0_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[4] <= y0_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[5] <= y0_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[6] <= y0_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[7] <= y0_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[8] <= y0_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[9] <= y0_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[10] <= y0_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[11] <= y0_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[12] <= y0_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[13] <= y0_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[14] <= y0_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[15] <= y0_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[0] <= y1_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[1] <= y1_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[2] <= y1_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[3] <= y1_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[4] <= y1_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[5] <= y1_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[6] <= y1_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[7] <= y1_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[8] <= y1_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[9] <= y1_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[10] <= y1_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[11] <= y1_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[12] <= y1_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[13] <= y1_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[14] <= y1_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[15] <= y1_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[0] <= y1_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[1] <= y1_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[2] <= y1_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[3] <= y1_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[4] <= y1_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[5] <= y1_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[6] <= y1_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[7] <= y1_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[8] <= y1_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[9] <= y1_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[10] <= y1_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[11] <= y1_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[12] <= y1_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[13] <= y1_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[14] <= y1_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[15] <= y1_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_real0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_real1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_imag0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_imag1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U0_unit3|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0
clk => clk.IN4
rst => result_imag1_next[0].ACLR
rst => result_imag1_next[1].ACLR
rst => result_imag1_next[2].ACLR
rst => result_imag1_next[3].ACLR
rst => result_imag1_next[4].ACLR
rst => result_imag1_next[5].ACLR
rst => result_imag1_next[6].ACLR
rst => result_imag1_next[7].ACLR
rst => result_imag1_next[8].ACLR
rst => result_imag1_next[9].ACLR
rst => result_imag1_next[10].ACLR
rst => result_imag1_next[11].ACLR
rst => result_imag1_next[12].ACLR
rst => result_imag1_next[13].ACLR
rst => result_imag1_next[14].ACLR
rst => result_imag1_next[15].ACLR
rst => result_imag1_next[16].ACLR
rst => result_imag1_next[17].ACLR
rst => result_imag1_next[18].ACLR
rst => result_imag1_next[19].ACLR
rst => result_imag1_next[20].ACLR
rst => result_imag1_next[21].ACLR
rst => result_imag1_next[22].ACLR
rst => result_imag1_next[23].ACLR
rst => result_imag1_next[24].ACLR
rst => result_imag1_next[25].ACLR
rst => result_imag1_next[26].ACLR
rst => result_imag1_next[27].ACLR
rst => result_imag1_next[28].ACLR
rst => result_imag1_next[29].ACLR
rst => result_imag1_next[30].ACLR
rst => result_imag1_next[31].ACLR
rst => result_real1_next[0].ACLR
rst => result_real1_next[1].ACLR
rst => result_real1_next[2].ACLR
rst => result_real1_next[3].ACLR
rst => result_real1_next[4].ACLR
rst => result_real1_next[5].ACLR
rst => result_real1_next[6].ACLR
rst => result_real1_next[7].ACLR
rst => result_real1_next[8].ACLR
rst => result_real1_next[9].ACLR
rst => result_real1_next[10].ACLR
rst => result_real1_next[11].ACLR
rst => result_real1_next[12].ACLR
rst => result_real1_next[13].ACLR
rst => result_real1_next[14].ACLR
rst => result_real1_next[15].ACLR
rst => result_real1_next[16].ACLR
rst => result_real1_next[17].ACLR
rst => result_real1_next[18].ACLR
rst => result_real1_next[19].ACLR
rst => result_real1_next[20].ACLR
rst => result_real1_next[21].ACLR
rst => result_real1_next[22].ACLR
rst => result_real1_next[23].ACLR
rst => result_real1_next[24].ACLR
rst => result_real1_next[25].ACLR
rst => result_real1_next[26].ACLR
rst => result_real1_next[27].ACLR
rst => result_real1_next[28].ACLR
rst => result_real1_next[29].ACLR
rst => result_real1_next[30].ACLR
rst => result_real1_next[31].ACLR
rst => result_imag0_next[0].ACLR
rst => result_imag0_next[1].ACLR
rst => result_imag0_next[2].ACLR
rst => result_imag0_next[3].ACLR
rst => result_imag0_next[4].ACLR
rst => result_imag0_next[5].ACLR
rst => result_imag0_next[6].ACLR
rst => result_imag0_next[7].ACLR
rst => result_imag0_next[8].ACLR
rst => result_imag0_next[9].ACLR
rst => result_imag0_next[10].ACLR
rst => result_imag0_next[11].ACLR
rst => result_imag0_next[12].ACLR
rst => result_imag0_next[13].ACLR
rst => result_imag0_next[14].ACLR
rst => result_imag0_next[15].ACLR
rst => result_imag0_next[16].ACLR
rst => result_imag0_next[17].ACLR
rst => result_imag0_next[18].ACLR
rst => result_imag0_next[19].ACLR
rst => result_imag0_next[20].ACLR
rst => result_imag0_next[21].ACLR
rst => result_imag0_next[22].ACLR
rst => result_imag0_next[23].ACLR
rst => result_imag0_next[24].ACLR
rst => result_imag0_next[25].ACLR
rst => result_imag0_next[26].ACLR
rst => result_imag0_next[27].ACLR
rst => result_imag0_next[28].ACLR
rst => result_imag0_next[29].ACLR
rst => result_imag0_next[30].ACLR
rst => result_imag0_next[31].ACLR
rst => result_real0_next[0].ACLR
rst => result_real0_next[1].ACLR
rst => result_real0_next[2].ACLR
rst => result_real0_next[3].ACLR
rst => result_real0_next[4].ACLR
rst => result_real0_next[5].ACLR
rst => result_real0_next[6].ACLR
rst => result_real0_next[7].ACLR
rst => result_real0_next[8].ACLR
rst => result_real0_next[9].ACLR
rst => result_real0_next[10].ACLR
rst => result_real0_next[11].ACLR
rst => result_real0_next[12].ACLR
rst => result_real0_next[13].ACLR
rst => result_real0_next[14].ACLR
rst => result_real0_next[15].ACLR
rst => result_real0_next[16].ACLR
rst => result_real0_next[17].ACLR
rst => result_real0_next[18].ACLR
rst => result_real0_next[19].ACLR
rst => result_real0_next[20].ACLR
rst => result_real0_next[21].ACLR
rst => result_real0_next[22].ACLR
rst => result_real0_next[23].ACLR
rst => result_real0_next[24].ACLR
rst => result_real0_next[25].ACLR
rst => result_real0_next[26].ACLR
rst => result_real0_next[27].ACLR
rst => result_real0_next[28].ACLR
rst => result_real0_next[29].ACLR
rst => result_real0_next[30].ACLR
rst => result_real0_next[31].ACLR
rst => adder_imag1_next[0].ACLR
rst => adder_imag1_next[1].ACLR
rst => adder_imag1_next[2].ACLR
rst => adder_imag1_next[3].ACLR
rst => adder_imag1_next[4].ACLR
rst => adder_imag1_next[5].ACLR
rst => adder_imag1_next[6].ACLR
rst => adder_imag1_next[7].ACLR
rst => adder_imag1_next[8].ACLR
rst => adder_imag1_next[9].ACLR
rst => adder_imag1_next[10].ACLR
rst => adder_imag1_next[11].ACLR
rst => adder_imag1_next[12].ACLR
rst => adder_imag1_next[13].ACLR
rst => adder_imag1_next[14].ACLR
rst => adder_imag1_next[15].ACLR
rst => adder_imag1_next[16].ACLR
rst => adder_imag1_next[17].ACLR
rst => adder_imag1_next[18].ACLR
rst => adder_imag1_next[19].ACLR
rst => adder_imag1_next[20].ACLR
rst => adder_imag1_next[21].ACLR
rst => adder_imag1_next[22].ACLR
rst => adder_imag1_next[23].ACLR
rst => adder_imag1_next[24].ACLR
rst => adder_imag1_next[25].ACLR
rst => adder_imag1_next[26].ACLR
rst => adder_imag1_next[27].ACLR
rst => adder_imag1_next[28].ACLR
rst => adder_imag1_next[29].ACLR
rst => adder_imag1_next[30].ACLR
rst => adder_imag1_next[31].ACLR
rst => adder_real1_next[0].ACLR
rst => adder_real1_next[1].ACLR
rst => adder_real1_next[2].ACLR
rst => adder_real1_next[3].ACLR
rst => adder_real1_next[4].ACLR
rst => adder_real1_next[5].ACLR
rst => adder_real1_next[6].ACLR
rst => adder_real1_next[7].ACLR
rst => adder_real1_next[8].ACLR
rst => adder_real1_next[9].ACLR
rst => adder_real1_next[10].ACLR
rst => adder_real1_next[11].ACLR
rst => adder_real1_next[12].ACLR
rst => adder_real1_next[13].ACLR
rst => adder_real1_next[14].ACLR
rst => adder_real1_next[15].ACLR
rst => adder_real1_next[16].ACLR
rst => adder_real1_next[17].ACLR
rst => adder_real1_next[18].ACLR
rst => adder_real1_next[19].ACLR
rst => adder_real1_next[20].ACLR
rst => adder_real1_next[21].ACLR
rst => adder_real1_next[22].ACLR
rst => adder_real1_next[23].ACLR
rst => adder_real1_next[24].ACLR
rst => adder_real1_next[25].ACLR
rst => adder_real1_next[26].ACLR
rst => adder_real1_next[27].ACLR
rst => adder_real1_next[28].ACLR
rst => adder_real1_next[29].ACLR
rst => adder_real1_next[30].ACLR
rst => adder_real1_next[31].ACLR
rst => adder_imag0_next[0][0].ACLR
rst => adder_imag0_next[0][1].ACLR
rst => adder_imag0_next[0][2].ACLR
rst => adder_imag0_next[0][3].ACLR
rst => adder_imag0_next[0][4].ACLR
rst => adder_imag0_next[0][5].ACLR
rst => adder_imag0_next[0][6].ACLR
rst => adder_imag0_next[0][7].ACLR
rst => adder_imag0_next[0][8].ACLR
rst => adder_imag0_next[0][9].ACLR
rst => adder_imag0_next[0][10].ACLR
rst => adder_imag0_next[0][11].ACLR
rst => adder_imag0_next[0][12].ACLR
rst => adder_imag0_next[0][13].ACLR
rst => adder_imag0_next[0][14].ACLR
rst => adder_imag0_next[0][15].ACLR
rst => adder_imag0_next[0][16].ACLR
rst => adder_imag0_next[0][17].ACLR
rst => adder_imag0_next[0][18].ACLR
rst => adder_imag0_next[0][19].ACLR
rst => adder_imag0_next[0][20].ACLR
rst => adder_imag0_next[0][21].ACLR
rst => adder_imag0_next[0][22].ACLR
rst => adder_imag0_next[0][23].ACLR
rst => adder_imag0_next[0][24].ACLR
rst => adder_imag0_next[0][25].ACLR
rst => adder_imag0_next[0][26].ACLR
rst => adder_imag0_next[0][27].ACLR
rst => adder_imag0_next[0][28].ACLR
rst => adder_imag0_next[0][29].ACLR
rst => adder_imag0_next[0][30].ACLR
rst => adder_imag0_next[0][31].ACLR
rst => adder_imag0_next[1][0].ACLR
rst => adder_imag0_next[1][1].ACLR
rst => adder_imag0_next[1][2].ACLR
rst => adder_imag0_next[1][3].ACLR
rst => adder_imag0_next[1][4].ACLR
rst => adder_imag0_next[1][5].ACLR
rst => adder_imag0_next[1][6].ACLR
rst => adder_imag0_next[1][7].ACLR
rst => adder_imag0_next[1][8].ACLR
rst => adder_imag0_next[1][9].ACLR
rst => adder_imag0_next[1][10].ACLR
rst => adder_imag0_next[1][11].ACLR
rst => adder_imag0_next[1][12].ACLR
rst => adder_imag0_next[1][13].ACLR
rst => adder_imag0_next[1][14].ACLR
rst => adder_imag0_next[1][15].ACLR
rst => adder_imag0_next[1][16].ACLR
rst => adder_imag0_next[1][17].ACLR
rst => adder_imag0_next[1][18].ACLR
rst => adder_imag0_next[1][19].ACLR
rst => adder_imag0_next[1][20].ACLR
rst => adder_imag0_next[1][21].ACLR
rst => adder_imag0_next[1][22].ACLR
rst => adder_imag0_next[1][23].ACLR
rst => adder_imag0_next[1][24].ACLR
rst => adder_imag0_next[1][25].ACLR
rst => adder_imag0_next[1][26].ACLR
rst => adder_imag0_next[1][27].ACLR
rst => adder_imag0_next[1][28].ACLR
rst => adder_imag0_next[1][29].ACLR
rst => adder_imag0_next[1][30].ACLR
rst => adder_imag0_next[1][31].ACLR
rst => adder_imag0_next[2][0].ACLR
rst => adder_imag0_next[2][1].ACLR
rst => adder_imag0_next[2][2].ACLR
rst => adder_imag0_next[2][3].ACLR
rst => adder_imag0_next[2][4].ACLR
rst => adder_imag0_next[2][5].ACLR
rst => adder_imag0_next[2][6].ACLR
rst => adder_imag0_next[2][7].ACLR
rst => adder_imag0_next[2][8].ACLR
rst => adder_imag0_next[2][9].ACLR
rst => adder_imag0_next[2][10].ACLR
rst => adder_imag0_next[2][11].ACLR
rst => adder_imag0_next[2][12].ACLR
rst => adder_imag0_next[2][13].ACLR
rst => adder_imag0_next[2][14].ACLR
rst => adder_imag0_next[2][15].ACLR
rst => adder_imag0_next[2][16].ACLR
rst => adder_imag0_next[2][17].ACLR
rst => adder_imag0_next[2][18].ACLR
rst => adder_imag0_next[2][19].ACLR
rst => adder_imag0_next[2][20].ACLR
rst => adder_imag0_next[2][21].ACLR
rst => adder_imag0_next[2][22].ACLR
rst => adder_imag0_next[2][23].ACLR
rst => adder_imag0_next[2][24].ACLR
rst => adder_imag0_next[2][25].ACLR
rst => adder_imag0_next[2][26].ACLR
rst => adder_imag0_next[2][27].ACLR
rst => adder_imag0_next[2][28].ACLR
rst => adder_imag0_next[2][29].ACLR
rst => adder_imag0_next[2][30].ACLR
rst => adder_imag0_next[2][31].ACLR
rst => adder_real0_next[0][0].ACLR
rst => adder_real0_next[0][1].ACLR
rst => adder_real0_next[0][2].ACLR
rst => adder_real0_next[0][3].ACLR
rst => adder_real0_next[0][4].ACLR
rst => adder_real0_next[0][5].ACLR
rst => adder_real0_next[0][6].ACLR
rst => adder_real0_next[0][7].ACLR
rst => adder_real0_next[0][8].ACLR
rst => adder_real0_next[0][9].ACLR
rst => adder_real0_next[0][10].ACLR
rst => adder_real0_next[0][11].ACLR
rst => adder_real0_next[0][12].ACLR
rst => adder_real0_next[0][13].ACLR
rst => adder_real0_next[0][14].ACLR
rst => adder_real0_next[0][15].ACLR
rst => adder_real0_next[0][16].ACLR
rst => adder_real0_next[0][17].ACLR
rst => adder_real0_next[0][18].ACLR
rst => adder_real0_next[0][19].ACLR
rst => adder_real0_next[0][20].ACLR
rst => adder_real0_next[0][21].ACLR
rst => adder_real0_next[0][22].ACLR
rst => adder_real0_next[0][23].ACLR
rst => adder_real0_next[0][24].ACLR
rst => adder_real0_next[0][25].ACLR
rst => adder_real0_next[0][26].ACLR
rst => adder_real0_next[0][27].ACLR
rst => adder_real0_next[0][28].ACLR
rst => adder_real0_next[0][29].ACLR
rst => adder_real0_next[0][30].ACLR
rst => adder_real0_next[0][31].ACLR
rst => adder_real0_next[1][0].ACLR
rst => adder_real0_next[1][1].ACLR
rst => adder_real0_next[1][2].ACLR
rst => adder_real0_next[1][3].ACLR
rst => adder_real0_next[1][4].ACLR
rst => adder_real0_next[1][5].ACLR
rst => adder_real0_next[1][6].ACLR
rst => adder_real0_next[1][7].ACLR
rst => adder_real0_next[1][8].ACLR
rst => adder_real0_next[1][9].ACLR
rst => adder_real0_next[1][10].ACLR
rst => adder_real0_next[1][11].ACLR
rst => adder_real0_next[1][12].ACLR
rst => adder_real0_next[1][13].ACLR
rst => adder_real0_next[1][14].ACLR
rst => adder_real0_next[1][15].ACLR
rst => adder_real0_next[1][16].ACLR
rst => adder_real0_next[1][17].ACLR
rst => adder_real0_next[1][18].ACLR
rst => adder_real0_next[1][19].ACLR
rst => adder_real0_next[1][20].ACLR
rst => adder_real0_next[1][21].ACLR
rst => adder_real0_next[1][22].ACLR
rst => adder_real0_next[1][23].ACLR
rst => adder_real0_next[1][24].ACLR
rst => adder_real0_next[1][25].ACLR
rst => adder_real0_next[1][26].ACLR
rst => adder_real0_next[1][27].ACLR
rst => adder_real0_next[1][28].ACLR
rst => adder_real0_next[1][29].ACLR
rst => adder_real0_next[1][30].ACLR
rst => adder_real0_next[1][31].ACLR
rst => adder_real0_next[2][0].ACLR
rst => adder_real0_next[2][1].ACLR
rst => adder_real0_next[2][2].ACLR
rst => adder_real0_next[2][3].ACLR
rst => adder_real0_next[2][4].ACLR
rst => adder_real0_next[2][5].ACLR
rst => adder_real0_next[2][6].ACLR
rst => adder_real0_next[2][7].ACLR
rst => adder_real0_next[2][8].ACLR
rst => adder_real0_next[2][9].ACLR
rst => adder_real0_next[2][10].ACLR
rst => adder_real0_next[2][11].ACLR
rst => adder_real0_next[2][12].ACLR
rst => adder_real0_next[2][13].ACLR
rst => adder_real0_next[2][14].ACLR
rst => adder_real0_next[2][15].ACLR
rst => adder_real0_next[2][16].ACLR
rst => adder_real0_next[2][17].ACLR
rst => adder_real0_next[2][18].ACLR
rst => adder_real0_next[2][19].ACLR
rst => adder_real0_next[2][20].ACLR
rst => adder_real0_next[2][21].ACLR
rst => adder_real0_next[2][22].ACLR
rst => adder_real0_next[2][23].ACLR
rst => adder_real0_next[2][24].ACLR
rst => adder_real0_next[2][25].ACLR
rst => adder_real0_next[2][26].ACLR
rst => adder_real0_next[2][27].ACLR
rst => adder_real0_next[2][28].ACLR
rst => adder_real0_next[2][29].ACLR
rst => adder_real0_next[2][30].ACLR
rst => adder_real0_next[2][31].ACLR
rst => y1_result_imag_next[0].ACLR
rst => y1_result_imag_next[1].ACLR
rst => y1_result_imag_next[2].ACLR
rst => y1_result_imag_next[3].ACLR
rst => y1_result_imag_next[4].ACLR
rst => y1_result_imag_next[5].ACLR
rst => y1_result_imag_next[6].ACLR
rst => y1_result_imag_next[7].ACLR
rst => y1_result_imag_next[8].ACLR
rst => y1_result_imag_next[9].ACLR
rst => y1_result_imag_next[10].ACLR
rst => y1_result_imag_next[11].ACLR
rst => y1_result_imag_next[12].ACLR
rst => y1_result_imag_next[13].ACLR
rst => y1_result_imag_next[14].ACLR
rst => y1_result_imag_next[31].ACLR
rst => y1_result_real_next[0].ACLR
rst => y1_result_real_next[1].ACLR
rst => y1_result_real_next[2].ACLR
rst => y1_result_real_next[3].ACLR
rst => y1_result_real_next[4].ACLR
rst => y1_result_real_next[5].ACLR
rst => y1_result_real_next[6].ACLR
rst => y1_result_real_next[7].ACLR
rst => y1_result_real_next[8].ACLR
rst => y1_result_real_next[9].ACLR
rst => y1_result_real_next[10].ACLR
rst => y1_result_real_next[11].ACLR
rst => y1_result_real_next[12].ACLR
rst => y1_result_real_next[13].ACLR
rst => y1_result_real_next[14].ACLR
rst => y1_result_real_next[31].ACLR
rst => y0_result_imag_next[0].ACLR
rst => y0_result_imag_next[1].ACLR
rst => y0_result_imag_next[2].ACLR
rst => y0_result_imag_next[3].ACLR
rst => y0_result_imag_next[4].ACLR
rst => y0_result_imag_next[5].ACLR
rst => y0_result_imag_next[6].ACLR
rst => y0_result_imag_next[7].ACLR
rst => y0_result_imag_next[8].ACLR
rst => y0_result_imag_next[9].ACLR
rst => y0_result_imag_next[10].ACLR
rst => y0_result_imag_next[11].ACLR
rst => y0_result_imag_next[12].ACLR
rst => y0_result_imag_next[13].ACLR
rst => y0_result_imag_next[14].ACLR
rst => y0_result_imag_next[31].ACLR
rst => y0_result_real_next[0].ACLR
rst => y0_result_real_next[1].ACLR
rst => y0_result_real_next[2].ACLR
rst => y0_result_real_next[3].ACLR
rst => y0_result_real_next[4].ACLR
rst => y0_result_real_next[5].ACLR
rst => y0_result_real_next[6].ACLR
rst => y0_result_real_next[7].ACLR
rst => y0_result_real_next[8].ACLR
rst => y0_result_real_next[9].ACLR
rst => y0_result_real_next[10].ACLR
rst => y0_result_real_next[11].ACLR
rst => y0_result_real_next[12].ACLR
rst => y0_result_real_next[13].ACLR
rst => y0_result_real_next[14].ACLR
rst => y0_result_real_next[31].ACLR
rst => output1_imag_next[0].ACLR
rst => output1_imag_next[1].ACLR
rst => output1_imag_next[2].ACLR
rst => output1_imag_next[3].ACLR
rst => output1_imag_next[4].ACLR
rst => output1_imag_next[5].ACLR
rst => output1_imag_next[6].ACLR
rst => output1_imag_next[7].ACLR
rst => output1_imag_next[8].ACLR
rst => output1_imag_next[9].ACLR
rst => output1_imag_next[10].ACLR
rst => output1_imag_next[11].ACLR
rst => output1_imag_next[12].ACLR
rst => output1_imag_next[13].ACLR
rst => output1_imag_next[14].ACLR
rst => output1_imag_next[15].ACLR
rst => output1_real_next[0].ACLR
rst => output1_real_next[1].ACLR
rst => output1_real_next[2].ACLR
rst => output1_real_next[3].ACLR
rst => output1_real_next[4].ACLR
rst => output1_real_next[5].ACLR
rst => output1_real_next[6].ACLR
rst => output1_real_next[7].ACLR
rst => output1_real_next[8].ACLR
rst => output1_real_next[9].ACLR
rst => output1_real_next[10].ACLR
rst => output1_real_next[11].ACLR
rst => output1_real_next[12].ACLR
rst => output1_real_next[13].ACLR
rst => output1_real_next[14].ACLR
rst => output1_real_next[15].ACLR
rst => output0_imag_next[0].ACLR
rst => output0_imag_next[1].ACLR
rst => output0_imag_next[2].ACLR
rst => output0_imag_next[3].ACLR
rst => output0_imag_next[4].ACLR
rst => output0_imag_next[5].ACLR
rst => output0_imag_next[6].ACLR
rst => output0_imag_next[7].ACLR
rst => output0_imag_next[8].ACLR
rst => output0_imag_next[9].ACLR
rst => output0_imag_next[10].ACLR
rst => output0_imag_next[11].ACLR
rst => output0_imag_next[12].ACLR
rst => output0_imag_next[13].ACLR
rst => output0_imag_next[14].ACLR
rst => output0_imag_next[15].ACLR
rst => output0_real_next[0].ACLR
rst => output0_real_next[1].ACLR
rst => output0_real_next[2].ACLR
rst => output0_real_next[3].ACLR
rst => output0_real_next[4].ACLR
rst => output0_real_next[5].ACLR
rst => output0_real_next[6].ACLR
rst => output0_real_next[7].ACLR
rst => output0_real_next[8].ACLR
rst => output0_real_next[9].ACLR
rst => output0_real_next[10].ACLR
rst => output0_real_next[11].ACLR
rst => output0_real_next[12].ACLR
rst => output0_real_next[13].ACLR
rst => output0_real_next[14].ACLR
rst => output0_real_next[15].ACLR
butt2_real0[0] => adder_real0_next[0][0].DATAIN
butt2_real0[1] => adder_real0_next[0][1].DATAIN
butt2_real0[2] => adder_real0_next[0][2].DATAIN
butt2_real0[3] => adder_real0_next[0][3].DATAIN
butt2_real0[4] => adder_real0_next[0][4].DATAIN
butt2_real0[5] => adder_real0_next[0][5].DATAIN
butt2_real0[6] => adder_real0_next[0][6].DATAIN
butt2_real0[7] => adder_real0_next[0][7].DATAIN
butt2_real0[8] => adder_real0_next[0][8].DATAIN
butt2_real0[9] => adder_real0_next[0][9].DATAIN
butt2_real0[10] => adder_real0_next[0][10].DATAIN
butt2_real0[11] => adder_real0_next[0][11].DATAIN
butt2_real0[11] => adder_real0_next[0][31].DATAIN
butt2_real0[11] => adder_real0_next[0][30].DATAIN
butt2_real0[11] => adder_real0_next[0][29].DATAIN
butt2_real0[11] => adder_real0_next[0][28].DATAIN
butt2_real0[11] => adder_real0_next[0][27].DATAIN
butt2_real0[11] => adder_real0_next[0][26].DATAIN
butt2_real0[11] => adder_real0_next[0][25].DATAIN
butt2_real0[11] => adder_real0_next[0][24].DATAIN
butt2_real0[11] => adder_real0_next[0][23].DATAIN
butt2_real0[11] => adder_real0_next[0][22].DATAIN
butt2_real0[11] => adder_real0_next[0][21].DATAIN
butt2_real0[11] => adder_real0_next[0][20].DATAIN
butt2_real0[11] => adder_real0_next[0][19].DATAIN
butt2_real0[11] => adder_real0_next[0][18].DATAIN
butt2_real0[11] => adder_real0_next[0][17].DATAIN
butt2_real0[11] => adder_real0_next[0][16].DATAIN
butt2_real0[12] => adder_real0_next[0][12].DATAIN
butt2_real0[13] => adder_real0_next[0][13].DATAIN
butt2_real0[14] => adder_real0_next[0][14].DATAIN
butt2_real0[15] => adder_real0_next[0][15].DATAIN
butt2_imag0[0] => adder_imag0_next[0][0].DATAIN
butt2_imag0[1] => adder_imag0_next[0][1].DATAIN
butt2_imag0[2] => adder_imag0_next[0][2].DATAIN
butt2_imag0[3] => adder_imag0_next[0][3].DATAIN
butt2_imag0[4] => adder_imag0_next[0][4].DATAIN
butt2_imag0[5] => adder_imag0_next[0][5].DATAIN
butt2_imag0[6] => adder_imag0_next[0][6].DATAIN
butt2_imag0[7] => adder_imag0_next[0][7].DATAIN
butt2_imag0[8] => adder_imag0_next[0][8].DATAIN
butt2_imag0[9] => adder_imag0_next[0][9].DATAIN
butt2_imag0[10] => adder_imag0_next[0][10].DATAIN
butt2_imag0[11] => adder_imag0_next[0][11].DATAIN
butt2_imag0[11] => adder_imag0_next[0][31].DATAIN
butt2_imag0[11] => adder_imag0_next[0][30].DATAIN
butt2_imag0[11] => adder_imag0_next[0][29].DATAIN
butt2_imag0[11] => adder_imag0_next[0][28].DATAIN
butt2_imag0[11] => adder_imag0_next[0][27].DATAIN
butt2_imag0[11] => adder_imag0_next[0][26].DATAIN
butt2_imag0[11] => adder_imag0_next[0][25].DATAIN
butt2_imag0[11] => adder_imag0_next[0][24].DATAIN
butt2_imag0[11] => adder_imag0_next[0][23].DATAIN
butt2_imag0[11] => adder_imag0_next[0][22].DATAIN
butt2_imag0[11] => adder_imag0_next[0][21].DATAIN
butt2_imag0[11] => adder_imag0_next[0][20].DATAIN
butt2_imag0[11] => adder_imag0_next[0][19].DATAIN
butt2_imag0[11] => adder_imag0_next[0][18].DATAIN
butt2_imag0[11] => adder_imag0_next[0][17].DATAIN
butt2_imag0[11] => adder_imag0_next[0][16].DATAIN
butt2_imag0[12] => adder_imag0_next[0][12].DATAIN
butt2_imag0[13] => adder_imag0_next[0][13].DATAIN
butt2_imag0[14] => adder_imag0_next[0][14].DATAIN
butt2_imag0[15] => adder_imag0_next[0][15].DATAIN
butt2_real1[0] => butt2_real1[0].IN2
butt2_real1[1] => butt2_real1[1].IN2
butt2_real1[2] => butt2_real1[2].IN2
butt2_real1[3] => butt2_real1[3].IN2
butt2_real1[4] => butt2_real1[4].IN2
butt2_real1[5] => butt2_real1[5].IN2
butt2_real1[6] => butt2_real1[6].IN2
butt2_real1[7] => butt2_real1[7].IN2
butt2_real1[8] => butt2_real1[8].IN2
butt2_real1[9] => butt2_real1[9].IN2
butt2_real1[10] => butt2_real1[10].IN2
butt2_real1[11] => butt2_real1[11].IN2
butt2_real1[12] => butt2_real1[12].IN2
butt2_real1[13] => butt2_real1[13].IN2
butt2_real1[14] => butt2_real1[14].IN2
butt2_real1[15] => butt2_real1[15].IN2
butt2_imag1[0] => butt2_imag1[0].IN2
butt2_imag1[1] => butt2_imag1[1].IN2
butt2_imag1[2] => butt2_imag1[2].IN2
butt2_imag1[3] => butt2_imag1[3].IN2
butt2_imag1[4] => butt2_imag1[4].IN2
butt2_imag1[5] => butt2_imag1[5].IN2
butt2_imag1[6] => butt2_imag1[6].IN2
butt2_imag1[7] => butt2_imag1[7].IN2
butt2_imag1[8] => butt2_imag1[8].IN2
butt2_imag1[9] => butt2_imag1[9].IN2
butt2_imag1[10] => butt2_imag1[10].IN2
butt2_imag1[11] => butt2_imag1[11].IN2
butt2_imag1[12] => butt2_imag1[12].IN2
butt2_imag1[13] => butt2_imag1[13].IN2
butt2_imag1[14] => butt2_imag1[14].IN2
butt2_imag1[15] => butt2_imag1[15].IN2
factor_real[0] => factor_real[0].IN2
factor_real[1] => factor_real[1].IN2
factor_real[2] => factor_real[2].IN2
factor_real[3] => factor_real[3].IN2
factor_real[4] => factor_real[4].IN2
factor_real[5] => factor_real[5].IN2
factor_real[6] => factor_real[6].IN2
factor_real[7] => factor_real[7].IN2
factor_real[8] => factor_real[8].IN2
factor_real[9] => factor_real[9].IN2
factor_real[10] => factor_real[10].IN2
factor_real[11] => factor_real[11].IN2
factor_real[12] => factor_real[12].IN2
factor_real[13] => factor_real[13].IN2
factor_real[14] => factor_real[14].IN2
factor_real[15] => factor_real[15].IN2
factor_imag[0] => factor_imag[0].IN2
factor_imag[1] => factor_imag[1].IN2
factor_imag[2] => factor_imag[2].IN2
factor_imag[3] => factor_imag[3].IN2
factor_imag[4] => factor_imag[4].IN2
factor_imag[5] => factor_imag[5].IN2
factor_imag[6] => factor_imag[6].IN2
factor_imag[7] => factor_imag[7].IN2
factor_imag[8] => factor_imag[8].IN2
factor_imag[9] => factor_imag[9].IN2
factor_imag[10] => factor_imag[10].IN2
factor_imag[11] => factor_imag[11].IN2
factor_imag[12] => factor_imag[12].IN2
factor_imag[13] => factor_imag[13].IN2
factor_imag[14] => factor_imag[14].IN2
factor_imag[15] => factor_imag[15].IN2
y0_real[0] <= y0_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[1] <= y0_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[2] <= y0_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[3] <= y0_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[4] <= y0_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[5] <= y0_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[6] <= y0_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[7] <= y0_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[8] <= y0_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[9] <= y0_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[10] <= y0_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[11] <= y0_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[12] <= y0_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[13] <= y0_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[14] <= y0_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[15] <= y0_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[0] <= y0_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[1] <= y0_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[2] <= y0_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[3] <= y0_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[4] <= y0_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[5] <= y0_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[6] <= y0_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[7] <= y0_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[8] <= y0_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[9] <= y0_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[10] <= y0_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[11] <= y0_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[12] <= y0_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[13] <= y0_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[14] <= y0_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[15] <= y0_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[0] <= y1_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[1] <= y1_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[2] <= y1_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[3] <= y1_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[4] <= y1_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[5] <= y1_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[6] <= y1_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[7] <= y1_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[8] <= y1_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[9] <= y1_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[10] <= y1_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[11] <= y1_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[12] <= y1_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[13] <= y1_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[14] <= y1_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[15] <= y1_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[0] <= y1_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[1] <= y1_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[2] <= y1_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[3] <= y1_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[4] <= y1_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[5] <= y1_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[6] <= y1_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[7] <= y1_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[8] <= y1_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[9] <= y1_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[10] <= y1_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[11] <= y1_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[12] <= y1_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[13] <= y1_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[14] <= y1_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[15] <= y1_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_real0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_real1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_imag0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_imag1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit0|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1
clk => clk.IN4
rst => result_imag1_next[0].ACLR
rst => result_imag1_next[1].ACLR
rst => result_imag1_next[2].ACLR
rst => result_imag1_next[3].ACLR
rst => result_imag1_next[4].ACLR
rst => result_imag1_next[5].ACLR
rst => result_imag1_next[6].ACLR
rst => result_imag1_next[7].ACLR
rst => result_imag1_next[8].ACLR
rst => result_imag1_next[9].ACLR
rst => result_imag1_next[10].ACLR
rst => result_imag1_next[11].ACLR
rst => result_imag1_next[12].ACLR
rst => result_imag1_next[13].ACLR
rst => result_imag1_next[14].ACLR
rst => result_imag1_next[15].ACLR
rst => result_imag1_next[16].ACLR
rst => result_imag1_next[17].ACLR
rst => result_imag1_next[18].ACLR
rst => result_imag1_next[19].ACLR
rst => result_imag1_next[20].ACLR
rst => result_imag1_next[21].ACLR
rst => result_imag1_next[22].ACLR
rst => result_imag1_next[23].ACLR
rst => result_imag1_next[24].ACLR
rst => result_imag1_next[25].ACLR
rst => result_imag1_next[26].ACLR
rst => result_imag1_next[27].ACLR
rst => result_imag1_next[28].ACLR
rst => result_imag1_next[29].ACLR
rst => result_imag1_next[30].ACLR
rst => result_imag1_next[31].ACLR
rst => result_real1_next[0].ACLR
rst => result_real1_next[1].ACLR
rst => result_real1_next[2].ACLR
rst => result_real1_next[3].ACLR
rst => result_real1_next[4].ACLR
rst => result_real1_next[5].ACLR
rst => result_real1_next[6].ACLR
rst => result_real1_next[7].ACLR
rst => result_real1_next[8].ACLR
rst => result_real1_next[9].ACLR
rst => result_real1_next[10].ACLR
rst => result_real1_next[11].ACLR
rst => result_real1_next[12].ACLR
rst => result_real1_next[13].ACLR
rst => result_real1_next[14].ACLR
rst => result_real1_next[15].ACLR
rst => result_real1_next[16].ACLR
rst => result_real1_next[17].ACLR
rst => result_real1_next[18].ACLR
rst => result_real1_next[19].ACLR
rst => result_real1_next[20].ACLR
rst => result_real1_next[21].ACLR
rst => result_real1_next[22].ACLR
rst => result_real1_next[23].ACLR
rst => result_real1_next[24].ACLR
rst => result_real1_next[25].ACLR
rst => result_real1_next[26].ACLR
rst => result_real1_next[27].ACLR
rst => result_real1_next[28].ACLR
rst => result_real1_next[29].ACLR
rst => result_real1_next[30].ACLR
rst => result_real1_next[31].ACLR
rst => result_imag0_next[0].ACLR
rst => result_imag0_next[1].ACLR
rst => result_imag0_next[2].ACLR
rst => result_imag0_next[3].ACLR
rst => result_imag0_next[4].ACLR
rst => result_imag0_next[5].ACLR
rst => result_imag0_next[6].ACLR
rst => result_imag0_next[7].ACLR
rst => result_imag0_next[8].ACLR
rst => result_imag0_next[9].ACLR
rst => result_imag0_next[10].ACLR
rst => result_imag0_next[11].ACLR
rst => result_imag0_next[12].ACLR
rst => result_imag0_next[13].ACLR
rst => result_imag0_next[14].ACLR
rst => result_imag0_next[15].ACLR
rst => result_imag0_next[16].ACLR
rst => result_imag0_next[17].ACLR
rst => result_imag0_next[18].ACLR
rst => result_imag0_next[19].ACLR
rst => result_imag0_next[20].ACLR
rst => result_imag0_next[21].ACLR
rst => result_imag0_next[22].ACLR
rst => result_imag0_next[23].ACLR
rst => result_imag0_next[24].ACLR
rst => result_imag0_next[25].ACLR
rst => result_imag0_next[26].ACLR
rst => result_imag0_next[27].ACLR
rst => result_imag0_next[28].ACLR
rst => result_imag0_next[29].ACLR
rst => result_imag0_next[30].ACLR
rst => result_imag0_next[31].ACLR
rst => result_real0_next[0].ACLR
rst => result_real0_next[1].ACLR
rst => result_real0_next[2].ACLR
rst => result_real0_next[3].ACLR
rst => result_real0_next[4].ACLR
rst => result_real0_next[5].ACLR
rst => result_real0_next[6].ACLR
rst => result_real0_next[7].ACLR
rst => result_real0_next[8].ACLR
rst => result_real0_next[9].ACLR
rst => result_real0_next[10].ACLR
rst => result_real0_next[11].ACLR
rst => result_real0_next[12].ACLR
rst => result_real0_next[13].ACLR
rst => result_real0_next[14].ACLR
rst => result_real0_next[15].ACLR
rst => result_real0_next[16].ACLR
rst => result_real0_next[17].ACLR
rst => result_real0_next[18].ACLR
rst => result_real0_next[19].ACLR
rst => result_real0_next[20].ACLR
rst => result_real0_next[21].ACLR
rst => result_real0_next[22].ACLR
rst => result_real0_next[23].ACLR
rst => result_real0_next[24].ACLR
rst => result_real0_next[25].ACLR
rst => result_real0_next[26].ACLR
rst => result_real0_next[27].ACLR
rst => result_real0_next[28].ACLR
rst => result_real0_next[29].ACLR
rst => result_real0_next[30].ACLR
rst => result_real0_next[31].ACLR
rst => adder_imag1_next[0].ACLR
rst => adder_imag1_next[1].ACLR
rst => adder_imag1_next[2].ACLR
rst => adder_imag1_next[3].ACLR
rst => adder_imag1_next[4].ACLR
rst => adder_imag1_next[5].ACLR
rst => adder_imag1_next[6].ACLR
rst => adder_imag1_next[7].ACLR
rst => adder_imag1_next[8].ACLR
rst => adder_imag1_next[9].ACLR
rst => adder_imag1_next[10].ACLR
rst => adder_imag1_next[11].ACLR
rst => adder_imag1_next[12].ACLR
rst => adder_imag1_next[13].ACLR
rst => adder_imag1_next[14].ACLR
rst => adder_imag1_next[15].ACLR
rst => adder_imag1_next[16].ACLR
rst => adder_imag1_next[17].ACLR
rst => adder_imag1_next[18].ACLR
rst => adder_imag1_next[19].ACLR
rst => adder_imag1_next[20].ACLR
rst => adder_imag1_next[21].ACLR
rst => adder_imag1_next[22].ACLR
rst => adder_imag1_next[23].ACLR
rst => adder_imag1_next[24].ACLR
rst => adder_imag1_next[25].ACLR
rst => adder_imag1_next[26].ACLR
rst => adder_imag1_next[27].ACLR
rst => adder_imag1_next[28].ACLR
rst => adder_imag1_next[29].ACLR
rst => adder_imag1_next[30].ACLR
rst => adder_imag1_next[31].ACLR
rst => adder_real1_next[0].ACLR
rst => adder_real1_next[1].ACLR
rst => adder_real1_next[2].ACLR
rst => adder_real1_next[3].ACLR
rst => adder_real1_next[4].ACLR
rst => adder_real1_next[5].ACLR
rst => adder_real1_next[6].ACLR
rst => adder_real1_next[7].ACLR
rst => adder_real1_next[8].ACLR
rst => adder_real1_next[9].ACLR
rst => adder_real1_next[10].ACLR
rst => adder_real1_next[11].ACLR
rst => adder_real1_next[12].ACLR
rst => adder_real1_next[13].ACLR
rst => adder_real1_next[14].ACLR
rst => adder_real1_next[15].ACLR
rst => adder_real1_next[16].ACLR
rst => adder_real1_next[17].ACLR
rst => adder_real1_next[18].ACLR
rst => adder_real1_next[19].ACLR
rst => adder_real1_next[20].ACLR
rst => adder_real1_next[21].ACLR
rst => adder_real1_next[22].ACLR
rst => adder_real1_next[23].ACLR
rst => adder_real1_next[24].ACLR
rst => adder_real1_next[25].ACLR
rst => adder_real1_next[26].ACLR
rst => adder_real1_next[27].ACLR
rst => adder_real1_next[28].ACLR
rst => adder_real1_next[29].ACLR
rst => adder_real1_next[30].ACLR
rst => adder_real1_next[31].ACLR
rst => adder_imag0_next[0][0].ACLR
rst => adder_imag0_next[0][1].ACLR
rst => adder_imag0_next[0][2].ACLR
rst => adder_imag0_next[0][3].ACLR
rst => adder_imag0_next[0][4].ACLR
rst => adder_imag0_next[0][5].ACLR
rst => adder_imag0_next[0][6].ACLR
rst => adder_imag0_next[0][7].ACLR
rst => adder_imag0_next[0][8].ACLR
rst => adder_imag0_next[0][9].ACLR
rst => adder_imag0_next[0][10].ACLR
rst => adder_imag0_next[0][11].ACLR
rst => adder_imag0_next[0][12].ACLR
rst => adder_imag0_next[0][13].ACLR
rst => adder_imag0_next[0][14].ACLR
rst => adder_imag0_next[0][15].ACLR
rst => adder_imag0_next[0][16].ACLR
rst => adder_imag0_next[0][17].ACLR
rst => adder_imag0_next[0][18].ACLR
rst => adder_imag0_next[0][19].ACLR
rst => adder_imag0_next[0][20].ACLR
rst => adder_imag0_next[0][21].ACLR
rst => adder_imag0_next[0][22].ACLR
rst => adder_imag0_next[0][23].ACLR
rst => adder_imag0_next[0][24].ACLR
rst => adder_imag0_next[0][25].ACLR
rst => adder_imag0_next[0][26].ACLR
rst => adder_imag0_next[0][27].ACLR
rst => adder_imag0_next[0][28].ACLR
rst => adder_imag0_next[0][29].ACLR
rst => adder_imag0_next[0][30].ACLR
rst => adder_imag0_next[0][31].ACLR
rst => adder_imag0_next[1][0].ACLR
rst => adder_imag0_next[1][1].ACLR
rst => adder_imag0_next[1][2].ACLR
rst => adder_imag0_next[1][3].ACLR
rst => adder_imag0_next[1][4].ACLR
rst => adder_imag0_next[1][5].ACLR
rst => adder_imag0_next[1][6].ACLR
rst => adder_imag0_next[1][7].ACLR
rst => adder_imag0_next[1][8].ACLR
rst => adder_imag0_next[1][9].ACLR
rst => adder_imag0_next[1][10].ACLR
rst => adder_imag0_next[1][11].ACLR
rst => adder_imag0_next[1][12].ACLR
rst => adder_imag0_next[1][13].ACLR
rst => adder_imag0_next[1][14].ACLR
rst => adder_imag0_next[1][15].ACLR
rst => adder_imag0_next[1][16].ACLR
rst => adder_imag0_next[1][17].ACLR
rst => adder_imag0_next[1][18].ACLR
rst => adder_imag0_next[1][19].ACLR
rst => adder_imag0_next[1][20].ACLR
rst => adder_imag0_next[1][21].ACLR
rst => adder_imag0_next[1][22].ACLR
rst => adder_imag0_next[1][23].ACLR
rst => adder_imag0_next[1][24].ACLR
rst => adder_imag0_next[1][25].ACLR
rst => adder_imag0_next[1][26].ACLR
rst => adder_imag0_next[1][27].ACLR
rst => adder_imag0_next[1][28].ACLR
rst => adder_imag0_next[1][29].ACLR
rst => adder_imag0_next[1][30].ACLR
rst => adder_imag0_next[1][31].ACLR
rst => adder_imag0_next[2][0].ACLR
rst => adder_imag0_next[2][1].ACLR
rst => adder_imag0_next[2][2].ACLR
rst => adder_imag0_next[2][3].ACLR
rst => adder_imag0_next[2][4].ACLR
rst => adder_imag0_next[2][5].ACLR
rst => adder_imag0_next[2][6].ACLR
rst => adder_imag0_next[2][7].ACLR
rst => adder_imag0_next[2][8].ACLR
rst => adder_imag0_next[2][9].ACLR
rst => adder_imag0_next[2][10].ACLR
rst => adder_imag0_next[2][11].ACLR
rst => adder_imag0_next[2][12].ACLR
rst => adder_imag0_next[2][13].ACLR
rst => adder_imag0_next[2][14].ACLR
rst => adder_imag0_next[2][15].ACLR
rst => adder_imag0_next[2][16].ACLR
rst => adder_imag0_next[2][17].ACLR
rst => adder_imag0_next[2][18].ACLR
rst => adder_imag0_next[2][19].ACLR
rst => adder_imag0_next[2][20].ACLR
rst => adder_imag0_next[2][21].ACLR
rst => adder_imag0_next[2][22].ACLR
rst => adder_imag0_next[2][23].ACLR
rst => adder_imag0_next[2][24].ACLR
rst => adder_imag0_next[2][25].ACLR
rst => adder_imag0_next[2][26].ACLR
rst => adder_imag0_next[2][27].ACLR
rst => adder_imag0_next[2][28].ACLR
rst => adder_imag0_next[2][29].ACLR
rst => adder_imag0_next[2][30].ACLR
rst => adder_imag0_next[2][31].ACLR
rst => adder_real0_next[0][0].ACLR
rst => adder_real0_next[0][1].ACLR
rst => adder_real0_next[0][2].ACLR
rst => adder_real0_next[0][3].ACLR
rst => adder_real0_next[0][4].ACLR
rst => adder_real0_next[0][5].ACLR
rst => adder_real0_next[0][6].ACLR
rst => adder_real0_next[0][7].ACLR
rst => adder_real0_next[0][8].ACLR
rst => adder_real0_next[0][9].ACLR
rst => adder_real0_next[0][10].ACLR
rst => adder_real0_next[0][11].ACLR
rst => adder_real0_next[0][12].ACLR
rst => adder_real0_next[0][13].ACLR
rst => adder_real0_next[0][14].ACLR
rst => adder_real0_next[0][15].ACLR
rst => adder_real0_next[0][16].ACLR
rst => adder_real0_next[0][17].ACLR
rst => adder_real0_next[0][18].ACLR
rst => adder_real0_next[0][19].ACLR
rst => adder_real0_next[0][20].ACLR
rst => adder_real0_next[0][21].ACLR
rst => adder_real0_next[0][22].ACLR
rst => adder_real0_next[0][23].ACLR
rst => adder_real0_next[0][24].ACLR
rst => adder_real0_next[0][25].ACLR
rst => adder_real0_next[0][26].ACLR
rst => adder_real0_next[0][27].ACLR
rst => adder_real0_next[0][28].ACLR
rst => adder_real0_next[0][29].ACLR
rst => adder_real0_next[0][30].ACLR
rst => adder_real0_next[0][31].ACLR
rst => adder_real0_next[1][0].ACLR
rst => adder_real0_next[1][1].ACLR
rst => adder_real0_next[1][2].ACLR
rst => adder_real0_next[1][3].ACLR
rst => adder_real0_next[1][4].ACLR
rst => adder_real0_next[1][5].ACLR
rst => adder_real0_next[1][6].ACLR
rst => adder_real0_next[1][7].ACLR
rst => adder_real0_next[1][8].ACLR
rst => adder_real0_next[1][9].ACLR
rst => adder_real0_next[1][10].ACLR
rst => adder_real0_next[1][11].ACLR
rst => adder_real0_next[1][12].ACLR
rst => adder_real0_next[1][13].ACLR
rst => adder_real0_next[1][14].ACLR
rst => adder_real0_next[1][15].ACLR
rst => adder_real0_next[1][16].ACLR
rst => adder_real0_next[1][17].ACLR
rst => adder_real0_next[1][18].ACLR
rst => adder_real0_next[1][19].ACLR
rst => adder_real0_next[1][20].ACLR
rst => adder_real0_next[1][21].ACLR
rst => adder_real0_next[1][22].ACLR
rst => adder_real0_next[1][23].ACLR
rst => adder_real0_next[1][24].ACLR
rst => adder_real0_next[1][25].ACLR
rst => adder_real0_next[1][26].ACLR
rst => adder_real0_next[1][27].ACLR
rst => adder_real0_next[1][28].ACLR
rst => adder_real0_next[1][29].ACLR
rst => adder_real0_next[1][30].ACLR
rst => adder_real0_next[1][31].ACLR
rst => adder_real0_next[2][0].ACLR
rst => adder_real0_next[2][1].ACLR
rst => adder_real0_next[2][2].ACLR
rst => adder_real0_next[2][3].ACLR
rst => adder_real0_next[2][4].ACLR
rst => adder_real0_next[2][5].ACLR
rst => adder_real0_next[2][6].ACLR
rst => adder_real0_next[2][7].ACLR
rst => adder_real0_next[2][8].ACLR
rst => adder_real0_next[2][9].ACLR
rst => adder_real0_next[2][10].ACLR
rst => adder_real0_next[2][11].ACLR
rst => adder_real0_next[2][12].ACLR
rst => adder_real0_next[2][13].ACLR
rst => adder_real0_next[2][14].ACLR
rst => adder_real0_next[2][15].ACLR
rst => adder_real0_next[2][16].ACLR
rst => adder_real0_next[2][17].ACLR
rst => adder_real0_next[2][18].ACLR
rst => adder_real0_next[2][19].ACLR
rst => adder_real0_next[2][20].ACLR
rst => adder_real0_next[2][21].ACLR
rst => adder_real0_next[2][22].ACLR
rst => adder_real0_next[2][23].ACLR
rst => adder_real0_next[2][24].ACLR
rst => adder_real0_next[2][25].ACLR
rst => adder_real0_next[2][26].ACLR
rst => adder_real0_next[2][27].ACLR
rst => adder_real0_next[2][28].ACLR
rst => adder_real0_next[2][29].ACLR
rst => adder_real0_next[2][30].ACLR
rst => adder_real0_next[2][31].ACLR
rst => y1_result_imag_next[0].ACLR
rst => y1_result_imag_next[1].ACLR
rst => y1_result_imag_next[2].ACLR
rst => y1_result_imag_next[3].ACLR
rst => y1_result_imag_next[4].ACLR
rst => y1_result_imag_next[5].ACLR
rst => y1_result_imag_next[6].ACLR
rst => y1_result_imag_next[7].ACLR
rst => y1_result_imag_next[8].ACLR
rst => y1_result_imag_next[9].ACLR
rst => y1_result_imag_next[10].ACLR
rst => y1_result_imag_next[11].ACLR
rst => y1_result_imag_next[12].ACLR
rst => y1_result_imag_next[13].ACLR
rst => y1_result_imag_next[14].ACLR
rst => y1_result_imag_next[31].ACLR
rst => y1_result_real_next[0].ACLR
rst => y1_result_real_next[1].ACLR
rst => y1_result_real_next[2].ACLR
rst => y1_result_real_next[3].ACLR
rst => y1_result_real_next[4].ACLR
rst => y1_result_real_next[5].ACLR
rst => y1_result_real_next[6].ACLR
rst => y1_result_real_next[7].ACLR
rst => y1_result_real_next[8].ACLR
rst => y1_result_real_next[9].ACLR
rst => y1_result_real_next[10].ACLR
rst => y1_result_real_next[11].ACLR
rst => y1_result_real_next[12].ACLR
rst => y1_result_real_next[13].ACLR
rst => y1_result_real_next[14].ACLR
rst => y1_result_real_next[31].ACLR
rst => y0_result_imag_next[0].ACLR
rst => y0_result_imag_next[1].ACLR
rst => y0_result_imag_next[2].ACLR
rst => y0_result_imag_next[3].ACLR
rst => y0_result_imag_next[4].ACLR
rst => y0_result_imag_next[5].ACLR
rst => y0_result_imag_next[6].ACLR
rst => y0_result_imag_next[7].ACLR
rst => y0_result_imag_next[8].ACLR
rst => y0_result_imag_next[9].ACLR
rst => y0_result_imag_next[10].ACLR
rst => y0_result_imag_next[11].ACLR
rst => y0_result_imag_next[12].ACLR
rst => y0_result_imag_next[13].ACLR
rst => y0_result_imag_next[14].ACLR
rst => y0_result_imag_next[31].ACLR
rst => y0_result_real_next[0].ACLR
rst => y0_result_real_next[1].ACLR
rst => y0_result_real_next[2].ACLR
rst => y0_result_real_next[3].ACLR
rst => y0_result_real_next[4].ACLR
rst => y0_result_real_next[5].ACLR
rst => y0_result_real_next[6].ACLR
rst => y0_result_real_next[7].ACLR
rst => y0_result_real_next[8].ACLR
rst => y0_result_real_next[9].ACLR
rst => y0_result_real_next[10].ACLR
rst => y0_result_real_next[11].ACLR
rst => y0_result_real_next[12].ACLR
rst => y0_result_real_next[13].ACLR
rst => y0_result_real_next[14].ACLR
rst => y0_result_real_next[31].ACLR
rst => output1_imag_next[0].ACLR
rst => output1_imag_next[1].ACLR
rst => output1_imag_next[2].ACLR
rst => output1_imag_next[3].ACLR
rst => output1_imag_next[4].ACLR
rst => output1_imag_next[5].ACLR
rst => output1_imag_next[6].ACLR
rst => output1_imag_next[7].ACLR
rst => output1_imag_next[8].ACLR
rst => output1_imag_next[9].ACLR
rst => output1_imag_next[10].ACLR
rst => output1_imag_next[11].ACLR
rst => output1_imag_next[12].ACLR
rst => output1_imag_next[13].ACLR
rst => output1_imag_next[14].ACLR
rst => output1_imag_next[15].ACLR
rst => output1_real_next[0].ACLR
rst => output1_real_next[1].ACLR
rst => output1_real_next[2].ACLR
rst => output1_real_next[3].ACLR
rst => output1_real_next[4].ACLR
rst => output1_real_next[5].ACLR
rst => output1_real_next[6].ACLR
rst => output1_real_next[7].ACLR
rst => output1_real_next[8].ACLR
rst => output1_real_next[9].ACLR
rst => output1_real_next[10].ACLR
rst => output1_real_next[11].ACLR
rst => output1_real_next[12].ACLR
rst => output1_real_next[13].ACLR
rst => output1_real_next[14].ACLR
rst => output1_real_next[15].ACLR
rst => output0_imag_next[0].ACLR
rst => output0_imag_next[1].ACLR
rst => output0_imag_next[2].ACLR
rst => output0_imag_next[3].ACLR
rst => output0_imag_next[4].ACLR
rst => output0_imag_next[5].ACLR
rst => output0_imag_next[6].ACLR
rst => output0_imag_next[7].ACLR
rst => output0_imag_next[8].ACLR
rst => output0_imag_next[9].ACLR
rst => output0_imag_next[10].ACLR
rst => output0_imag_next[11].ACLR
rst => output0_imag_next[12].ACLR
rst => output0_imag_next[13].ACLR
rst => output0_imag_next[14].ACLR
rst => output0_imag_next[15].ACLR
rst => output0_real_next[0].ACLR
rst => output0_real_next[1].ACLR
rst => output0_real_next[2].ACLR
rst => output0_real_next[3].ACLR
rst => output0_real_next[4].ACLR
rst => output0_real_next[5].ACLR
rst => output0_real_next[6].ACLR
rst => output0_real_next[7].ACLR
rst => output0_real_next[8].ACLR
rst => output0_real_next[9].ACLR
rst => output0_real_next[10].ACLR
rst => output0_real_next[11].ACLR
rst => output0_real_next[12].ACLR
rst => output0_real_next[13].ACLR
rst => output0_real_next[14].ACLR
rst => output0_real_next[15].ACLR
butt2_real0[0] => adder_real0_next[0][0].DATAIN
butt2_real0[1] => adder_real0_next[0][1].DATAIN
butt2_real0[2] => adder_real0_next[0][2].DATAIN
butt2_real0[3] => adder_real0_next[0][3].DATAIN
butt2_real0[4] => adder_real0_next[0][4].DATAIN
butt2_real0[5] => adder_real0_next[0][5].DATAIN
butt2_real0[6] => adder_real0_next[0][6].DATAIN
butt2_real0[7] => adder_real0_next[0][7].DATAIN
butt2_real0[8] => adder_real0_next[0][8].DATAIN
butt2_real0[9] => adder_real0_next[0][9].DATAIN
butt2_real0[10] => adder_real0_next[0][10].DATAIN
butt2_real0[11] => adder_real0_next[0][11].DATAIN
butt2_real0[11] => adder_real0_next[0][31].DATAIN
butt2_real0[11] => adder_real0_next[0][30].DATAIN
butt2_real0[11] => adder_real0_next[0][29].DATAIN
butt2_real0[11] => adder_real0_next[0][28].DATAIN
butt2_real0[11] => adder_real0_next[0][27].DATAIN
butt2_real0[11] => adder_real0_next[0][26].DATAIN
butt2_real0[11] => adder_real0_next[0][25].DATAIN
butt2_real0[11] => adder_real0_next[0][24].DATAIN
butt2_real0[11] => adder_real0_next[0][23].DATAIN
butt2_real0[11] => adder_real0_next[0][22].DATAIN
butt2_real0[11] => adder_real0_next[0][21].DATAIN
butt2_real0[11] => adder_real0_next[0][20].DATAIN
butt2_real0[11] => adder_real0_next[0][19].DATAIN
butt2_real0[11] => adder_real0_next[0][18].DATAIN
butt2_real0[11] => adder_real0_next[0][17].DATAIN
butt2_real0[11] => adder_real0_next[0][16].DATAIN
butt2_real0[12] => adder_real0_next[0][12].DATAIN
butt2_real0[13] => adder_real0_next[0][13].DATAIN
butt2_real0[14] => adder_real0_next[0][14].DATAIN
butt2_real0[15] => adder_real0_next[0][15].DATAIN
butt2_imag0[0] => adder_imag0_next[0][0].DATAIN
butt2_imag0[1] => adder_imag0_next[0][1].DATAIN
butt2_imag0[2] => adder_imag0_next[0][2].DATAIN
butt2_imag0[3] => adder_imag0_next[0][3].DATAIN
butt2_imag0[4] => adder_imag0_next[0][4].DATAIN
butt2_imag0[5] => adder_imag0_next[0][5].DATAIN
butt2_imag0[6] => adder_imag0_next[0][6].DATAIN
butt2_imag0[7] => adder_imag0_next[0][7].DATAIN
butt2_imag0[8] => adder_imag0_next[0][8].DATAIN
butt2_imag0[9] => adder_imag0_next[0][9].DATAIN
butt2_imag0[10] => adder_imag0_next[0][10].DATAIN
butt2_imag0[11] => adder_imag0_next[0][11].DATAIN
butt2_imag0[11] => adder_imag0_next[0][31].DATAIN
butt2_imag0[11] => adder_imag0_next[0][30].DATAIN
butt2_imag0[11] => adder_imag0_next[0][29].DATAIN
butt2_imag0[11] => adder_imag0_next[0][28].DATAIN
butt2_imag0[11] => adder_imag0_next[0][27].DATAIN
butt2_imag0[11] => adder_imag0_next[0][26].DATAIN
butt2_imag0[11] => adder_imag0_next[0][25].DATAIN
butt2_imag0[11] => adder_imag0_next[0][24].DATAIN
butt2_imag0[11] => adder_imag0_next[0][23].DATAIN
butt2_imag0[11] => adder_imag0_next[0][22].DATAIN
butt2_imag0[11] => adder_imag0_next[0][21].DATAIN
butt2_imag0[11] => adder_imag0_next[0][20].DATAIN
butt2_imag0[11] => adder_imag0_next[0][19].DATAIN
butt2_imag0[11] => adder_imag0_next[0][18].DATAIN
butt2_imag0[11] => adder_imag0_next[0][17].DATAIN
butt2_imag0[11] => adder_imag0_next[0][16].DATAIN
butt2_imag0[12] => adder_imag0_next[0][12].DATAIN
butt2_imag0[13] => adder_imag0_next[0][13].DATAIN
butt2_imag0[14] => adder_imag0_next[0][14].DATAIN
butt2_imag0[15] => adder_imag0_next[0][15].DATAIN
butt2_real1[0] => butt2_real1[0].IN2
butt2_real1[1] => butt2_real1[1].IN2
butt2_real1[2] => butt2_real1[2].IN2
butt2_real1[3] => butt2_real1[3].IN2
butt2_real1[4] => butt2_real1[4].IN2
butt2_real1[5] => butt2_real1[5].IN2
butt2_real1[6] => butt2_real1[6].IN2
butt2_real1[7] => butt2_real1[7].IN2
butt2_real1[8] => butt2_real1[8].IN2
butt2_real1[9] => butt2_real1[9].IN2
butt2_real1[10] => butt2_real1[10].IN2
butt2_real1[11] => butt2_real1[11].IN2
butt2_real1[12] => butt2_real1[12].IN2
butt2_real1[13] => butt2_real1[13].IN2
butt2_real1[14] => butt2_real1[14].IN2
butt2_real1[15] => butt2_real1[15].IN2
butt2_imag1[0] => butt2_imag1[0].IN2
butt2_imag1[1] => butt2_imag1[1].IN2
butt2_imag1[2] => butt2_imag1[2].IN2
butt2_imag1[3] => butt2_imag1[3].IN2
butt2_imag1[4] => butt2_imag1[4].IN2
butt2_imag1[5] => butt2_imag1[5].IN2
butt2_imag1[6] => butt2_imag1[6].IN2
butt2_imag1[7] => butt2_imag1[7].IN2
butt2_imag1[8] => butt2_imag1[8].IN2
butt2_imag1[9] => butt2_imag1[9].IN2
butt2_imag1[10] => butt2_imag1[10].IN2
butt2_imag1[11] => butt2_imag1[11].IN2
butt2_imag1[12] => butt2_imag1[12].IN2
butt2_imag1[13] => butt2_imag1[13].IN2
butt2_imag1[14] => butt2_imag1[14].IN2
butt2_imag1[15] => butt2_imag1[15].IN2
factor_real[0] => factor_real[0].IN2
factor_real[1] => factor_real[1].IN2
factor_real[2] => factor_real[2].IN2
factor_real[3] => factor_real[3].IN2
factor_real[4] => factor_real[4].IN2
factor_real[5] => factor_real[5].IN2
factor_real[6] => factor_real[6].IN2
factor_real[7] => factor_real[7].IN2
factor_real[8] => factor_real[8].IN2
factor_real[9] => factor_real[9].IN2
factor_real[10] => factor_real[10].IN2
factor_real[11] => factor_real[11].IN2
factor_real[12] => factor_real[12].IN2
factor_real[13] => factor_real[13].IN2
factor_real[14] => factor_real[14].IN2
factor_real[15] => factor_real[15].IN2
factor_imag[0] => factor_imag[0].IN2
factor_imag[1] => factor_imag[1].IN2
factor_imag[2] => factor_imag[2].IN2
factor_imag[3] => factor_imag[3].IN2
factor_imag[4] => factor_imag[4].IN2
factor_imag[5] => factor_imag[5].IN2
factor_imag[6] => factor_imag[6].IN2
factor_imag[7] => factor_imag[7].IN2
factor_imag[8] => factor_imag[8].IN2
factor_imag[9] => factor_imag[9].IN2
factor_imag[10] => factor_imag[10].IN2
factor_imag[11] => factor_imag[11].IN2
factor_imag[12] => factor_imag[12].IN2
factor_imag[13] => factor_imag[13].IN2
factor_imag[14] => factor_imag[14].IN2
factor_imag[15] => factor_imag[15].IN2
y0_real[0] <= y0_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[1] <= y0_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[2] <= y0_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[3] <= y0_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[4] <= y0_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[5] <= y0_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[6] <= y0_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[7] <= y0_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[8] <= y0_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[9] <= y0_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[10] <= y0_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[11] <= y0_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[12] <= y0_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[13] <= y0_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[14] <= y0_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[15] <= y0_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[0] <= y0_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[1] <= y0_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[2] <= y0_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[3] <= y0_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[4] <= y0_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[5] <= y0_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[6] <= y0_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[7] <= y0_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[8] <= y0_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[9] <= y0_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[10] <= y0_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[11] <= y0_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[12] <= y0_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[13] <= y0_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[14] <= y0_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[15] <= y0_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[0] <= y1_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[1] <= y1_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[2] <= y1_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[3] <= y1_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[4] <= y1_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[5] <= y1_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[6] <= y1_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[7] <= y1_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[8] <= y1_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[9] <= y1_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[10] <= y1_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[11] <= y1_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[12] <= y1_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[13] <= y1_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[14] <= y1_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[15] <= y1_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[0] <= y1_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[1] <= y1_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[2] <= y1_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[3] <= y1_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[4] <= y1_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[5] <= y1_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[6] <= y1_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[7] <= y1_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[8] <= y1_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[9] <= y1_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[10] <= y1_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[11] <= y1_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[12] <= y1_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[13] <= y1_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[14] <= y1_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[15] <= y1_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_real0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_real1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_imag0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_imag1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit1|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2
clk => clk.IN4
rst => result_imag1_next[0].ACLR
rst => result_imag1_next[1].ACLR
rst => result_imag1_next[2].ACLR
rst => result_imag1_next[3].ACLR
rst => result_imag1_next[4].ACLR
rst => result_imag1_next[5].ACLR
rst => result_imag1_next[6].ACLR
rst => result_imag1_next[7].ACLR
rst => result_imag1_next[8].ACLR
rst => result_imag1_next[9].ACLR
rst => result_imag1_next[10].ACLR
rst => result_imag1_next[11].ACLR
rst => result_imag1_next[12].ACLR
rst => result_imag1_next[13].ACLR
rst => result_imag1_next[14].ACLR
rst => result_imag1_next[15].ACLR
rst => result_imag1_next[16].ACLR
rst => result_imag1_next[17].ACLR
rst => result_imag1_next[18].ACLR
rst => result_imag1_next[19].ACLR
rst => result_imag1_next[20].ACLR
rst => result_imag1_next[21].ACLR
rst => result_imag1_next[22].ACLR
rst => result_imag1_next[23].ACLR
rst => result_imag1_next[24].ACLR
rst => result_imag1_next[25].ACLR
rst => result_imag1_next[26].ACLR
rst => result_imag1_next[27].ACLR
rst => result_imag1_next[28].ACLR
rst => result_imag1_next[29].ACLR
rst => result_imag1_next[30].ACLR
rst => result_imag1_next[31].ACLR
rst => result_real1_next[0].ACLR
rst => result_real1_next[1].ACLR
rst => result_real1_next[2].ACLR
rst => result_real1_next[3].ACLR
rst => result_real1_next[4].ACLR
rst => result_real1_next[5].ACLR
rst => result_real1_next[6].ACLR
rst => result_real1_next[7].ACLR
rst => result_real1_next[8].ACLR
rst => result_real1_next[9].ACLR
rst => result_real1_next[10].ACLR
rst => result_real1_next[11].ACLR
rst => result_real1_next[12].ACLR
rst => result_real1_next[13].ACLR
rst => result_real1_next[14].ACLR
rst => result_real1_next[15].ACLR
rst => result_real1_next[16].ACLR
rst => result_real1_next[17].ACLR
rst => result_real1_next[18].ACLR
rst => result_real1_next[19].ACLR
rst => result_real1_next[20].ACLR
rst => result_real1_next[21].ACLR
rst => result_real1_next[22].ACLR
rst => result_real1_next[23].ACLR
rst => result_real1_next[24].ACLR
rst => result_real1_next[25].ACLR
rst => result_real1_next[26].ACLR
rst => result_real1_next[27].ACLR
rst => result_real1_next[28].ACLR
rst => result_real1_next[29].ACLR
rst => result_real1_next[30].ACLR
rst => result_real1_next[31].ACLR
rst => result_imag0_next[0].ACLR
rst => result_imag0_next[1].ACLR
rst => result_imag0_next[2].ACLR
rst => result_imag0_next[3].ACLR
rst => result_imag0_next[4].ACLR
rst => result_imag0_next[5].ACLR
rst => result_imag0_next[6].ACLR
rst => result_imag0_next[7].ACLR
rst => result_imag0_next[8].ACLR
rst => result_imag0_next[9].ACLR
rst => result_imag0_next[10].ACLR
rst => result_imag0_next[11].ACLR
rst => result_imag0_next[12].ACLR
rst => result_imag0_next[13].ACLR
rst => result_imag0_next[14].ACLR
rst => result_imag0_next[15].ACLR
rst => result_imag0_next[16].ACLR
rst => result_imag0_next[17].ACLR
rst => result_imag0_next[18].ACLR
rst => result_imag0_next[19].ACLR
rst => result_imag0_next[20].ACLR
rst => result_imag0_next[21].ACLR
rst => result_imag0_next[22].ACLR
rst => result_imag0_next[23].ACLR
rst => result_imag0_next[24].ACLR
rst => result_imag0_next[25].ACLR
rst => result_imag0_next[26].ACLR
rst => result_imag0_next[27].ACLR
rst => result_imag0_next[28].ACLR
rst => result_imag0_next[29].ACLR
rst => result_imag0_next[30].ACLR
rst => result_imag0_next[31].ACLR
rst => result_real0_next[0].ACLR
rst => result_real0_next[1].ACLR
rst => result_real0_next[2].ACLR
rst => result_real0_next[3].ACLR
rst => result_real0_next[4].ACLR
rst => result_real0_next[5].ACLR
rst => result_real0_next[6].ACLR
rst => result_real0_next[7].ACLR
rst => result_real0_next[8].ACLR
rst => result_real0_next[9].ACLR
rst => result_real0_next[10].ACLR
rst => result_real0_next[11].ACLR
rst => result_real0_next[12].ACLR
rst => result_real0_next[13].ACLR
rst => result_real0_next[14].ACLR
rst => result_real0_next[15].ACLR
rst => result_real0_next[16].ACLR
rst => result_real0_next[17].ACLR
rst => result_real0_next[18].ACLR
rst => result_real0_next[19].ACLR
rst => result_real0_next[20].ACLR
rst => result_real0_next[21].ACLR
rst => result_real0_next[22].ACLR
rst => result_real0_next[23].ACLR
rst => result_real0_next[24].ACLR
rst => result_real0_next[25].ACLR
rst => result_real0_next[26].ACLR
rst => result_real0_next[27].ACLR
rst => result_real0_next[28].ACLR
rst => result_real0_next[29].ACLR
rst => result_real0_next[30].ACLR
rst => result_real0_next[31].ACLR
rst => adder_imag1_next[0].ACLR
rst => adder_imag1_next[1].ACLR
rst => adder_imag1_next[2].ACLR
rst => adder_imag1_next[3].ACLR
rst => adder_imag1_next[4].ACLR
rst => adder_imag1_next[5].ACLR
rst => adder_imag1_next[6].ACLR
rst => adder_imag1_next[7].ACLR
rst => adder_imag1_next[8].ACLR
rst => adder_imag1_next[9].ACLR
rst => adder_imag1_next[10].ACLR
rst => adder_imag1_next[11].ACLR
rst => adder_imag1_next[12].ACLR
rst => adder_imag1_next[13].ACLR
rst => adder_imag1_next[14].ACLR
rst => adder_imag1_next[15].ACLR
rst => adder_imag1_next[16].ACLR
rst => adder_imag1_next[17].ACLR
rst => adder_imag1_next[18].ACLR
rst => adder_imag1_next[19].ACLR
rst => adder_imag1_next[20].ACLR
rst => adder_imag1_next[21].ACLR
rst => adder_imag1_next[22].ACLR
rst => adder_imag1_next[23].ACLR
rst => adder_imag1_next[24].ACLR
rst => adder_imag1_next[25].ACLR
rst => adder_imag1_next[26].ACLR
rst => adder_imag1_next[27].ACLR
rst => adder_imag1_next[28].ACLR
rst => adder_imag1_next[29].ACLR
rst => adder_imag1_next[30].ACLR
rst => adder_imag1_next[31].ACLR
rst => adder_real1_next[0].ACLR
rst => adder_real1_next[1].ACLR
rst => adder_real1_next[2].ACLR
rst => adder_real1_next[3].ACLR
rst => adder_real1_next[4].ACLR
rst => adder_real1_next[5].ACLR
rst => adder_real1_next[6].ACLR
rst => adder_real1_next[7].ACLR
rst => adder_real1_next[8].ACLR
rst => adder_real1_next[9].ACLR
rst => adder_real1_next[10].ACLR
rst => adder_real1_next[11].ACLR
rst => adder_real1_next[12].ACLR
rst => adder_real1_next[13].ACLR
rst => adder_real1_next[14].ACLR
rst => adder_real1_next[15].ACLR
rst => adder_real1_next[16].ACLR
rst => adder_real1_next[17].ACLR
rst => adder_real1_next[18].ACLR
rst => adder_real1_next[19].ACLR
rst => adder_real1_next[20].ACLR
rst => adder_real1_next[21].ACLR
rst => adder_real1_next[22].ACLR
rst => adder_real1_next[23].ACLR
rst => adder_real1_next[24].ACLR
rst => adder_real1_next[25].ACLR
rst => adder_real1_next[26].ACLR
rst => adder_real1_next[27].ACLR
rst => adder_real1_next[28].ACLR
rst => adder_real1_next[29].ACLR
rst => adder_real1_next[30].ACLR
rst => adder_real1_next[31].ACLR
rst => adder_imag0_next[0][0].ACLR
rst => adder_imag0_next[0][1].ACLR
rst => adder_imag0_next[0][2].ACLR
rst => adder_imag0_next[0][3].ACLR
rst => adder_imag0_next[0][4].ACLR
rst => adder_imag0_next[0][5].ACLR
rst => adder_imag0_next[0][6].ACLR
rst => adder_imag0_next[0][7].ACLR
rst => adder_imag0_next[0][8].ACLR
rst => adder_imag0_next[0][9].ACLR
rst => adder_imag0_next[0][10].ACLR
rst => adder_imag0_next[0][11].ACLR
rst => adder_imag0_next[0][12].ACLR
rst => adder_imag0_next[0][13].ACLR
rst => adder_imag0_next[0][14].ACLR
rst => adder_imag0_next[0][15].ACLR
rst => adder_imag0_next[0][16].ACLR
rst => adder_imag0_next[0][17].ACLR
rst => adder_imag0_next[0][18].ACLR
rst => adder_imag0_next[0][19].ACLR
rst => adder_imag0_next[0][20].ACLR
rst => adder_imag0_next[0][21].ACLR
rst => adder_imag0_next[0][22].ACLR
rst => adder_imag0_next[0][23].ACLR
rst => adder_imag0_next[0][24].ACLR
rst => adder_imag0_next[0][25].ACLR
rst => adder_imag0_next[0][26].ACLR
rst => adder_imag0_next[0][27].ACLR
rst => adder_imag0_next[0][28].ACLR
rst => adder_imag0_next[0][29].ACLR
rst => adder_imag0_next[0][30].ACLR
rst => adder_imag0_next[0][31].ACLR
rst => adder_imag0_next[1][0].ACLR
rst => adder_imag0_next[1][1].ACLR
rst => adder_imag0_next[1][2].ACLR
rst => adder_imag0_next[1][3].ACLR
rst => adder_imag0_next[1][4].ACLR
rst => adder_imag0_next[1][5].ACLR
rst => adder_imag0_next[1][6].ACLR
rst => adder_imag0_next[1][7].ACLR
rst => adder_imag0_next[1][8].ACLR
rst => adder_imag0_next[1][9].ACLR
rst => adder_imag0_next[1][10].ACLR
rst => adder_imag0_next[1][11].ACLR
rst => adder_imag0_next[1][12].ACLR
rst => adder_imag0_next[1][13].ACLR
rst => adder_imag0_next[1][14].ACLR
rst => adder_imag0_next[1][15].ACLR
rst => adder_imag0_next[1][16].ACLR
rst => adder_imag0_next[1][17].ACLR
rst => adder_imag0_next[1][18].ACLR
rst => adder_imag0_next[1][19].ACLR
rst => adder_imag0_next[1][20].ACLR
rst => adder_imag0_next[1][21].ACLR
rst => adder_imag0_next[1][22].ACLR
rst => adder_imag0_next[1][23].ACLR
rst => adder_imag0_next[1][24].ACLR
rst => adder_imag0_next[1][25].ACLR
rst => adder_imag0_next[1][26].ACLR
rst => adder_imag0_next[1][27].ACLR
rst => adder_imag0_next[1][28].ACLR
rst => adder_imag0_next[1][29].ACLR
rst => adder_imag0_next[1][30].ACLR
rst => adder_imag0_next[1][31].ACLR
rst => adder_imag0_next[2][0].ACLR
rst => adder_imag0_next[2][1].ACLR
rst => adder_imag0_next[2][2].ACLR
rst => adder_imag0_next[2][3].ACLR
rst => adder_imag0_next[2][4].ACLR
rst => adder_imag0_next[2][5].ACLR
rst => adder_imag0_next[2][6].ACLR
rst => adder_imag0_next[2][7].ACLR
rst => adder_imag0_next[2][8].ACLR
rst => adder_imag0_next[2][9].ACLR
rst => adder_imag0_next[2][10].ACLR
rst => adder_imag0_next[2][11].ACLR
rst => adder_imag0_next[2][12].ACLR
rst => adder_imag0_next[2][13].ACLR
rst => adder_imag0_next[2][14].ACLR
rst => adder_imag0_next[2][15].ACLR
rst => adder_imag0_next[2][16].ACLR
rst => adder_imag0_next[2][17].ACLR
rst => adder_imag0_next[2][18].ACLR
rst => adder_imag0_next[2][19].ACLR
rst => adder_imag0_next[2][20].ACLR
rst => adder_imag0_next[2][21].ACLR
rst => adder_imag0_next[2][22].ACLR
rst => adder_imag0_next[2][23].ACLR
rst => adder_imag0_next[2][24].ACLR
rst => adder_imag0_next[2][25].ACLR
rst => adder_imag0_next[2][26].ACLR
rst => adder_imag0_next[2][27].ACLR
rst => adder_imag0_next[2][28].ACLR
rst => adder_imag0_next[2][29].ACLR
rst => adder_imag0_next[2][30].ACLR
rst => adder_imag0_next[2][31].ACLR
rst => adder_real0_next[0][0].ACLR
rst => adder_real0_next[0][1].ACLR
rst => adder_real0_next[0][2].ACLR
rst => adder_real0_next[0][3].ACLR
rst => adder_real0_next[0][4].ACLR
rst => adder_real0_next[0][5].ACLR
rst => adder_real0_next[0][6].ACLR
rst => adder_real0_next[0][7].ACLR
rst => adder_real0_next[0][8].ACLR
rst => adder_real0_next[0][9].ACLR
rst => adder_real0_next[0][10].ACLR
rst => adder_real0_next[0][11].ACLR
rst => adder_real0_next[0][12].ACLR
rst => adder_real0_next[0][13].ACLR
rst => adder_real0_next[0][14].ACLR
rst => adder_real0_next[0][15].ACLR
rst => adder_real0_next[0][16].ACLR
rst => adder_real0_next[0][17].ACLR
rst => adder_real0_next[0][18].ACLR
rst => adder_real0_next[0][19].ACLR
rst => adder_real0_next[0][20].ACLR
rst => adder_real0_next[0][21].ACLR
rst => adder_real0_next[0][22].ACLR
rst => adder_real0_next[0][23].ACLR
rst => adder_real0_next[0][24].ACLR
rst => adder_real0_next[0][25].ACLR
rst => adder_real0_next[0][26].ACLR
rst => adder_real0_next[0][27].ACLR
rst => adder_real0_next[0][28].ACLR
rst => adder_real0_next[0][29].ACLR
rst => adder_real0_next[0][30].ACLR
rst => adder_real0_next[0][31].ACLR
rst => adder_real0_next[1][0].ACLR
rst => adder_real0_next[1][1].ACLR
rst => adder_real0_next[1][2].ACLR
rst => adder_real0_next[1][3].ACLR
rst => adder_real0_next[1][4].ACLR
rst => adder_real0_next[1][5].ACLR
rst => adder_real0_next[1][6].ACLR
rst => adder_real0_next[1][7].ACLR
rst => adder_real0_next[1][8].ACLR
rst => adder_real0_next[1][9].ACLR
rst => adder_real0_next[1][10].ACLR
rst => adder_real0_next[1][11].ACLR
rst => adder_real0_next[1][12].ACLR
rst => adder_real0_next[1][13].ACLR
rst => adder_real0_next[1][14].ACLR
rst => adder_real0_next[1][15].ACLR
rst => adder_real0_next[1][16].ACLR
rst => adder_real0_next[1][17].ACLR
rst => adder_real0_next[1][18].ACLR
rst => adder_real0_next[1][19].ACLR
rst => adder_real0_next[1][20].ACLR
rst => adder_real0_next[1][21].ACLR
rst => adder_real0_next[1][22].ACLR
rst => adder_real0_next[1][23].ACLR
rst => adder_real0_next[1][24].ACLR
rst => adder_real0_next[1][25].ACLR
rst => adder_real0_next[1][26].ACLR
rst => adder_real0_next[1][27].ACLR
rst => adder_real0_next[1][28].ACLR
rst => adder_real0_next[1][29].ACLR
rst => adder_real0_next[1][30].ACLR
rst => adder_real0_next[1][31].ACLR
rst => adder_real0_next[2][0].ACLR
rst => adder_real0_next[2][1].ACLR
rst => adder_real0_next[2][2].ACLR
rst => adder_real0_next[2][3].ACLR
rst => adder_real0_next[2][4].ACLR
rst => adder_real0_next[2][5].ACLR
rst => adder_real0_next[2][6].ACLR
rst => adder_real0_next[2][7].ACLR
rst => adder_real0_next[2][8].ACLR
rst => adder_real0_next[2][9].ACLR
rst => adder_real0_next[2][10].ACLR
rst => adder_real0_next[2][11].ACLR
rst => adder_real0_next[2][12].ACLR
rst => adder_real0_next[2][13].ACLR
rst => adder_real0_next[2][14].ACLR
rst => adder_real0_next[2][15].ACLR
rst => adder_real0_next[2][16].ACLR
rst => adder_real0_next[2][17].ACLR
rst => adder_real0_next[2][18].ACLR
rst => adder_real0_next[2][19].ACLR
rst => adder_real0_next[2][20].ACLR
rst => adder_real0_next[2][21].ACLR
rst => adder_real0_next[2][22].ACLR
rst => adder_real0_next[2][23].ACLR
rst => adder_real0_next[2][24].ACLR
rst => adder_real0_next[2][25].ACLR
rst => adder_real0_next[2][26].ACLR
rst => adder_real0_next[2][27].ACLR
rst => adder_real0_next[2][28].ACLR
rst => adder_real0_next[2][29].ACLR
rst => adder_real0_next[2][30].ACLR
rst => adder_real0_next[2][31].ACLR
rst => y1_result_imag_next[0].ACLR
rst => y1_result_imag_next[1].ACLR
rst => y1_result_imag_next[2].ACLR
rst => y1_result_imag_next[3].ACLR
rst => y1_result_imag_next[4].ACLR
rst => y1_result_imag_next[5].ACLR
rst => y1_result_imag_next[6].ACLR
rst => y1_result_imag_next[7].ACLR
rst => y1_result_imag_next[8].ACLR
rst => y1_result_imag_next[9].ACLR
rst => y1_result_imag_next[10].ACLR
rst => y1_result_imag_next[11].ACLR
rst => y1_result_imag_next[12].ACLR
rst => y1_result_imag_next[13].ACLR
rst => y1_result_imag_next[14].ACLR
rst => y1_result_imag_next[31].ACLR
rst => y1_result_real_next[0].ACLR
rst => y1_result_real_next[1].ACLR
rst => y1_result_real_next[2].ACLR
rst => y1_result_real_next[3].ACLR
rst => y1_result_real_next[4].ACLR
rst => y1_result_real_next[5].ACLR
rst => y1_result_real_next[6].ACLR
rst => y1_result_real_next[7].ACLR
rst => y1_result_real_next[8].ACLR
rst => y1_result_real_next[9].ACLR
rst => y1_result_real_next[10].ACLR
rst => y1_result_real_next[11].ACLR
rst => y1_result_real_next[12].ACLR
rst => y1_result_real_next[13].ACLR
rst => y1_result_real_next[14].ACLR
rst => y1_result_real_next[31].ACLR
rst => y0_result_imag_next[0].ACLR
rst => y0_result_imag_next[1].ACLR
rst => y0_result_imag_next[2].ACLR
rst => y0_result_imag_next[3].ACLR
rst => y0_result_imag_next[4].ACLR
rst => y0_result_imag_next[5].ACLR
rst => y0_result_imag_next[6].ACLR
rst => y0_result_imag_next[7].ACLR
rst => y0_result_imag_next[8].ACLR
rst => y0_result_imag_next[9].ACLR
rst => y0_result_imag_next[10].ACLR
rst => y0_result_imag_next[11].ACLR
rst => y0_result_imag_next[12].ACLR
rst => y0_result_imag_next[13].ACLR
rst => y0_result_imag_next[14].ACLR
rst => y0_result_imag_next[31].ACLR
rst => y0_result_real_next[0].ACLR
rst => y0_result_real_next[1].ACLR
rst => y0_result_real_next[2].ACLR
rst => y0_result_real_next[3].ACLR
rst => y0_result_real_next[4].ACLR
rst => y0_result_real_next[5].ACLR
rst => y0_result_real_next[6].ACLR
rst => y0_result_real_next[7].ACLR
rst => y0_result_real_next[8].ACLR
rst => y0_result_real_next[9].ACLR
rst => y0_result_real_next[10].ACLR
rst => y0_result_real_next[11].ACLR
rst => y0_result_real_next[12].ACLR
rst => y0_result_real_next[13].ACLR
rst => y0_result_real_next[14].ACLR
rst => y0_result_real_next[31].ACLR
rst => output1_imag_next[0].ACLR
rst => output1_imag_next[1].ACLR
rst => output1_imag_next[2].ACLR
rst => output1_imag_next[3].ACLR
rst => output1_imag_next[4].ACLR
rst => output1_imag_next[5].ACLR
rst => output1_imag_next[6].ACLR
rst => output1_imag_next[7].ACLR
rst => output1_imag_next[8].ACLR
rst => output1_imag_next[9].ACLR
rst => output1_imag_next[10].ACLR
rst => output1_imag_next[11].ACLR
rst => output1_imag_next[12].ACLR
rst => output1_imag_next[13].ACLR
rst => output1_imag_next[14].ACLR
rst => output1_imag_next[15].ACLR
rst => output1_real_next[0].ACLR
rst => output1_real_next[1].ACLR
rst => output1_real_next[2].ACLR
rst => output1_real_next[3].ACLR
rst => output1_real_next[4].ACLR
rst => output1_real_next[5].ACLR
rst => output1_real_next[6].ACLR
rst => output1_real_next[7].ACLR
rst => output1_real_next[8].ACLR
rst => output1_real_next[9].ACLR
rst => output1_real_next[10].ACLR
rst => output1_real_next[11].ACLR
rst => output1_real_next[12].ACLR
rst => output1_real_next[13].ACLR
rst => output1_real_next[14].ACLR
rst => output1_real_next[15].ACLR
rst => output0_imag_next[0].ACLR
rst => output0_imag_next[1].ACLR
rst => output0_imag_next[2].ACLR
rst => output0_imag_next[3].ACLR
rst => output0_imag_next[4].ACLR
rst => output0_imag_next[5].ACLR
rst => output0_imag_next[6].ACLR
rst => output0_imag_next[7].ACLR
rst => output0_imag_next[8].ACLR
rst => output0_imag_next[9].ACLR
rst => output0_imag_next[10].ACLR
rst => output0_imag_next[11].ACLR
rst => output0_imag_next[12].ACLR
rst => output0_imag_next[13].ACLR
rst => output0_imag_next[14].ACLR
rst => output0_imag_next[15].ACLR
rst => output0_real_next[0].ACLR
rst => output0_real_next[1].ACLR
rst => output0_real_next[2].ACLR
rst => output0_real_next[3].ACLR
rst => output0_real_next[4].ACLR
rst => output0_real_next[5].ACLR
rst => output0_real_next[6].ACLR
rst => output0_real_next[7].ACLR
rst => output0_real_next[8].ACLR
rst => output0_real_next[9].ACLR
rst => output0_real_next[10].ACLR
rst => output0_real_next[11].ACLR
rst => output0_real_next[12].ACLR
rst => output0_real_next[13].ACLR
rst => output0_real_next[14].ACLR
rst => output0_real_next[15].ACLR
butt2_real0[0] => adder_real0_next[0][0].DATAIN
butt2_real0[1] => adder_real0_next[0][1].DATAIN
butt2_real0[2] => adder_real0_next[0][2].DATAIN
butt2_real0[3] => adder_real0_next[0][3].DATAIN
butt2_real0[4] => adder_real0_next[0][4].DATAIN
butt2_real0[5] => adder_real0_next[0][5].DATAIN
butt2_real0[6] => adder_real0_next[0][6].DATAIN
butt2_real0[7] => adder_real0_next[0][7].DATAIN
butt2_real0[8] => adder_real0_next[0][8].DATAIN
butt2_real0[9] => adder_real0_next[0][9].DATAIN
butt2_real0[10] => adder_real0_next[0][10].DATAIN
butt2_real0[11] => adder_real0_next[0][11].DATAIN
butt2_real0[11] => adder_real0_next[0][31].DATAIN
butt2_real0[11] => adder_real0_next[0][30].DATAIN
butt2_real0[11] => adder_real0_next[0][29].DATAIN
butt2_real0[11] => adder_real0_next[0][28].DATAIN
butt2_real0[11] => adder_real0_next[0][27].DATAIN
butt2_real0[11] => adder_real0_next[0][26].DATAIN
butt2_real0[11] => adder_real0_next[0][25].DATAIN
butt2_real0[11] => adder_real0_next[0][24].DATAIN
butt2_real0[11] => adder_real0_next[0][23].DATAIN
butt2_real0[11] => adder_real0_next[0][22].DATAIN
butt2_real0[11] => adder_real0_next[0][21].DATAIN
butt2_real0[11] => adder_real0_next[0][20].DATAIN
butt2_real0[11] => adder_real0_next[0][19].DATAIN
butt2_real0[11] => adder_real0_next[0][18].DATAIN
butt2_real0[11] => adder_real0_next[0][17].DATAIN
butt2_real0[11] => adder_real0_next[0][16].DATAIN
butt2_real0[12] => adder_real0_next[0][12].DATAIN
butt2_real0[13] => adder_real0_next[0][13].DATAIN
butt2_real0[14] => adder_real0_next[0][14].DATAIN
butt2_real0[15] => adder_real0_next[0][15].DATAIN
butt2_imag0[0] => adder_imag0_next[0][0].DATAIN
butt2_imag0[1] => adder_imag0_next[0][1].DATAIN
butt2_imag0[2] => adder_imag0_next[0][2].DATAIN
butt2_imag0[3] => adder_imag0_next[0][3].DATAIN
butt2_imag0[4] => adder_imag0_next[0][4].DATAIN
butt2_imag0[5] => adder_imag0_next[0][5].DATAIN
butt2_imag0[6] => adder_imag0_next[0][6].DATAIN
butt2_imag0[7] => adder_imag0_next[0][7].DATAIN
butt2_imag0[8] => adder_imag0_next[0][8].DATAIN
butt2_imag0[9] => adder_imag0_next[0][9].DATAIN
butt2_imag0[10] => adder_imag0_next[0][10].DATAIN
butt2_imag0[11] => adder_imag0_next[0][11].DATAIN
butt2_imag0[11] => adder_imag0_next[0][31].DATAIN
butt2_imag0[11] => adder_imag0_next[0][30].DATAIN
butt2_imag0[11] => adder_imag0_next[0][29].DATAIN
butt2_imag0[11] => adder_imag0_next[0][28].DATAIN
butt2_imag0[11] => adder_imag0_next[0][27].DATAIN
butt2_imag0[11] => adder_imag0_next[0][26].DATAIN
butt2_imag0[11] => adder_imag0_next[0][25].DATAIN
butt2_imag0[11] => adder_imag0_next[0][24].DATAIN
butt2_imag0[11] => adder_imag0_next[0][23].DATAIN
butt2_imag0[11] => adder_imag0_next[0][22].DATAIN
butt2_imag0[11] => adder_imag0_next[0][21].DATAIN
butt2_imag0[11] => adder_imag0_next[0][20].DATAIN
butt2_imag0[11] => adder_imag0_next[0][19].DATAIN
butt2_imag0[11] => adder_imag0_next[0][18].DATAIN
butt2_imag0[11] => adder_imag0_next[0][17].DATAIN
butt2_imag0[11] => adder_imag0_next[0][16].DATAIN
butt2_imag0[12] => adder_imag0_next[0][12].DATAIN
butt2_imag0[13] => adder_imag0_next[0][13].DATAIN
butt2_imag0[14] => adder_imag0_next[0][14].DATAIN
butt2_imag0[15] => adder_imag0_next[0][15].DATAIN
butt2_real1[0] => butt2_real1[0].IN2
butt2_real1[1] => butt2_real1[1].IN2
butt2_real1[2] => butt2_real1[2].IN2
butt2_real1[3] => butt2_real1[3].IN2
butt2_real1[4] => butt2_real1[4].IN2
butt2_real1[5] => butt2_real1[5].IN2
butt2_real1[6] => butt2_real1[6].IN2
butt2_real1[7] => butt2_real1[7].IN2
butt2_real1[8] => butt2_real1[8].IN2
butt2_real1[9] => butt2_real1[9].IN2
butt2_real1[10] => butt2_real1[10].IN2
butt2_real1[11] => butt2_real1[11].IN2
butt2_real1[12] => butt2_real1[12].IN2
butt2_real1[13] => butt2_real1[13].IN2
butt2_real1[14] => butt2_real1[14].IN2
butt2_real1[15] => butt2_real1[15].IN2
butt2_imag1[0] => butt2_imag1[0].IN2
butt2_imag1[1] => butt2_imag1[1].IN2
butt2_imag1[2] => butt2_imag1[2].IN2
butt2_imag1[3] => butt2_imag1[3].IN2
butt2_imag1[4] => butt2_imag1[4].IN2
butt2_imag1[5] => butt2_imag1[5].IN2
butt2_imag1[6] => butt2_imag1[6].IN2
butt2_imag1[7] => butt2_imag1[7].IN2
butt2_imag1[8] => butt2_imag1[8].IN2
butt2_imag1[9] => butt2_imag1[9].IN2
butt2_imag1[10] => butt2_imag1[10].IN2
butt2_imag1[11] => butt2_imag1[11].IN2
butt2_imag1[12] => butt2_imag1[12].IN2
butt2_imag1[13] => butt2_imag1[13].IN2
butt2_imag1[14] => butt2_imag1[14].IN2
butt2_imag1[15] => butt2_imag1[15].IN2
factor_real[0] => factor_real[0].IN2
factor_real[1] => factor_real[1].IN2
factor_real[2] => factor_real[2].IN2
factor_real[3] => factor_real[3].IN2
factor_real[4] => factor_real[4].IN2
factor_real[5] => factor_real[5].IN2
factor_real[6] => factor_real[6].IN2
factor_real[7] => factor_real[7].IN2
factor_real[8] => factor_real[8].IN2
factor_real[9] => factor_real[9].IN2
factor_real[10] => factor_real[10].IN2
factor_real[11] => factor_real[11].IN2
factor_real[12] => factor_real[12].IN2
factor_real[13] => factor_real[13].IN2
factor_real[14] => factor_real[14].IN2
factor_real[15] => factor_real[15].IN2
factor_imag[0] => factor_imag[0].IN2
factor_imag[1] => factor_imag[1].IN2
factor_imag[2] => factor_imag[2].IN2
factor_imag[3] => factor_imag[3].IN2
factor_imag[4] => factor_imag[4].IN2
factor_imag[5] => factor_imag[5].IN2
factor_imag[6] => factor_imag[6].IN2
factor_imag[7] => factor_imag[7].IN2
factor_imag[8] => factor_imag[8].IN2
factor_imag[9] => factor_imag[9].IN2
factor_imag[10] => factor_imag[10].IN2
factor_imag[11] => factor_imag[11].IN2
factor_imag[12] => factor_imag[12].IN2
factor_imag[13] => factor_imag[13].IN2
factor_imag[14] => factor_imag[14].IN2
factor_imag[15] => factor_imag[15].IN2
y0_real[0] <= y0_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[1] <= y0_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[2] <= y0_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[3] <= y0_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[4] <= y0_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[5] <= y0_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[6] <= y0_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[7] <= y0_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[8] <= y0_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[9] <= y0_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[10] <= y0_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[11] <= y0_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[12] <= y0_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[13] <= y0_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[14] <= y0_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[15] <= y0_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[0] <= y0_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[1] <= y0_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[2] <= y0_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[3] <= y0_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[4] <= y0_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[5] <= y0_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[6] <= y0_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[7] <= y0_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[8] <= y0_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[9] <= y0_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[10] <= y0_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[11] <= y0_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[12] <= y0_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[13] <= y0_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[14] <= y0_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[15] <= y0_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[0] <= y1_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[1] <= y1_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[2] <= y1_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[3] <= y1_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[4] <= y1_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[5] <= y1_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[6] <= y1_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[7] <= y1_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[8] <= y1_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[9] <= y1_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[10] <= y1_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[11] <= y1_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[12] <= y1_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[13] <= y1_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[14] <= y1_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[15] <= y1_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[0] <= y1_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[1] <= y1_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[2] <= y1_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[3] <= y1_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[4] <= y1_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[5] <= y1_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[6] <= y1_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[7] <= y1_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[8] <= y1_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[9] <= y1_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[10] <= y1_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[11] <= y1_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[12] <= y1_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[13] <= y1_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[14] <= y1_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[15] <= y1_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_real0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_real1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_imag0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_imag1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit2|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3
clk => clk.IN4
rst => result_imag1_next[0].ACLR
rst => result_imag1_next[1].ACLR
rst => result_imag1_next[2].ACLR
rst => result_imag1_next[3].ACLR
rst => result_imag1_next[4].ACLR
rst => result_imag1_next[5].ACLR
rst => result_imag1_next[6].ACLR
rst => result_imag1_next[7].ACLR
rst => result_imag1_next[8].ACLR
rst => result_imag1_next[9].ACLR
rst => result_imag1_next[10].ACLR
rst => result_imag1_next[11].ACLR
rst => result_imag1_next[12].ACLR
rst => result_imag1_next[13].ACLR
rst => result_imag1_next[14].ACLR
rst => result_imag1_next[15].ACLR
rst => result_imag1_next[16].ACLR
rst => result_imag1_next[17].ACLR
rst => result_imag1_next[18].ACLR
rst => result_imag1_next[19].ACLR
rst => result_imag1_next[20].ACLR
rst => result_imag1_next[21].ACLR
rst => result_imag1_next[22].ACLR
rst => result_imag1_next[23].ACLR
rst => result_imag1_next[24].ACLR
rst => result_imag1_next[25].ACLR
rst => result_imag1_next[26].ACLR
rst => result_imag1_next[27].ACLR
rst => result_imag1_next[28].ACLR
rst => result_imag1_next[29].ACLR
rst => result_imag1_next[30].ACLR
rst => result_imag1_next[31].ACLR
rst => result_real1_next[0].ACLR
rst => result_real1_next[1].ACLR
rst => result_real1_next[2].ACLR
rst => result_real1_next[3].ACLR
rst => result_real1_next[4].ACLR
rst => result_real1_next[5].ACLR
rst => result_real1_next[6].ACLR
rst => result_real1_next[7].ACLR
rst => result_real1_next[8].ACLR
rst => result_real1_next[9].ACLR
rst => result_real1_next[10].ACLR
rst => result_real1_next[11].ACLR
rst => result_real1_next[12].ACLR
rst => result_real1_next[13].ACLR
rst => result_real1_next[14].ACLR
rst => result_real1_next[15].ACLR
rst => result_real1_next[16].ACLR
rst => result_real1_next[17].ACLR
rst => result_real1_next[18].ACLR
rst => result_real1_next[19].ACLR
rst => result_real1_next[20].ACLR
rst => result_real1_next[21].ACLR
rst => result_real1_next[22].ACLR
rst => result_real1_next[23].ACLR
rst => result_real1_next[24].ACLR
rst => result_real1_next[25].ACLR
rst => result_real1_next[26].ACLR
rst => result_real1_next[27].ACLR
rst => result_real1_next[28].ACLR
rst => result_real1_next[29].ACLR
rst => result_real1_next[30].ACLR
rst => result_real1_next[31].ACLR
rst => result_imag0_next[0].ACLR
rst => result_imag0_next[1].ACLR
rst => result_imag0_next[2].ACLR
rst => result_imag0_next[3].ACLR
rst => result_imag0_next[4].ACLR
rst => result_imag0_next[5].ACLR
rst => result_imag0_next[6].ACLR
rst => result_imag0_next[7].ACLR
rst => result_imag0_next[8].ACLR
rst => result_imag0_next[9].ACLR
rst => result_imag0_next[10].ACLR
rst => result_imag0_next[11].ACLR
rst => result_imag0_next[12].ACLR
rst => result_imag0_next[13].ACLR
rst => result_imag0_next[14].ACLR
rst => result_imag0_next[15].ACLR
rst => result_imag0_next[16].ACLR
rst => result_imag0_next[17].ACLR
rst => result_imag0_next[18].ACLR
rst => result_imag0_next[19].ACLR
rst => result_imag0_next[20].ACLR
rst => result_imag0_next[21].ACLR
rst => result_imag0_next[22].ACLR
rst => result_imag0_next[23].ACLR
rst => result_imag0_next[24].ACLR
rst => result_imag0_next[25].ACLR
rst => result_imag0_next[26].ACLR
rst => result_imag0_next[27].ACLR
rst => result_imag0_next[28].ACLR
rst => result_imag0_next[29].ACLR
rst => result_imag0_next[30].ACLR
rst => result_imag0_next[31].ACLR
rst => result_real0_next[0].ACLR
rst => result_real0_next[1].ACLR
rst => result_real0_next[2].ACLR
rst => result_real0_next[3].ACLR
rst => result_real0_next[4].ACLR
rst => result_real0_next[5].ACLR
rst => result_real0_next[6].ACLR
rst => result_real0_next[7].ACLR
rst => result_real0_next[8].ACLR
rst => result_real0_next[9].ACLR
rst => result_real0_next[10].ACLR
rst => result_real0_next[11].ACLR
rst => result_real0_next[12].ACLR
rst => result_real0_next[13].ACLR
rst => result_real0_next[14].ACLR
rst => result_real0_next[15].ACLR
rst => result_real0_next[16].ACLR
rst => result_real0_next[17].ACLR
rst => result_real0_next[18].ACLR
rst => result_real0_next[19].ACLR
rst => result_real0_next[20].ACLR
rst => result_real0_next[21].ACLR
rst => result_real0_next[22].ACLR
rst => result_real0_next[23].ACLR
rst => result_real0_next[24].ACLR
rst => result_real0_next[25].ACLR
rst => result_real0_next[26].ACLR
rst => result_real0_next[27].ACLR
rst => result_real0_next[28].ACLR
rst => result_real0_next[29].ACLR
rst => result_real0_next[30].ACLR
rst => result_real0_next[31].ACLR
rst => adder_imag1_next[0].ACLR
rst => adder_imag1_next[1].ACLR
rst => adder_imag1_next[2].ACLR
rst => adder_imag1_next[3].ACLR
rst => adder_imag1_next[4].ACLR
rst => adder_imag1_next[5].ACLR
rst => adder_imag1_next[6].ACLR
rst => adder_imag1_next[7].ACLR
rst => adder_imag1_next[8].ACLR
rst => adder_imag1_next[9].ACLR
rst => adder_imag1_next[10].ACLR
rst => adder_imag1_next[11].ACLR
rst => adder_imag1_next[12].ACLR
rst => adder_imag1_next[13].ACLR
rst => adder_imag1_next[14].ACLR
rst => adder_imag1_next[15].ACLR
rst => adder_imag1_next[16].ACLR
rst => adder_imag1_next[17].ACLR
rst => adder_imag1_next[18].ACLR
rst => adder_imag1_next[19].ACLR
rst => adder_imag1_next[20].ACLR
rst => adder_imag1_next[21].ACLR
rst => adder_imag1_next[22].ACLR
rst => adder_imag1_next[23].ACLR
rst => adder_imag1_next[24].ACLR
rst => adder_imag1_next[25].ACLR
rst => adder_imag1_next[26].ACLR
rst => adder_imag1_next[27].ACLR
rst => adder_imag1_next[28].ACLR
rst => adder_imag1_next[29].ACLR
rst => adder_imag1_next[30].ACLR
rst => adder_imag1_next[31].ACLR
rst => adder_real1_next[0].ACLR
rst => adder_real1_next[1].ACLR
rst => adder_real1_next[2].ACLR
rst => adder_real1_next[3].ACLR
rst => adder_real1_next[4].ACLR
rst => adder_real1_next[5].ACLR
rst => adder_real1_next[6].ACLR
rst => adder_real1_next[7].ACLR
rst => adder_real1_next[8].ACLR
rst => adder_real1_next[9].ACLR
rst => adder_real1_next[10].ACLR
rst => adder_real1_next[11].ACLR
rst => adder_real1_next[12].ACLR
rst => adder_real1_next[13].ACLR
rst => adder_real1_next[14].ACLR
rst => adder_real1_next[15].ACLR
rst => adder_real1_next[16].ACLR
rst => adder_real1_next[17].ACLR
rst => adder_real1_next[18].ACLR
rst => adder_real1_next[19].ACLR
rst => adder_real1_next[20].ACLR
rst => adder_real1_next[21].ACLR
rst => adder_real1_next[22].ACLR
rst => adder_real1_next[23].ACLR
rst => adder_real1_next[24].ACLR
rst => adder_real1_next[25].ACLR
rst => adder_real1_next[26].ACLR
rst => adder_real1_next[27].ACLR
rst => adder_real1_next[28].ACLR
rst => adder_real1_next[29].ACLR
rst => adder_real1_next[30].ACLR
rst => adder_real1_next[31].ACLR
rst => adder_imag0_next[0][0].ACLR
rst => adder_imag0_next[0][1].ACLR
rst => adder_imag0_next[0][2].ACLR
rst => adder_imag0_next[0][3].ACLR
rst => adder_imag0_next[0][4].ACLR
rst => adder_imag0_next[0][5].ACLR
rst => adder_imag0_next[0][6].ACLR
rst => adder_imag0_next[0][7].ACLR
rst => adder_imag0_next[0][8].ACLR
rst => adder_imag0_next[0][9].ACLR
rst => adder_imag0_next[0][10].ACLR
rst => adder_imag0_next[0][11].ACLR
rst => adder_imag0_next[0][12].ACLR
rst => adder_imag0_next[0][13].ACLR
rst => adder_imag0_next[0][14].ACLR
rst => adder_imag0_next[0][15].ACLR
rst => adder_imag0_next[0][16].ACLR
rst => adder_imag0_next[0][17].ACLR
rst => adder_imag0_next[0][18].ACLR
rst => adder_imag0_next[0][19].ACLR
rst => adder_imag0_next[0][20].ACLR
rst => adder_imag0_next[0][21].ACLR
rst => adder_imag0_next[0][22].ACLR
rst => adder_imag0_next[0][23].ACLR
rst => adder_imag0_next[0][24].ACLR
rst => adder_imag0_next[0][25].ACLR
rst => adder_imag0_next[0][26].ACLR
rst => adder_imag0_next[0][27].ACLR
rst => adder_imag0_next[0][28].ACLR
rst => adder_imag0_next[0][29].ACLR
rst => adder_imag0_next[0][30].ACLR
rst => adder_imag0_next[0][31].ACLR
rst => adder_imag0_next[1][0].ACLR
rst => adder_imag0_next[1][1].ACLR
rst => adder_imag0_next[1][2].ACLR
rst => adder_imag0_next[1][3].ACLR
rst => adder_imag0_next[1][4].ACLR
rst => adder_imag0_next[1][5].ACLR
rst => adder_imag0_next[1][6].ACLR
rst => adder_imag0_next[1][7].ACLR
rst => adder_imag0_next[1][8].ACLR
rst => adder_imag0_next[1][9].ACLR
rst => adder_imag0_next[1][10].ACLR
rst => adder_imag0_next[1][11].ACLR
rst => adder_imag0_next[1][12].ACLR
rst => adder_imag0_next[1][13].ACLR
rst => adder_imag0_next[1][14].ACLR
rst => adder_imag0_next[1][15].ACLR
rst => adder_imag0_next[1][16].ACLR
rst => adder_imag0_next[1][17].ACLR
rst => adder_imag0_next[1][18].ACLR
rst => adder_imag0_next[1][19].ACLR
rst => adder_imag0_next[1][20].ACLR
rst => adder_imag0_next[1][21].ACLR
rst => adder_imag0_next[1][22].ACLR
rst => adder_imag0_next[1][23].ACLR
rst => adder_imag0_next[1][24].ACLR
rst => adder_imag0_next[1][25].ACLR
rst => adder_imag0_next[1][26].ACLR
rst => adder_imag0_next[1][27].ACLR
rst => adder_imag0_next[1][28].ACLR
rst => adder_imag0_next[1][29].ACLR
rst => adder_imag0_next[1][30].ACLR
rst => adder_imag0_next[1][31].ACLR
rst => adder_imag0_next[2][0].ACLR
rst => adder_imag0_next[2][1].ACLR
rst => adder_imag0_next[2][2].ACLR
rst => adder_imag0_next[2][3].ACLR
rst => adder_imag0_next[2][4].ACLR
rst => adder_imag0_next[2][5].ACLR
rst => adder_imag0_next[2][6].ACLR
rst => adder_imag0_next[2][7].ACLR
rst => adder_imag0_next[2][8].ACLR
rst => adder_imag0_next[2][9].ACLR
rst => adder_imag0_next[2][10].ACLR
rst => adder_imag0_next[2][11].ACLR
rst => adder_imag0_next[2][12].ACLR
rst => adder_imag0_next[2][13].ACLR
rst => adder_imag0_next[2][14].ACLR
rst => adder_imag0_next[2][15].ACLR
rst => adder_imag0_next[2][16].ACLR
rst => adder_imag0_next[2][17].ACLR
rst => adder_imag0_next[2][18].ACLR
rst => adder_imag0_next[2][19].ACLR
rst => adder_imag0_next[2][20].ACLR
rst => adder_imag0_next[2][21].ACLR
rst => adder_imag0_next[2][22].ACLR
rst => adder_imag0_next[2][23].ACLR
rst => adder_imag0_next[2][24].ACLR
rst => adder_imag0_next[2][25].ACLR
rst => adder_imag0_next[2][26].ACLR
rst => adder_imag0_next[2][27].ACLR
rst => adder_imag0_next[2][28].ACLR
rst => adder_imag0_next[2][29].ACLR
rst => adder_imag0_next[2][30].ACLR
rst => adder_imag0_next[2][31].ACLR
rst => adder_real0_next[0][0].ACLR
rst => adder_real0_next[0][1].ACLR
rst => adder_real0_next[0][2].ACLR
rst => adder_real0_next[0][3].ACLR
rst => adder_real0_next[0][4].ACLR
rst => adder_real0_next[0][5].ACLR
rst => adder_real0_next[0][6].ACLR
rst => adder_real0_next[0][7].ACLR
rst => adder_real0_next[0][8].ACLR
rst => adder_real0_next[0][9].ACLR
rst => adder_real0_next[0][10].ACLR
rst => adder_real0_next[0][11].ACLR
rst => adder_real0_next[0][12].ACLR
rst => adder_real0_next[0][13].ACLR
rst => adder_real0_next[0][14].ACLR
rst => adder_real0_next[0][15].ACLR
rst => adder_real0_next[0][16].ACLR
rst => adder_real0_next[0][17].ACLR
rst => adder_real0_next[0][18].ACLR
rst => adder_real0_next[0][19].ACLR
rst => adder_real0_next[0][20].ACLR
rst => adder_real0_next[0][21].ACLR
rst => adder_real0_next[0][22].ACLR
rst => adder_real0_next[0][23].ACLR
rst => adder_real0_next[0][24].ACLR
rst => adder_real0_next[0][25].ACLR
rst => adder_real0_next[0][26].ACLR
rst => adder_real0_next[0][27].ACLR
rst => adder_real0_next[0][28].ACLR
rst => adder_real0_next[0][29].ACLR
rst => adder_real0_next[0][30].ACLR
rst => adder_real0_next[0][31].ACLR
rst => adder_real0_next[1][0].ACLR
rst => adder_real0_next[1][1].ACLR
rst => adder_real0_next[1][2].ACLR
rst => adder_real0_next[1][3].ACLR
rst => adder_real0_next[1][4].ACLR
rst => adder_real0_next[1][5].ACLR
rst => adder_real0_next[1][6].ACLR
rst => adder_real0_next[1][7].ACLR
rst => adder_real0_next[1][8].ACLR
rst => adder_real0_next[1][9].ACLR
rst => adder_real0_next[1][10].ACLR
rst => adder_real0_next[1][11].ACLR
rst => adder_real0_next[1][12].ACLR
rst => adder_real0_next[1][13].ACLR
rst => adder_real0_next[1][14].ACLR
rst => adder_real0_next[1][15].ACLR
rst => adder_real0_next[1][16].ACLR
rst => adder_real0_next[1][17].ACLR
rst => adder_real0_next[1][18].ACLR
rst => adder_real0_next[1][19].ACLR
rst => adder_real0_next[1][20].ACLR
rst => adder_real0_next[1][21].ACLR
rst => adder_real0_next[1][22].ACLR
rst => adder_real0_next[1][23].ACLR
rst => adder_real0_next[1][24].ACLR
rst => adder_real0_next[1][25].ACLR
rst => adder_real0_next[1][26].ACLR
rst => adder_real0_next[1][27].ACLR
rst => adder_real0_next[1][28].ACLR
rst => adder_real0_next[1][29].ACLR
rst => adder_real0_next[1][30].ACLR
rst => adder_real0_next[1][31].ACLR
rst => adder_real0_next[2][0].ACLR
rst => adder_real0_next[2][1].ACLR
rst => adder_real0_next[2][2].ACLR
rst => adder_real0_next[2][3].ACLR
rst => adder_real0_next[2][4].ACLR
rst => adder_real0_next[2][5].ACLR
rst => adder_real0_next[2][6].ACLR
rst => adder_real0_next[2][7].ACLR
rst => adder_real0_next[2][8].ACLR
rst => adder_real0_next[2][9].ACLR
rst => adder_real0_next[2][10].ACLR
rst => adder_real0_next[2][11].ACLR
rst => adder_real0_next[2][12].ACLR
rst => adder_real0_next[2][13].ACLR
rst => adder_real0_next[2][14].ACLR
rst => adder_real0_next[2][15].ACLR
rst => adder_real0_next[2][16].ACLR
rst => adder_real0_next[2][17].ACLR
rst => adder_real0_next[2][18].ACLR
rst => adder_real0_next[2][19].ACLR
rst => adder_real0_next[2][20].ACLR
rst => adder_real0_next[2][21].ACLR
rst => adder_real0_next[2][22].ACLR
rst => adder_real0_next[2][23].ACLR
rst => adder_real0_next[2][24].ACLR
rst => adder_real0_next[2][25].ACLR
rst => adder_real0_next[2][26].ACLR
rst => adder_real0_next[2][27].ACLR
rst => adder_real0_next[2][28].ACLR
rst => adder_real0_next[2][29].ACLR
rst => adder_real0_next[2][30].ACLR
rst => adder_real0_next[2][31].ACLR
rst => y1_result_imag_next[0].ACLR
rst => y1_result_imag_next[1].ACLR
rst => y1_result_imag_next[2].ACLR
rst => y1_result_imag_next[3].ACLR
rst => y1_result_imag_next[4].ACLR
rst => y1_result_imag_next[5].ACLR
rst => y1_result_imag_next[6].ACLR
rst => y1_result_imag_next[7].ACLR
rst => y1_result_imag_next[8].ACLR
rst => y1_result_imag_next[9].ACLR
rst => y1_result_imag_next[10].ACLR
rst => y1_result_imag_next[11].ACLR
rst => y1_result_imag_next[12].ACLR
rst => y1_result_imag_next[13].ACLR
rst => y1_result_imag_next[14].ACLR
rst => y1_result_imag_next[31].ACLR
rst => y1_result_real_next[0].ACLR
rst => y1_result_real_next[1].ACLR
rst => y1_result_real_next[2].ACLR
rst => y1_result_real_next[3].ACLR
rst => y1_result_real_next[4].ACLR
rst => y1_result_real_next[5].ACLR
rst => y1_result_real_next[6].ACLR
rst => y1_result_real_next[7].ACLR
rst => y1_result_real_next[8].ACLR
rst => y1_result_real_next[9].ACLR
rst => y1_result_real_next[10].ACLR
rst => y1_result_real_next[11].ACLR
rst => y1_result_real_next[12].ACLR
rst => y1_result_real_next[13].ACLR
rst => y1_result_real_next[14].ACLR
rst => y1_result_real_next[31].ACLR
rst => y0_result_imag_next[0].ACLR
rst => y0_result_imag_next[1].ACLR
rst => y0_result_imag_next[2].ACLR
rst => y0_result_imag_next[3].ACLR
rst => y0_result_imag_next[4].ACLR
rst => y0_result_imag_next[5].ACLR
rst => y0_result_imag_next[6].ACLR
rst => y0_result_imag_next[7].ACLR
rst => y0_result_imag_next[8].ACLR
rst => y0_result_imag_next[9].ACLR
rst => y0_result_imag_next[10].ACLR
rst => y0_result_imag_next[11].ACLR
rst => y0_result_imag_next[12].ACLR
rst => y0_result_imag_next[13].ACLR
rst => y0_result_imag_next[14].ACLR
rst => y0_result_imag_next[31].ACLR
rst => y0_result_real_next[0].ACLR
rst => y0_result_real_next[1].ACLR
rst => y0_result_real_next[2].ACLR
rst => y0_result_real_next[3].ACLR
rst => y0_result_real_next[4].ACLR
rst => y0_result_real_next[5].ACLR
rst => y0_result_real_next[6].ACLR
rst => y0_result_real_next[7].ACLR
rst => y0_result_real_next[8].ACLR
rst => y0_result_real_next[9].ACLR
rst => y0_result_real_next[10].ACLR
rst => y0_result_real_next[11].ACLR
rst => y0_result_real_next[12].ACLR
rst => y0_result_real_next[13].ACLR
rst => y0_result_real_next[14].ACLR
rst => y0_result_real_next[31].ACLR
rst => output1_imag_next[0].ACLR
rst => output1_imag_next[1].ACLR
rst => output1_imag_next[2].ACLR
rst => output1_imag_next[3].ACLR
rst => output1_imag_next[4].ACLR
rst => output1_imag_next[5].ACLR
rst => output1_imag_next[6].ACLR
rst => output1_imag_next[7].ACLR
rst => output1_imag_next[8].ACLR
rst => output1_imag_next[9].ACLR
rst => output1_imag_next[10].ACLR
rst => output1_imag_next[11].ACLR
rst => output1_imag_next[12].ACLR
rst => output1_imag_next[13].ACLR
rst => output1_imag_next[14].ACLR
rst => output1_imag_next[15].ACLR
rst => output1_real_next[0].ACLR
rst => output1_real_next[1].ACLR
rst => output1_real_next[2].ACLR
rst => output1_real_next[3].ACLR
rst => output1_real_next[4].ACLR
rst => output1_real_next[5].ACLR
rst => output1_real_next[6].ACLR
rst => output1_real_next[7].ACLR
rst => output1_real_next[8].ACLR
rst => output1_real_next[9].ACLR
rst => output1_real_next[10].ACLR
rst => output1_real_next[11].ACLR
rst => output1_real_next[12].ACLR
rst => output1_real_next[13].ACLR
rst => output1_real_next[14].ACLR
rst => output1_real_next[15].ACLR
rst => output0_imag_next[0].ACLR
rst => output0_imag_next[1].ACLR
rst => output0_imag_next[2].ACLR
rst => output0_imag_next[3].ACLR
rst => output0_imag_next[4].ACLR
rst => output0_imag_next[5].ACLR
rst => output0_imag_next[6].ACLR
rst => output0_imag_next[7].ACLR
rst => output0_imag_next[8].ACLR
rst => output0_imag_next[9].ACLR
rst => output0_imag_next[10].ACLR
rst => output0_imag_next[11].ACLR
rst => output0_imag_next[12].ACLR
rst => output0_imag_next[13].ACLR
rst => output0_imag_next[14].ACLR
rst => output0_imag_next[15].ACLR
rst => output0_real_next[0].ACLR
rst => output0_real_next[1].ACLR
rst => output0_real_next[2].ACLR
rst => output0_real_next[3].ACLR
rst => output0_real_next[4].ACLR
rst => output0_real_next[5].ACLR
rst => output0_real_next[6].ACLR
rst => output0_real_next[7].ACLR
rst => output0_real_next[8].ACLR
rst => output0_real_next[9].ACLR
rst => output0_real_next[10].ACLR
rst => output0_real_next[11].ACLR
rst => output0_real_next[12].ACLR
rst => output0_real_next[13].ACLR
rst => output0_real_next[14].ACLR
rst => output0_real_next[15].ACLR
butt2_real0[0] => adder_real0_next[0][0].DATAIN
butt2_real0[1] => adder_real0_next[0][1].DATAIN
butt2_real0[2] => adder_real0_next[0][2].DATAIN
butt2_real0[3] => adder_real0_next[0][3].DATAIN
butt2_real0[4] => adder_real0_next[0][4].DATAIN
butt2_real0[5] => adder_real0_next[0][5].DATAIN
butt2_real0[6] => adder_real0_next[0][6].DATAIN
butt2_real0[7] => adder_real0_next[0][7].DATAIN
butt2_real0[8] => adder_real0_next[0][8].DATAIN
butt2_real0[9] => adder_real0_next[0][9].DATAIN
butt2_real0[10] => adder_real0_next[0][10].DATAIN
butt2_real0[11] => adder_real0_next[0][11].DATAIN
butt2_real0[11] => adder_real0_next[0][31].DATAIN
butt2_real0[11] => adder_real0_next[0][30].DATAIN
butt2_real0[11] => adder_real0_next[0][29].DATAIN
butt2_real0[11] => adder_real0_next[0][28].DATAIN
butt2_real0[11] => adder_real0_next[0][27].DATAIN
butt2_real0[11] => adder_real0_next[0][26].DATAIN
butt2_real0[11] => adder_real0_next[0][25].DATAIN
butt2_real0[11] => adder_real0_next[0][24].DATAIN
butt2_real0[11] => adder_real0_next[0][23].DATAIN
butt2_real0[11] => adder_real0_next[0][22].DATAIN
butt2_real0[11] => adder_real0_next[0][21].DATAIN
butt2_real0[11] => adder_real0_next[0][20].DATAIN
butt2_real0[11] => adder_real0_next[0][19].DATAIN
butt2_real0[11] => adder_real0_next[0][18].DATAIN
butt2_real0[11] => adder_real0_next[0][17].DATAIN
butt2_real0[11] => adder_real0_next[0][16].DATAIN
butt2_real0[12] => adder_real0_next[0][12].DATAIN
butt2_real0[13] => adder_real0_next[0][13].DATAIN
butt2_real0[14] => adder_real0_next[0][14].DATAIN
butt2_real0[15] => adder_real0_next[0][15].DATAIN
butt2_imag0[0] => adder_imag0_next[0][0].DATAIN
butt2_imag0[1] => adder_imag0_next[0][1].DATAIN
butt2_imag0[2] => adder_imag0_next[0][2].DATAIN
butt2_imag0[3] => adder_imag0_next[0][3].DATAIN
butt2_imag0[4] => adder_imag0_next[0][4].DATAIN
butt2_imag0[5] => adder_imag0_next[0][5].DATAIN
butt2_imag0[6] => adder_imag0_next[0][6].DATAIN
butt2_imag0[7] => adder_imag0_next[0][7].DATAIN
butt2_imag0[8] => adder_imag0_next[0][8].DATAIN
butt2_imag0[9] => adder_imag0_next[0][9].DATAIN
butt2_imag0[10] => adder_imag0_next[0][10].DATAIN
butt2_imag0[11] => adder_imag0_next[0][11].DATAIN
butt2_imag0[11] => adder_imag0_next[0][31].DATAIN
butt2_imag0[11] => adder_imag0_next[0][30].DATAIN
butt2_imag0[11] => adder_imag0_next[0][29].DATAIN
butt2_imag0[11] => adder_imag0_next[0][28].DATAIN
butt2_imag0[11] => adder_imag0_next[0][27].DATAIN
butt2_imag0[11] => adder_imag0_next[0][26].DATAIN
butt2_imag0[11] => adder_imag0_next[0][25].DATAIN
butt2_imag0[11] => adder_imag0_next[0][24].DATAIN
butt2_imag0[11] => adder_imag0_next[0][23].DATAIN
butt2_imag0[11] => adder_imag0_next[0][22].DATAIN
butt2_imag0[11] => adder_imag0_next[0][21].DATAIN
butt2_imag0[11] => adder_imag0_next[0][20].DATAIN
butt2_imag0[11] => adder_imag0_next[0][19].DATAIN
butt2_imag0[11] => adder_imag0_next[0][18].DATAIN
butt2_imag0[11] => adder_imag0_next[0][17].DATAIN
butt2_imag0[11] => adder_imag0_next[0][16].DATAIN
butt2_imag0[12] => adder_imag0_next[0][12].DATAIN
butt2_imag0[13] => adder_imag0_next[0][13].DATAIN
butt2_imag0[14] => adder_imag0_next[0][14].DATAIN
butt2_imag0[15] => adder_imag0_next[0][15].DATAIN
butt2_real1[0] => butt2_real1[0].IN2
butt2_real1[1] => butt2_real1[1].IN2
butt2_real1[2] => butt2_real1[2].IN2
butt2_real1[3] => butt2_real1[3].IN2
butt2_real1[4] => butt2_real1[4].IN2
butt2_real1[5] => butt2_real1[5].IN2
butt2_real1[6] => butt2_real1[6].IN2
butt2_real1[7] => butt2_real1[7].IN2
butt2_real1[8] => butt2_real1[8].IN2
butt2_real1[9] => butt2_real1[9].IN2
butt2_real1[10] => butt2_real1[10].IN2
butt2_real1[11] => butt2_real1[11].IN2
butt2_real1[12] => butt2_real1[12].IN2
butt2_real1[13] => butt2_real1[13].IN2
butt2_real1[14] => butt2_real1[14].IN2
butt2_real1[15] => butt2_real1[15].IN2
butt2_imag1[0] => butt2_imag1[0].IN2
butt2_imag1[1] => butt2_imag1[1].IN2
butt2_imag1[2] => butt2_imag1[2].IN2
butt2_imag1[3] => butt2_imag1[3].IN2
butt2_imag1[4] => butt2_imag1[4].IN2
butt2_imag1[5] => butt2_imag1[5].IN2
butt2_imag1[6] => butt2_imag1[6].IN2
butt2_imag1[7] => butt2_imag1[7].IN2
butt2_imag1[8] => butt2_imag1[8].IN2
butt2_imag1[9] => butt2_imag1[9].IN2
butt2_imag1[10] => butt2_imag1[10].IN2
butt2_imag1[11] => butt2_imag1[11].IN2
butt2_imag1[12] => butt2_imag1[12].IN2
butt2_imag1[13] => butt2_imag1[13].IN2
butt2_imag1[14] => butt2_imag1[14].IN2
butt2_imag1[15] => butt2_imag1[15].IN2
factor_real[0] => factor_real[0].IN2
factor_real[1] => factor_real[1].IN2
factor_real[2] => factor_real[2].IN2
factor_real[3] => factor_real[3].IN2
factor_real[4] => factor_real[4].IN2
factor_real[5] => factor_real[5].IN2
factor_real[6] => factor_real[6].IN2
factor_real[7] => factor_real[7].IN2
factor_real[8] => factor_real[8].IN2
factor_real[9] => factor_real[9].IN2
factor_real[10] => factor_real[10].IN2
factor_real[11] => factor_real[11].IN2
factor_real[12] => factor_real[12].IN2
factor_real[13] => factor_real[13].IN2
factor_real[14] => factor_real[14].IN2
factor_real[15] => factor_real[15].IN2
factor_imag[0] => factor_imag[0].IN2
factor_imag[1] => factor_imag[1].IN2
factor_imag[2] => factor_imag[2].IN2
factor_imag[3] => factor_imag[3].IN2
factor_imag[4] => factor_imag[4].IN2
factor_imag[5] => factor_imag[5].IN2
factor_imag[6] => factor_imag[6].IN2
factor_imag[7] => factor_imag[7].IN2
factor_imag[8] => factor_imag[8].IN2
factor_imag[9] => factor_imag[9].IN2
factor_imag[10] => factor_imag[10].IN2
factor_imag[11] => factor_imag[11].IN2
factor_imag[12] => factor_imag[12].IN2
factor_imag[13] => factor_imag[13].IN2
factor_imag[14] => factor_imag[14].IN2
factor_imag[15] => factor_imag[15].IN2
y0_real[0] <= y0_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[1] <= y0_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[2] <= y0_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[3] <= y0_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[4] <= y0_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[5] <= y0_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[6] <= y0_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[7] <= y0_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[8] <= y0_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[9] <= y0_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[10] <= y0_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[11] <= y0_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[12] <= y0_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[13] <= y0_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[14] <= y0_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[15] <= y0_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[0] <= y0_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[1] <= y0_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[2] <= y0_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[3] <= y0_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[4] <= y0_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[5] <= y0_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[6] <= y0_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[7] <= y0_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[8] <= y0_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[9] <= y0_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[10] <= y0_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[11] <= y0_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[12] <= y0_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[13] <= y0_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[14] <= y0_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[15] <= y0_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[0] <= y1_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[1] <= y1_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[2] <= y1_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[3] <= y1_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[4] <= y1_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[5] <= y1_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[6] <= y1_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[7] <= y1_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[8] <= y1_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[9] <= y1_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[10] <= y1_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[11] <= y1_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[12] <= y1_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[13] <= y1_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[14] <= y1_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[15] <= y1_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[0] <= y1_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[1] <= y1_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[2] <= y1_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[3] <= y1_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[4] <= y1_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[5] <= y1_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[6] <= y1_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[7] <= y1_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[8] <= y1_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[9] <= y1_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[10] <= y1_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[11] <= y1_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[12] <= y1_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[13] <= y1_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[14] <= y1_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[15] <= y1_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_real0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_real1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_imag0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_imag1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U1_unit3|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0
clk => clk.IN4
rst => result_imag1_next[0].ACLR
rst => result_imag1_next[1].ACLR
rst => result_imag1_next[2].ACLR
rst => result_imag1_next[3].ACLR
rst => result_imag1_next[4].ACLR
rst => result_imag1_next[5].ACLR
rst => result_imag1_next[6].ACLR
rst => result_imag1_next[7].ACLR
rst => result_imag1_next[8].ACLR
rst => result_imag1_next[9].ACLR
rst => result_imag1_next[10].ACLR
rst => result_imag1_next[11].ACLR
rst => result_imag1_next[12].ACLR
rst => result_imag1_next[13].ACLR
rst => result_imag1_next[14].ACLR
rst => result_imag1_next[15].ACLR
rst => result_imag1_next[16].ACLR
rst => result_imag1_next[17].ACLR
rst => result_imag1_next[18].ACLR
rst => result_imag1_next[19].ACLR
rst => result_imag1_next[20].ACLR
rst => result_imag1_next[21].ACLR
rst => result_imag1_next[22].ACLR
rst => result_imag1_next[23].ACLR
rst => result_imag1_next[24].ACLR
rst => result_imag1_next[25].ACLR
rst => result_imag1_next[26].ACLR
rst => result_imag1_next[27].ACLR
rst => result_imag1_next[28].ACLR
rst => result_imag1_next[29].ACLR
rst => result_imag1_next[30].ACLR
rst => result_imag1_next[31].ACLR
rst => result_real1_next[0].ACLR
rst => result_real1_next[1].ACLR
rst => result_real1_next[2].ACLR
rst => result_real1_next[3].ACLR
rst => result_real1_next[4].ACLR
rst => result_real1_next[5].ACLR
rst => result_real1_next[6].ACLR
rst => result_real1_next[7].ACLR
rst => result_real1_next[8].ACLR
rst => result_real1_next[9].ACLR
rst => result_real1_next[10].ACLR
rst => result_real1_next[11].ACLR
rst => result_real1_next[12].ACLR
rst => result_real1_next[13].ACLR
rst => result_real1_next[14].ACLR
rst => result_real1_next[15].ACLR
rst => result_real1_next[16].ACLR
rst => result_real1_next[17].ACLR
rst => result_real1_next[18].ACLR
rst => result_real1_next[19].ACLR
rst => result_real1_next[20].ACLR
rst => result_real1_next[21].ACLR
rst => result_real1_next[22].ACLR
rst => result_real1_next[23].ACLR
rst => result_real1_next[24].ACLR
rst => result_real1_next[25].ACLR
rst => result_real1_next[26].ACLR
rst => result_real1_next[27].ACLR
rst => result_real1_next[28].ACLR
rst => result_real1_next[29].ACLR
rst => result_real1_next[30].ACLR
rst => result_real1_next[31].ACLR
rst => result_imag0_next[0].ACLR
rst => result_imag0_next[1].ACLR
rst => result_imag0_next[2].ACLR
rst => result_imag0_next[3].ACLR
rst => result_imag0_next[4].ACLR
rst => result_imag0_next[5].ACLR
rst => result_imag0_next[6].ACLR
rst => result_imag0_next[7].ACLR
rst => result_imag0_next[8].ACLR
rst => result_imag0_next[9].ACLR
rst => result_imag0_next[10].ACLR
rst => result_imag0_next[11].ACLR
rst => result_imag0_next[12].ACLR
rst => result_imag0_next[13].ACLR
rst => result_imag0_next[14].ACLR
rst => result_imag0_next[15].ACLR
rst => result_imag0_next[16].ACLR
rst => result_imag0_next[17].ACLR
rst => result_imag0_next[18].ACLR
rst => result_imag0_next[19].ACLR
rst => result_imag0_next[20].ACLR
rst => result_imag0_next[21].ACLR
rst => result_imag0_next[22].ACLR
rst => result_imag0_next[23].ACLR
rst => result_imag0_next[24].ACLR
rst => result_imag0_next[25].ACLR
rst => result_imag0_next[26].ACLR
rst => result_imag0_next[27].ACLR
rst => result_imag0_next[28].ACLR
rst => result_imag0_next[29].ACLR
rst => result_imag0_next[30].ACLR
rst => result_imag0_next[31].ACLR
rst => result_real0_next[0].ACLR
rst => result_real0_next[1].ACLR
rst => result_real0_next[2].ACLR
rst => result_real0_next[3].ACLR
rst => result_real0_next[4].ACLR
rst => result_real0_next[5].ACLR
rst => result_real0_next[6].ACLR
rst => result_real0_next[7].ACLR
rst => result_real0_next[8].ACLR
rst => result_real0_next[9].ACLR
rst => result_real0_next[10].ACLR
rst => result_real0_next[11].ACLR
rst => result_real0_next[12].ACLR
rst => result_real0_next[13].ACLR
rst => result_real0_next[14].ACLR
rst => result_real0_next[15].ACLR
rst => result_real0_next[16].ACLR
rst => result_real0_next[17].ACLR
rst => result_real0_next[18].ACLR
rst => result_real0_next[19].ACLR
rst => result_real0_next[20].ACLR
rst => result_real0_next[21].ACLR
rst => result_real0_next[22].ACLR
rst => result_real0_next[23].ACLR
rst => result_real0_next[24].ACLR
rst => result_real0_next[25].ACLR
rst => result_real0_next[26].ACLR
rst => result_real0_next[27].ACLR
rst => result_real0_next[28].ACLR
rst => result_real0_next[29].ACLR
rst => result_real0_next[30].ACLR
rst => result_real0_next[31].ACLR
rst => adder_imag1_next[0].ACLR
rst => adder_imag1_next[1].ACLR
rst => adder_imag1_next[2].ACLR
rst => adder_imag1_next[3].ACLR
rst => adder_imag1_next[4].ACLR
rst => adder_imag1_next[5].ACLR
rst => adder_imag1_next[6].ACLR
rst => adder_imag1_next[7].ACLR
rst => adder_imag1_next[8].ACLR
rst => adder_imag1_next[9].ACLR
rst => adder_imag1_next[10].ACLR
rst => adder_imag1_next[11].ACLR
rst => adder_imag1_next[12].ACLR
rst => adder_imag1_next[13].ACLR
rst => adder_imag1_next[14].ACLR
rst => adder_imag1_next[15].ACLR
rst => adder_imag1_next[16].ACLR
rst => adder_imag1_next[17].ACLR
rst => adder_imag1_next[18].ACLR
rst => adder_imag1_next[19].ACLR
rst => adder_imag1_next[20].ACLR
rst => adder_imag1_next[21].ACLR
rst => adder_imag1_next[22].ACLR
rst => adder_imag1_next[23].ACLR
rst => adder_imag1_next[24].ACLR
rst => adder_imag1_next[25].ACLR
rst => adder_imag1_next[26].ACLR
rst => adder_imag1_next[27].ACLR
rst => adder_imag1_next[28].ACLR
rst => adder_imag1_next[29].ACLR
rst => adder_imag1_next[30].ACLR
rst => adder_imag1_next[31].ACLR
rst => adder_real1_next[0].ACLR
rst => adder_real1_next[1].ACLR
rst => adder_real1_next[2].ACLR
rst => adder_real1_next[3].ACLR
rst => adder_real1_next[4].ACLR
rst => adder_real1_next[5].ACLR
rst => adder_real1_next[6].ACLR
rst => adder_real1_next[7].ACLR
rst => adder_real1_next[8].ACLR
rst => adder_real1_next[9].ACLR
rst => adder_real1_next[10].ACLR
rst => adder_real1_next[11].ACLR
rst => adder_real1_next[12].ACLR
rst => adder_real1_next[13].ACLR
rst => adder_real1_next[14].ACLR
rst => adder_real1_next[15].ACLR
rst => adder_real1_next[16].ACLR
rst => adder_real1_next[17].ACLR
rst => adder_real1_next[18].ACLR
rst => adder_real1_next[19].ACLR
rst => adder_real1_next[20].ACLR
rst => adder_real1_next[21].ACLR
rst => adder_real1_next[22].ACLR
rst => adder_real1_next[23].ACLR
rst => adder_real1_next[24].ACLR
rst => adder_real1_next[25].ACLR
rst => adder_real1_next[26].ACLR
rst => adder_real1_next[27].ACLR
rst => adder_real1_next[28].ACLR
rst => adder_real1_next[29].ACLR
rst => adder_real1_next[30].ACLR
rst => adder_real1_next[31].ACLR
rst => adder_imag0_next[0][0].ACLR
rst => adder_imag0_next[0][1].ACLR
rst => adder_imag0_next[0][2].ACLR
rst => adder_imag0_next[0][3].ACLR
rst => adder_imag0_next[0][4].ACLR
rst => adder_imag0_next[0][5].ACLR
rst => adder_imag0_next[0][6].ACLR
rst => adder_imag0_next[0][7].ACLR
rst => adder_imag0_next[0][8].ACLR
rst => adder_imag0_next[0][9].ACLR
rst => adder_imag0_next[0][10].ACLR
rst => adder_imag0_next[0][11].ACLR
rst => adder_imag0_next[0][12].ACLR
rst => adder_imag0_next[0][13].ACLR
rst => adder_imag0_next[0][14].ACLR
rst => adder_imag0_next[0][15].ACLR
rst => adder_imag0_next[0][16].ACLR
rst => adder_imag0_next[0][17].ACLR
rst => adder_imag0_next[0][18].ACLR
rst => adder_imag0_next[0][19].ACLR
rst => adder_imag0_next[0][20].ACLR
rst => adder_imag0_next[0][21].ACLR
rst => adder_imag0_next[0][22].ACLR
rst => adder_imag0_next[0][23].ACLR
rst => adder_imag0_next[0][24].ACLR
rst => adder_imag0_next[0][25].ACLR
rst => adder_imag0_next[0][26].ACLR
rst => adder_imag0_next[0][27].ACLR
rst => adder_imag0_next[0][28].ACLR
rst => adder_imag0_next[0][29].ACLR
rst => adder_imag0_next[0][30].ACLR
rst => adder_imag0_next[0][31].ACLR
rst => adder_imag0_next[1][0].ACLR
rst => adder_imag0_next[1][1].ACLR
rst => adder_imag0_next[1][2].ACLR
rst => adder_imag0_next[1][3].ACLR
rst => adder_imag0_next[1][4].ACLR
rst => adder_imag0_next[1][5].ACLR
rst => adder_imag0_next[1][6].ACLR
rst => adder_imag0_next[1][7].ACLR
rst => adder_imag0_next[1][8].ACLR
rst => adder_imag0_next[1][9].ACLR
rst => adder_imag0_next[1][10].ACLR
rst => adder_imag0_next[1][11].ACLR
rst => adder_imag0_next[1][12].ACLR
rst => adder_imag0_next[1][13].ACLR
rst => adder_imag0_next[1][14].ACLR
rst => adder_imag0_next[1][15].ACLR
rst => adder_imag0_next[1][16].ACLR
rst => adder_imag0_next[1][17].ACLR
rst => adder_imag0_next[1][18].ACLR
rst => adder_imag0_next[1][19].ACLR
rst => adder_imag0_next[1][20].ACLR
rst => adder_imag0_next[1][21].ACLR
rst => adder_imag0_next[1][22].ACLR
rst => adder_imag0_next[1][23].ACLR
rst => adder_imag0_next[1][24].ACLR
rst => adder_imag0_next[1][25].ACLR
rst => adder_imag0_next[1][26].ACLR
rst => adder_imag0_next[1][27].ACLR
rst => adder_imag0_next[1][28].ACLR
rst => adder_imag0_next[1][29].ACLR
rst => adder_imag0_next[1][30].ACLR
rst => adder_imag0_next[1][31].ACLR
rst => adder_imag0_next[2][0].ACLR
rst => adder_imag0_next[2][1].ACLR
rst => adder_imag0_next[2][2].ACLR
rst => adder_imag0_next[2][3].ACLR
rst => adder_imag0_next[2][4].ACLR
rst => adder_imag0_next[2][5].ACLR
rst => adder_imag0_next[2][6].ACLR
rst => adder_imag0_next[2][7].ACLR
rst => adder_imag0_next[2][8].ACLR
rst => adder_imag0_next[2][9].ACLR
rst => adder_imag0_next[2][10].ACLR
rst => adder_imag0_next[2][11].ACLR
rst => adder_imag0_next[2][12].ACLR
rst => adder_imag0_next[2][13].ACLR
rst => adder_imag0_next[2][14].ACLR
rst => adder_imag0_next[2][15].ACLR
rst => adder_imag0_next[2][16].ACLR
rst => adder_imag0_next[2][17].ACLR
rst => adder_imag0_next[2][18].ACLR
rst => adder_imag0_next[2][19].ACLR
rst => adder_imag0_next[2][20].ACLR
rst => adder_imag0_next[2][21].ACLR
rst => adder_imag0_next[2][22].ACLR
rst => adder_imag0_next[2][23].ACLR
rst => adder_imag0_next[2][24].ACLR
rst => adder_imag0_next[2][25].ACLR
rst => adder_imag0_next[2][26].ACLR
rst => adder_imag0_next[2][27].ACLR
rst => adder_imag0_next[2][28].ACLR
rst => adder_imag0_next[2][29].ACLR
rst => adder_imag0_next[2][30].ACLR
rst => adder_imag0_next[2][31].ACLR
rst => adder_real0_next[0][0].ACLR
rst => adder_real0_next[0][1].ACLR
rst => adder_real0_next[0][2].ACLR
rst => adder_real0_next[0][3].ACLR
rst => adder_real0_next[0][4].ACLR
rst => adder_real0_next[0][5].ACLR
rst => adder_real0_next[0][6].ACLR
rst => adder_real0_next[0][7].ACLR
rst => adder_real0_next[0][8].ACLR
rst => adder_real0_next[0][9].ACLR
rst => adder_real0_next[0][10].ACLR
rst => adder_real0_next[0][11].ACLR
rst => adder_real0_next[0][12].ACLR
rst => adder_real0_next[0][13].ACLR
rst => adder_real0_next[0][14].ACLR
rst => adder_real0_next[0][15].ACLR
rst => adder_real0_next[0][16].ACLR
rst => adder_real0_next[0][17].ACLR
rst => adder_real0_next[0][18].ACLR
rst => adder_real0_next[0][19].ACLR
rst => adder_real0_next[0][20].ACLR
rst => adder_real0_next[0][21].ACLR
rst => adder_real0_next[0][22].ACLR
rst => adder_real0_next[0][23].ACLR
rst => adder_real0_next[0][24].ACLR
rst => adder_real0_next[0][25].ACLR
rst => adder_real0_next[0][26].ACLR
rst => adder_real0_next[0][27].ACLR
rst => adder_real0_next[0][28].ACLR
rst => adder_real0_next[0][29].ACLR
rst => adder_real0_next[0][30].ACLR
rst => adder_real0_next[0][31].ACLR
rst => adder_real0_next[1][0].ACLR
rst => adder_real0_next[1][1].ACLR
rst => adder_real0_next[1][2].ACLR
rst => adder_real0_next[1][3].ACLR
rst => adder_real0_next[1][4].ACLR
rst => adder_real0_next[1][5].ACLR
rst => adder_real0_next[1][6].ACLR
rst => adder_real0_next[1][7].ACLR
rst => adder_real0_next[1][8].ACLR
rst => adder_real0_next[1][9].ACLR
rst => adder_real0_next[1][10].ACLR
rst => adder_real0_next[1][11].ACLR
rst => adder_real0_next[1][12].ACLR
rst => adder_real0_next[1][13].ACLR
rst => adder_real0_next[1][14].ACLR
rst => adder_real0_next[1][15].ACLR
rst => adder_real0_next[1][16].ACLR
rst => adder_real0_next[1][17].ACLR
rst => adder_real0_next[1][18].ACLR
rst => adder_real0_next[1][19].ACLR
rst => adder_real0_next[1][20].ACLR
rst => adder_real0_next[1][21].ACLR
rst => adder_real0_next[1][22].ACLR
rst => adder_real0_next[1][23].ACLR
rst => adder_real0_next[1][24].ACLR
rst => adder_real0_next[1][25].ACLR
rst => adder_real0_next[1][26].ACLR
rst => adder_real0_next[1][27].ACLR
rst => adder_real0_next[1][28].ACLR
rst => adder_real0_next[1][29].ACLR
rst => adder_real0_next[1][30].ACLR
rst => adder_real0_next[1][31].ACLR
rst => adder_real0_next[2][0].ACLR
rst => adder_real0_next[2][1].ACLR
rst => adder_real0_next[2][2].ACLR
rst => adder_real0_next[2][3].ACLR
rst => adder_real0_next[2][4].ACLR
rst => adder_real0_next[2][5].ACLR
rst => adder_real0_next[2][6].ACLR
rst => adder_real0_next[2][7].ACLR
rst => adder_real0_next[2][8].ACLR
rst => adder_real0_next[2][9].ACLR
rst => adder_real0_next[2][10].ACLR
rst => adder_real0_next[2][11].ACLR
rst => adder_real0_next[2][12].ACLR
rst => adder_real0_next[2][13].ACLR
rst => adder_real0_next[2][14].ACLR
rst => adder_real0_next[2][15].ACLR
rst => adder_real0_next[2][16].ACLR
rst => adder_real0_next[2][17].ACLR
rst => adder_real0_next[2][18].ACLR
rst => adder_real0_next[2][19].ACLR
rst => adder_real0_next[2][20].ACLR
rst => adder_real0_next[2][21].ACLR
rst => adder_real0_next[2][22].ACLR
rst => adder_real0_next[2][23].ACLR
rst => adder_real0_next[2][24].ACLR
rst => adder_real0_next[2][25].ACLR
rst => adder_real0_next[2][26].ACLR
rst => adder_real0_next[2][27].ACLR
rst => adder_real0_next[2][28].ACLR
rst => adder_real0_next[2][29].ACLR
rst => adder_real0_next[2][30].ACLR
rst => adder_real0_next[2][31].ACLR
rst => y1_result_imag_next[0].ACLR
rst => y1_result_imag_next[1].ACLR
rst => y1_result_imag_next[2].ACLR
rst => y1_result_imag_next[3].ACLR
rst => y1_result_imag_next[4].ACLR
rst => y1_result_imag_next[5].ACLR
rst => y1_result_imag_next[6].ACLR
rst => y1_result_imag_next[7].ACLR
rst => y1_result_imag_next[8].ACLR
rst => y1_result_imag_next[9].ACLR
rst => y1_result_imag_next[10].ACLR
rst => y1_result_imag_next[11].ACLR
rst => y1_result_imag_next[12].ACLR
rst => y1_result_imag_next[13].ACLR
rst => y1_result_imag_next[14].ACLR
rst => y1_result_imag_next[31].ACLR
rst => y1_result_real_next[0].ACLR
rst => y1_result_real_next[1].ACLR
rst => y1_result_real_next[2].ACLR
rst => y1_result_real_next[3].ACLR
rst => y1_result_real_next[4].ACLR
rst => y1_result_real_next[5].ACLR
rst => y1_result_real_next[6].ACLR
rst => y1_result_real_next[7].ACLR
rst => y1_result_real_next[8].ACLR
rst => y1_result_real_next[9].ACLR
rst => y1_result_real_next[10].ACLR
rst => y1_result_real_next[11].ACLR
rst => y1_result_real_next[12].ACLR
rst => y1_result_real_next[13].ACLR
rst => y1_result_real_next[14].ACLR
rst => y1_result_real_next[31].ACLR
rst => y0_result_imag_next[0].ACLR
rst => y0_result_imag_next[1].ACLR
rst => y0_result_imag_next[2].ACLR
rst => y0_result_imag_next[3].ACLR
rst => y0_result_imag_next[4].ACLR
rst => y0_result_imag_next[5].ACLR
rst => y0_result_imag_next[6].ACLR
rst => y0_result_imag_next[7].ACLR
rst => y0_result_imag_next[8].ACLR
rst => y0_result_imag_next[9].ACLR
rst => y0_result_imag_next[10].ACLR
rst => y0_result_imag_next[11].ACLR
rst => y0_result_imag_next[12].ACLR
rst => y0_result_imag_next[13].ACLR
rst => y0_result_imag_next[14].ACLR
rst => y0_result_imag_next[31].ACLR
rst => y0_result_real_next[0].ACLR
rst => y0_result_real_next[1].ACLR
rst => y0_result_real_next[2].ACLR
rst => y0_result_real_next[3].ACLR
rst => y0_result_real_next[4].ACLR
rst => y0_result_real_next[5].ACLR
rst => y0_result_real_next[6].ACLR
rst => y0_result_real_next[7].ACLR
rst => y0_result_real_next[8].ACLR
rst => y0_result_real_next[9].ACLR
rst => y0_result_real_next[10].ACLR
rst => y0_result_real_next[11].ACLR
rst => y0_result_real_next[12].ACLR
rst => y0_result_real_next[13].ACLR
rst => y0_result_real_next[14].ACLR
rst => y0_result_real_next[31].ACLR
rst => output1_imag_next[0].ACLR
rst => output1_imag_next[1].ACLR
rst => output1_imag_next[2].ACLR
rst => output1_imag_next[3].ACLR
rst => output1_imag_next[4].ACLR
rst => output1_imag_next[5].ACLR
rst => output1_imag_next[6].ACLR
rst => output1_imag_next[7].ACLR
rst => output1_imag_next[8].ACLR
rst => output1_imag_next[9].ACLR
rst => output1_imag_next[10].ACLR
rst => output1_imag_next[11].ACLR
rst => output1_imag_next[12].ACLR
rst => output1_imag_next[13].ACLR
rst => output1_imag_next[14].ACLR
rst => output1_imag_next[15].ACLR
rst => output1_real_next[0].ACLR
rst => output1_real_next[1].ACLR
rst => output1_real_next[2].ACLR
rst => output1_real_next[3].ACLR
rst => output1_real_next[4].ACLR
rst => output1_real_next[5].ACLR
rst => output1_real_next[6].ACLR
rst => output1_real_next[7].ACLR
rst => output1_real_next[8].ACLR
rst => output1_real_next[9].ACLR
rst => output1_real_next[10].ACLR
rst => output1_real_next[11].ACLR
rst => output1_real_next[12].ACLR
rst => output1_real_next[13].ACLR
rst => output1_real_next[14].ACLR
rst => output1_real_next[15].ACLR
rst => output0_imag_next[0].ACLR
rst => output0_imag_next[1].ACLR
rst => output0_imag_next[2].ACLR
rst => output0_imag_next[3].ACLR
rst => output0_imag_next[4].ACLR
rst => output0_imag_next[5].ACLR
rst => output0_imag_next[6].ACLR
rst => output0_imag_next[7].ACLR
rst => output0_imag_next[8].ACLR
rst => output0_imag_next[9].ACLR
rst => output0_imag_next[10].ACLR
rst => output0_imag_next[11].ACLR
rst => output0_imag_next[12].ACLR
rst => output0_imag_next[13].ACLR
rst => output0_imag_next[14].ACLR
rst => output0_imag_next[15].ACLR
rst => output0_real_next[0].ACLR
rst => output0_real_next[1].ACLR
rst => output0_real_next[2].ACLR
rst => output0_real_next[3].ACLR
rst => output0_real_next[4].ACLR
rst => output0_real_next[5].ACLR
rst => output0_real_next[6].ACLR
rst => output0_real_next[7].ACLR
rst => output0_real_next[8].ACLR
rst => output0_real_next[9].ACLR
rst => output0_real_next[10].ACLR
rst => output0_real_next[11].ACLR
rst => output0_real_next[12].ACLR
rst => output0_real_next[13].ACLR
rst => output0_real_next[14].ACLR
rst => output0_real_next[15].ACLR
butt2_real0[0] => adder_real0_next[0][0].DATAIN
butt2_real0[1] => adder_real0_next[0][1].DATAIN
butt2_real0[2] => adder_real0_next[0][2].DATAIN
butt2_real0[3] => adder_real0_next[0][3].DATAIN
butt2_real0[4] => adder_real0_next[0][4].DATAIN
butt2_real0[5] => adder_real0_next[0][5].DATAIN
butt2_real0[6] => adder_real0_next[0][6].DATAIN
butt2_real0[7] => adder_real0_next[0][7].DATAIN
butt2_real0[8] => adder_real0_next[0][8].DATAIN
butt2_real0[9] => adder_real0_next[0][9].DATAIN
butt2_real0[10] => adder_real0_next[0][10].DATAIN
butt2_real0[11] => adder_real0_next[0][11].DATAIN
butt2_real0[11] => adder_real0_next[0][31].DATAIN
butt2_real0[11] => adder_real0_next[0][30].DATAIN
butt2_real0[11] => adder_real0_next[0][29].DATAIN
butt2_real0[11] => adder_real0_next[0][28].DATAIN
butt2_real0[11] => adder_real0_next[0][27].DATAIN
butt2_real0[11] => adder_real0_next[0][26].DATAIN
butt2_real0[11] => adder_real0_next[0][25].DATAIN
butt2_real0[11] => adder_real0_next[0][24].DATAIN
butt2_real0[11] => adder_real0_next[0][23].DATAIN
butt2_real0[11] => adder_real0_next[0][22].DATAIN
butt2_real0[11] => adder_real0_next[0][21].DATAIN
butt2_real0[11] => adder_real0_next[0][20].DATAIN
butt2_real0[11] => adder_real0_next[0][19].DATAIN
butt2_real0[11] => adder_real0_next[0][18].DATAIN
butt2_real0[11] => adder_real0_next[0][17].DATAIN
butt2_real0[11] => adder_real0_next[0][16].DATAIN
butt2_real0[12] => adder_real0_next[0][12].DATAIN
butt2_real0[13] => adder_real0_next[0][13].DATAIN
butt2_real0[14] => adder_real0_next[0][14].DATAIN
butt2_real0[15] => adder_real0_next[0][15].DATAIN
butt2_imag0[0] => adder_imag0_next[0][0].DATAIN
butt2_imag0[1] => adder_imag0_next[0][1].DATAIN
butt2_imag0[2] => adder_imag0_next[0][2].DATAIN
butt2_imag0[3] => adder_imag0_next[0][3].DATAIN
butt2_imag0[4] => adder_imag0_next[0][4].DATAIN
butt2_imag0[5] => adder_imag0_next[0][5].DATAIN
butt2_imag0[6] => adder_imag0_next[0][6].DATAIN
butt2_imag0[7] => adder_imag0_next[0][7].DATAIN
butt2_imag0[8] => adder_imag0_next[0][8].DATAIN
butt2_imag0[9] => adder_imag0_next[0][9].DATAIN
butt2_imag0[10] => adder_imag0_next[0][10].DATAIN
butt2_imag0[11] => adder_imag0_next[0][11].DATAIN
butt2_imag0[11] => adder_imag0_next[0][31].DATAIN
butt2_imag0[11] => adder_imag0_next[0][30].DATAIN
butt2_imag0[11] => adder_imag0_next[0][29].DATAIN
butt2_imag0[11] => adder_imag0_next[0][28].DATAIN
butt2_imag0[11] => adder_imag0_next[0][27].DATAIN
butt2_imag0[11] => adder_imag0_next[0][26].DATAIN
butt2_imag0[11] => adder_imag0_next[0][25].DATAIN
butt2_imag0[11] => adder_imag0_next[0][24].DATAIN
butt2_imag0[11] => adder_imag0_next[0][23].DATAIN
butt2_imag0[11] => adder_imag0_next[0][22].DATAIN
butt2_imag0[11] => adder_imag0_next[0][21].DATAIN
butt2_imag0[11] => adder_imag0_next[0][20].DATAIN
butt2_imag0[11] => adder_imag0_next[0][19].DATAIN
butt2_imag0[11] => adder_imag0_next[0][18].DATAIN
butt2_imag0[11] => adder_imag0_next[0][17].DATAIN
butt2_imag0[11] => adder_imag0_next[0][16].DATAIN
butt2_imag0[12] => adder_imag0_next[0][12].DATAIN
butt2_imag0[13] => adder_imag0_next[0][13].DATAIN
butt2_imag0[14] => adder_imag0_next[0][14].DATAIN
butt2_imag0[15] => adder_imag0_next[0][15].DATAIN
butt2_real1[0] => butt2_real1[0].IN2
butt2_real1[1] => butt2_real1[1].IN2
butt2_real1[2] => butt2_real1[2].IN2
butt2_real1[3] => butt2_real1[3].IN2
butt2_real1[4] => butt2_real1[4].IN2
butt2_real1[5] => butt2_real1[5].IN2
butt2_real1[6] => butt2_real1[6].IN2
butt2_real1[7] => butt2_real1[7].IN2
butt2_real1[8] => butt2_real1[8].IN2
butt2_real1[9] => butt2_real1[9].IN2
butt2_real1[10] => butt2_real1[10].IN2
butt2_real1[11] => butt2_real1[11].IN2
butt2_real1[12] => butt2_real1[12].IN2
butt2_real1[13] => butt2_real1[13].IN2
butt2_real1[14] => butt2_real1[14].IN2
butt2_real1[15] => butt2_real1[15].IN2
butt2_imag1[0] => butt2_imag1[0].IN2
butt2_imag1[1] => butt2_imag1[1].IN2
butt2_imag1[2] => butt2_imag1[2].IN2
butt2_imag1[3] => butt2_imag1[3].IN2
butt2_imag1[4] => butt2_imag1[4].IN2
butt2_imag1[5] => butt2_imag1[5].IN2
butt2_imag1[6] => butt2_imag1[6].IN2
butt2_imag1[7] => butt2_imag1[7].IN2
butt2_imag1[8] => butt2_imag1[8].IN2
butt2_imag1[9] => butt2_imag1[9].IN2
butt2_imag1[10] => butt2_imag1[10].IN2
butt2_imag1[11] => butt2_imag1[11].IN2
butt2_imag1[12] => butt2_imag1[12].IN2
butt2_imag1[13] => butt2_imag1[13].IN2
butt2_imag1[14] => butt2_imag1[14].IN2
butt2_imag1[15] => butt2_imag1[15].IN2
factor_real[0] => factor_real[0].IN2
factor_real[1] => factor_real[1].IN2
factor_real[2] => factor_real[2].IN2
factor_real[3] => factor_real[3].IN2
factor_real[4] => factor_real[4].IN2
factor_real[5] => factor_real[5].IN2
factor_real[6] => factor_real[6].IN2
factor_real[7] => factor_real[7].IN2
factor_real[8] => factor_real[8].IN2
factor_real[9] => factor_real[9].IN2
factor_real[10] => factor_real[10].IN2
factor_real[11] => factor_real[11].IN2
factor_real[12] => factor_real[12].IN2
factor_real[13] => factor_real[13].IN2
factor_real[14] => factor_real[14].IN2
factor_real[15] => factor_real[15].IN2
factor_imag[0] => factor_imag[0].IN2
factor_imag[1] => factor_imag[1].IN2
factor_imag[2] => factor_imag[2].IN2
factor_imag[3] => factor_imag[3].IN2
factor_imag[4] => factor_imag[4].IN2
factor_imag[5] => factor_imag[5].IN2
factor_imag[6] => factor_imag[6].IN2
factor_imag[7] => factor_imag[7].IN2
factor_imag[8] => factor_imag[8].IN2
factor_imag[9] => factor_imag[9].IN2
factor_imag[10] => factor_imag[10].IN2
factor_imag[11] => factor_imag[11].IN2
factor_imag[12] => factor_imag[12].IN2
factor_imag[13] => factor_imag[13].IN2
factor_imag[14] => factor_imag[14].IN2
factor_imag[15] => factor_imag[15].IN2
y0_real[0] <= y0_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[1] <= y0_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[2] <= y0_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[3] <= y0_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[4] <= y0_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[5] <= y0_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[6] <= y0_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[7] <= y0_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[8] <= y0_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[9] <= y0_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[10] <= y0_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[11] <= y0_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[12] <= y0_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[13] <= y0_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[14] <= y0_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[15] <= y0_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[0] <= y0_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[1] <= y0_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[2] <= y0_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[3] <= y0_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[4] <= y0_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[5] <= y0_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[6] <= y0_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[7] <= y0_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[8] <= y0_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[9] <= y0_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[10] <= y0_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[11] <= y0_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[12] <= y0_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[13] <= y0_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[14] <= y0_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[15] <= y0_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[0] <= y1_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[1] <= y1_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[2] <= y1_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[3] <= y1_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[4] <= y1_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[5] <= y1_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[6] <= y1_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[7] <= y1_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[8] <= y1_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[9] <= y1_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[10] <= y1_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[11] <= y1_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[12] <= y1_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[13] <= y1_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[14] <= y1_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[15] <= y1_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[0] <= y1_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[1] <= y1_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[2] <= y1_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[3] <= y1_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[4] <= y1_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[5] <= y1_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[6] <= y1_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[7] <= y1_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[8] <= y1_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[9] <= y1_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[10] <= y1_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[11] <= y1_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[12] <= y1_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[13] <= y1_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[14] <= y1_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[15] <= y1_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_real0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_real1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_imag0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_imag1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit0|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1
clk => clk.IN4
rst => result_imag1_next[0].ACLR
rst => result_imag1_next[1].ACLR
rst => result_imag1_next[2].ACLR
rst => result_imag1_next[3].ACLR
rst => result_imag1_next[4].ACLR
rst => result_imag1_next[5].ACLR
rst => result_imag1_next[6].ACLR
rst => result_imag1_next[7].ACLR
rst => result_imag1_next[8].ACLR
rst => result_imag1_next[9].ACLR
rst => result_imag1_next[10].ACLR
rst => result_imag1_next[11].ACLR
rst => result_imag1_next[12].ACLR
rst => result_imag1_next[13].ACLR
rst => result_imag1_next[14].ACLR
rst => result_imag1_next[15].ACLR
rst => result_imag1_next[16].ACLR
rst => result_imag1_next[17].ACLR
rst => result_imag1_next[18].ACLR
rst => result_imag1_next[19].ACLR
rst => result_imag1_next[20].ACLR
rst => result_imag1_next[21].ACLR
rst => result_imag1_next[22].ACLR
rst => result_imag1_next[23].ACLR
rst => result_imag1_next[24].ACLR
rst => result_imag1_next[25].ACLR
rst => result_imag1_next[26].ACLR
rst => result_imag1_next[27].ACLR
rst => result_imag1_next[28].ACLR
rst => result_imag1_next[29].ACLR
rst => result_imag1_next[30].ACLR
rst => result_imag1_next[31].ACLR
rst => result_real1_next[0].ACLR
rst => result_real1_next[1].ACLR
rst => result_real1_next[2].ACLR
rst => result_real1_next[3].ACLR
rst => result_real1_next[4].ACLR
rst => result_real1_next[5].ACLR
rst => result_real1_next[6].ACLR
rst => result_real1_next[7].ACLR
rst => result_real1_next[8].ACLR
rst => result_real1_next[9].ACLR
rst => result_real1_next[10].ACLR
rst => result_real1_next[11].ACLR
rst => result_real1_next[12].ACLR
rst => result_real1_next[13].ACLR
rst => result_real1_next[14].ACLR
rst => result_real1_next[15].ACLR
rst => result_real1_next[16].ACLR
rst => result_real1_next[17].ACLR
rst => result_real1_next[18].ACLR
rst => result_real1_next[19].ACLR
rst => result_real1_next[20].ACLR
rst => result_real1_next[21].ACLR
rst => result_real1_next[22].ACLR
rst => result_real1_next[23].ACLR
rst => result_real1_next[24].ACLR
rst => result_real1_next[25].ACLR
rst => result_real1_next[26].ACLR
rst => result_real1_next[27].ACLR
rst => result_real1_next[28].ACLR
rst => result_real1_next[29].ACLR
rst => result_real1_next[30].ACLR
rst => result_real1_next[31].ACLR
rst => result_imag0_next[0].ACLR
rst => result_imag0_next[1].ACLR
rst => result_imag0_next[2].ACLR
rst => result_imag0_next[3].ACLR
rst => result_imag0_next[4].ACLR
rst => result_imag0_next[5].ACLR
rst => result_imag0_next[6].ACLR
rst => result_imag0_next[7].ACLR
rst => result_imag0_next[8].ACLR
rst => result_imag0_next[9].ACLR
rst => result_imag0_next[10].ACLR
rst => result_imag0_next[11].ACLR
rst => result_imag0_next[12].ACLR
rst => result_imag0_next[13].ACLR
rst => result_imag0_next[14].ACLR
rst => result_imag0_next[15].ACLR
rst => result_imag0_next[16].ACLR
rst => result_imag0_next[17].ACLR
rst => result_imag0_next[18].ACLR
rst => result_imag0_next[19].ACLR
rst => result_imag0_next[20].ACLR
rst => result_imag0_next[21].ACLR
rst => result_imag0_next[22].ACLR
rst => result_imag0_next[23].ACLR
rst => result_imag0_next[24].ACLR
rst => result_imag0_next[25].ACLR
rst => result_imag0_next[26].ACLR
rst => result_imag0_next[27].ACLR
rst => result_imag0_next[28].ACLR
rst => result_imag0_next[29].ACLR
rst => result_imag0_next[30].ACLR
rst => result_imag0_next[31].ACLR
rst => result_real0_next[0].ACLR
rst => result_real0_next[1].ACLR
rst => result_real0_next[2].ACLR
rst => result_real0_next[3].ACLR
rst => result_real0_next[4].ACLR
rst => result_real0_next[5].ACLR
rst => result_real0_next[6].ACLR
rst => result_real0_next[7].ACLR
rst => result_real0_next[8].ACLR
rst => result_real0_next[9].ACLR
rst => result_real0_next[10].ACLR
rst => result_real0_next[11].ACLR
rst => result_real0_next[12].ACLR
rst => result_real0_next[13].ACLR
rst => result_real0_next[14].ACLR
rst => result_real0_next[15].ACLR
rst => result_real0_next[16].ACLR
rst => result_real0_next[17].ACLR
rst => result_real0_next[18].ACLR
rst => result_real0_next[19].ACLR
rst => result_real0_next[20].ACLR
rst => result_real0_next[21].ACLR
rst => result_real0_next[22].ACLR
rst => result_real0_next[23].ACLR
rst => result_real0_next[24].ACLR
rst => result_real0_next[25].ACLR
rst => result_real0_next[26].ACLR
rst => result_real0_next[27].ACLR
rst => result_real0_next[28].ACLR
rst => result_real0_next[29].ACLR
rst => result_real0_next[30].ACLR
rst => result_real0_next[31].ACLR
rst => adder_imag1_next[0].ACLR
rst => adder_imag1_next[1].ACLR
rst => adder_imag1_next[2].ACLR
rst => adder_imag1_next[3].ACLR
rst => adder_imag1_next[4].ACLR
rst => adder_imag1_next[5].ACLR
rst => adder_imag1_next[6].ACLR
rst => adder_imag1_next[7].ACLR
rst => adder_imag1_next[8].ACLR
rst => adder_imag1_next[9].ACLR
rst => adder_imag1_next[10].ACLR
rst => adder_imag1_next[11].ACLR
rst => adder_imag1_next[12].ACLR
rst => adder_imag1_next[13].ACLR
rst => adder_imag1_next[14].ACLR
rst => adder_imag1_next[15].ACLR
rst => adder_imag1_next[16].ACLR
rst => adder_imag1_next[17].ACLR
rst => adder_imag1_next[18].ACLR
rst => adder_imag1_next[19].ACLR
rst => adder_imag1_next[20].ACLR
rst => adder_imag1_next[21].ACLR
rst => adder_imag1_next[22].ACLR
rst => adder_imag1_next[23].ACLR
rst => adder_imag1_next[24].ACLR
rst => adder_imag1_next[25].ACLR
rst => adder_imag1_next[26].ACLR
rst => adder_imag1_next[27].ACLR
rst => adder_imag1_next[28].ACLR
rst => adder_imag1_next[29].ACLR
rst => adder_imag1_next[30].ACLR
rst => adder_imag1_next[31].ACLR
rst => adder_real1_next[0].ACLR
rst => adder_real1_next[1].ACLR
rst => adder_real1_next[2].ACLR
rst => adder_real1_next[3].ACLR
rst => adder_real1_next[4].ACLR
rst => adder_real1_next[5].ACLR
rst => adder_real1_next[6].ACLR
rst => adder_real1_next[7].ACLR
rst => adder_real1_next[8].ACLR
rst => adder_real1_next[9].ACLR
rst => adder_real1_next[10].ACLR
rst => adder_real1_next[11].ACLR
rst => adder_real1_next[12].ACLR
rst => adder_real1_next[13].ACLR
rst => adder_real1_next[14].ACLR
rst => adder_real1_next[15].ACLR
rst => adder_real1_next[16].ACLR
rst => adder_real1_next[17].ACLR
rst => adder_real1_next[18].ACLR
rst => adder_real1_next[19].ACLR
rst => adder_real1_next[20].ACLR
rst => adder_real1_next[21].ACLR
rst => adder_real1_next[22].ACLR
rst => adder_real1_next[23].ACLR
rst => adder_real1_next[24].ACLR
rst => adder_real1_next[25].ACLR
rst => adder_real1_next[26].ACLR
rst => adder_real1_next[27].ACLR
rst => adder_real1_next[28].ACLR
rst => adder_real1_next[29].ACLR
rst => adder_real1_next[30].ACLR
rst => adder_real1_next[31].ACLR
rst => adder_imag0_next[0][0].ACLR
rst => adder_imag0_next[0][1].ACLR
rst => adder_imag0_next[0][2].ACLR
rst => adder_imag0_next[0][3].ACLR
rst => adder_imag0_next[0][4].ACLR
rst => adder_imag0_next[0][5].ACLR
rst => adder_imag0_next[0][6].ACLR
rst => adder_imag0_next[0][7].ACLR
rst => adder_imag0_next[0][8].ACLR
rst => adder_imag0_next[0][9].ACLR
rst => adder_imag0_next[0][10].ACLR
rst => adder_imag0_next[0][11].ACLR
rst => adder_imag0_next[0][12].ACLR
rst => adder_imag0_next[0][13].ACLR
rst => adder_imag0_next[0][14].ACLR
rst => adder_imag0_next[0][15].ACLR
rst => adder_imag0_next[0][16].ACLR
rst => adder_imag0_next[0][17].ACLR
rst => adder_imag0_next[0][18].ACLR
rst => adder_imag0_next[0][19].ACLR
rst => adder_imag0_next[0][20].ACLR
rst => adder_imag0_next[0][21].ACLR
rst => adder_imag0_next[0][22].ACLR
rst => adder_imag0_next[0][23].ACLR
rst => adder_imag0_next[0][24].ACLR
rst => adder_imag0_next[0][25].ACLR
rst => adder_imag0_next[0][26].ACLR
rst => adder_imag0_next[0][27].ACLR
rst => adder_imag0_next[0][28].ACLR
rst => adder_imag0_next[0][29].ACLR
rst => adder_imag0_next[0][30].ACLR
rst => adder_imag0_next[0][31].ACLR
rst => adder_imag0_next[1][0].ACLR
rst => adder_imag0_next[1][1].ACLR
rst => adder_imag0_next[1][2].ACLR
rst => adder_imag0_next[1][3].ACLR
rst => adder_imag0_next[1][4].ACLR
rst => adder_imag0_next[1][5].ACLR
rst => adder_imag0_next[1][6].ACLR
rst => adder_imag0_next[1][7].ACLR
rst => adder_imag0_next[1][8].ACLR
rst => adder_imag0_next[1][9].ACLR
rst => adder_imag0_next[1][10].ACLR
rst => adder_imag0_next[1][11].ACLR
rst => adder_imag0_next[1][12].ACLR
rst => adder_imag0_next[1][13].ACLR
rst => adder_imag0_next[1][14].ACLR
rst => adder_imag0_next[1][15].ACLR
rst => adder_imag0_next[1][16].ACLR
rst => adder_imag0_next[1][17].ACLR
rst => adder_imag0_next[1][18].ACLR
rst => adder_imag0_next[1][19].ACLR
rst => adder_imag0_next[1][20].ACLR
rst => adder_imag0_next[1][21].ACLR
rst => adder_imag0_next[1][22].ACLR
rst => adder_imag0_next[1][23].ACLR
rst => adder_imag0_next[1][24].ACLR
rst => adder_imag0_next[1][25].ACLR
rst => adder_imag0_next[1][26].ACLR
rst => adder_imag0_next[1][27].ACLR
rst => adder_imag0_next[1][28].ACLR
rst => adder_imag0_next[1][29].ACLR
rst => adder_imag0_next[1][30].ACLR
rst => adder_imag0_next[1][31].ACLR
rst => adder_imag0_next[2][0].ACLR
rst => adder_imag0_next[2][1].ACLR
rst => adder_imag0_next[2][2].ACLR
rst => adder_imag0_next[2][3].ACLR
rst => adder_imag0_next[2][4].ACLR
rst => adder_imag0_next[2][5].ACLR
rst => adder_imag0_next[2][6].ACLR
rst => adder_imag0_next[2][7].ACLR
rst => adder_imag0_next[2][8].ACLR
rst => adder_imag0_next[2][9].ACLR
rst => adder_imag0_next[2][10].ACLR
rst => adder_imag0_next[2][11].ACLR
rst => adder_imag0_next[2][12].ACLR
rst => adder_imag0_next[2][13].ACLR
rst => adder_imag0_next[2][14].ACLR
rst => adder_imag0_next[2][15].ACLR
rst => adder_imag0_next[2][16].ACLR
rst => adder_imag0_next[2][17].ACLR
rst => adder_imag0_next[2][18].ACLR
rst => adder_imag0_next[2][19].ACLR
rst => adder_imag0_next[2][20].ACLR
rst => adder_imag0_next[2][21].ACLR
rst => adder_imag0_next[2][22].ACLR
rst => adder_imag0_next[2][23].ACLR
rst => adder_imag0_next[2][24].ACLR
rst => adder_imag0_next[2][25].ACLR
rst => adder_imag0_next[2][26].ACLR
rst => adder_imag0_next[2][27].ACLR
rst => adder_imag0_next[2][28].ACLR
rst => adder_imag0_next[2][29].ACLR
rst => adder_imag0_next[2][30].ACLR
rst => adder_imag0_next[2][31].ACLR
rst => adder_real0_next[0][0].ACLR
rst => adder_real0_next[0][1].ACLR
rst => adder_real0_next[0][2].ACLR
rst => adder_real0_next[0][3].ACLR
rst => adder_real0_next[0][4].ACLR
rst => adder_real0_next[0][5].ACLR
rst => adder_real0_next[0][6].ACLR
rst => adder_real0_next[0][7].ACLR
rst => adder_real0_next[0][8].ACLR
rst => adder_real0_next[0][9].ACLR
rst => adder_real0_next[0][10].ACLR
rst => adder_real0_next[0][11].ACLR
rst => adder_real0_next[0][12].ACLR
rst => adder_real0_next[0][13].ACLR
rst => adder_real0_next[0][14].ACLR
rst => adder_real0_next[0][15].ACLR
rst => adder_real0_next[0][16].ACLR
rst => adder_real0_next[0][17].ACLR
rst => adder_real0_next[0][18].ACLR
rst => adder_real0_next[0][19].ACLR
rst => adder_real0_next[0][20].ACLR
rst => adder_real0_next[0][21].ACLR
rst => adder_real0_next[0][22].ACLR
rst => adder_real0_next[0][23].ACLR
rst => adder_real0_next[0][24].ACLR
rst => adder_real0_next[0][25].ACLR
rst => adder_real0_next[0][26].ACLR
rst => adder_real0_next[0][27].ACLR
rst => adder_real0_next[0][28].ACLR
rst => adder_real0_next[0][29].ACLR
rst => adder_real0_next[0][30].ACLR
rst => adder_real0_next[0][31].ACLR
rst => adder_real0_next[1][0].ACLR
rst => adder_real0_next[1][1].ACLR
rst => adder_real0_next[1][2].ACLR
rst => adder_real0_next[1][3].ACLR
rst => adder_real0_next[1][4].ACLR
rst => adder_real0_next[1][5].ACLR
rst => adder_real0_next[1][6].ACLR
rst => adder_real0_next[1][7].ACLR
rst => adder_real0_next[1][8].ACLR
rst => adder_real0_next[1][9].ACLR
rst => adder_real0_next[1][10].ACLR
rst => adder_real0_next[1][11].ACLR
rst => adder_real0_next[1][12].ACLR
rst => adder_real0_next[1][13].ACLR
rst => adder_real0_next[1][14].ACLR
rst => adder_real0_next[1][15].ACLR
rst => adder_real0_next[1][16].ACLR
rst => adder_real0_next[1][17].ACLR
rst => adder_real0_next[1][18].ACLR
rst => adder_real0_next[1][19].ACLR
rst => adder_real0_next[1][20].ACLR
rst => adder_real0_next[1][21].ACLR
rst => adder_real0_next[1][22].ACLR
rst => adder_real0_next[1][23].ACLR
rst => adder_real0_next[1][24].ACLR
rst => adder_real0_next[1][25].ACLR
rst => adder_real0_next[1][26].ACLR
rst => adder_real0_next[1][27].ACLR
rst => adder_real0_next[1][28].ACLR
rst => adder_real0_next[1][29].ACLR
rst => adder_real0_next[1][30].ACLR
rst => adder_real0_next[1][31].ACLR
rst => adder_real0_next[2][0].ACLR
rst => adder_real0_next[2][1].ACLR
rst => adder_real0_next[2][2].ACLR
rst => adder_real0_next[2][3].ACLR
rst => adder_real0_next[2][4].ACLR
rst => adder_real0_next[2][5].ACLR
rst => adder_real0_next[2][6].ACLR
rst => adder_real0_next[2][7].ACLR
rst => adder_real0_next[2][8].ACLR
rst => adder_real0_next[2][9].ACLR
rst => adder_real0_next[2][10].ACLR
rst => adder_real0_next[2][11].ACLR
rst => adder_real0_next[2][12].ACLR
rst => adder_real0_next[2][13].ACLR
rst => adder_real0_next[2][14].ACLR
rst => adder_real0_next[2][15].ACLR
rst => adder_real0_next[2][16].ACLR
rst => adder_real0_next[2][17].ACLR
rst => adder_real0_next[2][18].ACLR
rst => adder_real0_next[2][19].ACLR
rst => adder_real0_next[2][20].ACLR
rst => adder_real0_next[2][21].ACLR
rst => adder_real0_next[2][22].ACLR
rst => adder_real0_next[2][23].ACLR
rst => adder_real0_next[2][24].ACLR
rst => adder_real0_next[2][25].ACLR
rst => adder_real0_next[2][26].ACLR
rst => adder_real0_next[2][27].ACLR
rst => adder_real0_next[2][28].ACLR
rst => adder_real0_next[2][29].ACLR
rst => adder_real0_next[2][30].ACLR
rst => adder_real0_next[2][31].ACLR
rst => y1_result_imag_next[0].ACLR
rst => y1_result_imag_next[1].ACLR
rst => y1_result_imag_next[2].ACLR
rst => y1_result_imag_next[3].ACLR
rst => y1_result_imag_next[4].ACLR
rst => y1_result_imag_next[5].ACLR
rst => y1_result_imag_next[6].ACLR
rst => y1_result_imag_next[7].ACLR
rst => y1_result_imag_next[8].ACLR
rst => y1_result_imag_next[9].ACLR
rst => y1_result_imag_next[10].ACLR
rst => y1_result_imag_next[11].ACLR
rst => y1_result_imag_next[12].ACLR
rst => y1_result_imag_next[13].ACLR
rst => y1_result_imag_next[14].ACLR
rst => y1_result_imag_next[31].ACLR
rst => y1_result_real_next[0].ACLR
rst => y1_result_real_next[1].ACLR
rst => y1_result_real_next[2].ACLR
rst => y1_result_real_next[3].ACLR
rst => y1_result_real_next[4].ACLR
rst => y1_result_real_next[5].ACLR
rst => y1_result_real_next[6].ACLR
rst => y1_result_real_next[7].ACLR
rst => y1_result_real_next[8].ACLR
rst => y1_result_real_next[9].ACLR
rst => y1_result_real_next[10].ACLR
rst => y1_result_real_next[11].ACLR
rst => y1_result_real_next[12].ACLR
rst => y1_result_real_next[13].ACLR
rst => y1_result_real_next[14].ACLR
rst => y1_result_real_next[31].ACLR
rst => y0_result_imag_next[0].ACLR
rst => y0_result_imag_next[1].ACLR
rst => y0_result_imag_next[2].ACLR
rst => y0_result_imag_next[3].ACLR
rst => y0_result_imag_next[4].ACLR
rst => y0_result_imag_next[5].ACLR
rst => y0_result_imag_next[6].ACLR
rst => y0_result_imag_next[7].ACLR
rst => y0_result_imag_next[8].ACLR
rst => y0_result_imag_next[9].ACLR
rst => y0_result_imag_next[10].ACLR
rst => y0_result_imag_next[11].ACLR
rst => y0_result_imag_next[12].ACLR
rst => y0_result_imag_next[13].ACLR
rst => y0_result_imag_next[14].ACLR
rst => y0_result_imag_next[31].ACLR
rst => y0_result_real_next[0].ACLR
rst => y0_result_real_next[1].ACLR
rst => y0_result_real_next[2].ACLR
rst => y0_result_real_next[3].ACLR
rst => y0_result_real_next[4].ACLR
rst => y0_result_real_next[5].ACLR
rst => y0_result_real_next[6].ACLR
rst => y0_result_real_next[7].ACLR
rst => y0_result_real_next[8].ACLR
rst => y0_result_real_next[9].ACLR
rst => y0_result_real_next[10].ACLR
rst => y0_result_real_next[11].ACLR
rst => y0_result_real_next[12].ACLR
rst => y0_result_real_next[13].ACLR
rst => y0_result_real_next[14].ACLR
rst => y0_result_real_next[31].ACLR
rst => output1_imag_next[0].ACLR
rst => output1_imag_next[1].ACLR
rst => output1_imag_next[2].ACLR
rst => output1_imag_next[3].ACLR
rst => output1_imag_next[4].ACLR
rst => output1_imag_next[5].ACLR
rst => output1_imag_next[6].ACLR
rst => output1_imag_next[7].ACLR
rst => output1_imag_next[8].ACLR
rst => output1_imag_next[9].ACLR
rst => output1_imag_next[10].ACLR
rst => output1_imag_next[11].ACLR
rst => output1_imag_next[12].ACLR
rst => output1_imag_next[13].ACLR
rst => output1_imag_next[14].ACLR
rst => output1_imag_next[15].ACLR
rst => output1_real_next[0].ACLR
rst => output1_real_next[1].ACLR
rst => output1_real_next[2].ACLR
rst => output1_real_next[3].ACLR
rst => output1_real_next[4].ACLR
rst => output1_real_next[5].ACLR
rst => output1_real_next[6].ACLR
rst => output1_real_next[7].ACLR
rst => output1_real_next[8].ACLR
rst => output1_real_next[9].ACLR
rst => output1_real_next[10].ACLR
rst => output1_real_next[11].ACLR
rst => output1_real_next[12].ACLR
rst => output1_real_next[13].ACLR
rst => output1_real_next[14].ACLR
rst => output1_real_next[15].ACLR
rst => output0_imag_next[0].ACLR
rst => output0_imag_next[1].ACLR
rst => output0_imag_next[2].ACLR
rst => output0_imag_next[3].ACLR
rst => output0_imag_next[4].ACLR
rst => output0_imag_next[5].ACLR
rst => output0_imag_next[6].ACLR
rst => output0_imag_next[7].ACLR
rst => output0_imag_next[8].ACLR
rst => output0_imag_next[9].ACLR
rst => output0_imag_next[10].ACLR
rst => output0_imag_next[11].ACLR
rst => output0_imag_next[12].ACLR
rst => output0_imag_next[13].ACLR
rst => output0_imag_next[14].ACLR
rst => output0_imag_next[15].ACLR
rst => output0_real_next[0].ACLR
rst => output0_real_next[1].ACLR
rst => output0_real_next[2].ACLR
rst => output0_real_next[3].ACLR
rst => output0_real_next[4].ACLR
rst => output0_real_next[5].ACLR
rst => output0_real_next[6].ACLR
rst => output0_real_next[7].ACLR
rst => output0_real_next[8].ACLR
rst => output0_real_next[9].ACLR
rst => output0_real_next[10].ACLR
rst => output0_real_next[11].ACLR
rst => output0_real_next[12].ACLR
rst => output0_real_next[13].ACLR
rst => output0_real_next[14].ACLR
rst => output0_real_next[15].ACLR
butt2_real0[0] => adder_real0_next[0][0].DATAIN
butt2_real0[1] => adder_real0_next[0][1].DATAIN
butt2_real0[2] => adder_real0_next[0][2].DATAIN
butt2_real0[3] => adder_real0_next[0][3].DATAIN
butt2_real0[4] => adder_real0_next[0][4].DATAIN
butt2_real0[5] => adder_real0_next[0][5].DATAIN
butt2_real0[6] => adder_real0_next[0][6].DATAIN
butt2_real0[7] => adder_real0_next[0][7].DATAIN
butt2_real0[8] => adder_real0_next[0][8].DATAIN
butt2_real0[9] => adder_real0_next[0][9].DATAIN
butt2_real0[10] => adder_real0_next[0][10].DATAIN
butt2_real0[11] => adder_real0_next[0][11].DATAIN
butt2_real0[11] => adder_real0_next[0][31].DATAIN
butt2_real0[11] => adder_real0_next[0][30].DATAIN
butt2_real0[11] => adder_real0_next[0][29].DATAIN
butt2_real0[11] => adder_real0_next[0][28].DATAIN
butt2_real0[11] => adder_real0_next[0][27].DATAIN
butt2_real0[11] => adder_real0_next[0][26].DATAIN
butt2_real0[11] => adder_real0_next[0][25].DATAIN
butt2_real0[11] => adder_real0_next[0][24].DATAIN
butt2_real0[11] => adder_real0_next[0][23].DATAIN
butt2_real0[11] => adder_real0_next[0][22].DATAIN
butt2_real0[11] => adder_real0_next[0][21].DATAIN
butt2_real0[11] => adder_real0_next[0][20].DATAIN
butt2_real0[11] => adder_real0_next[0][19].DATAIN
butt2_real0[11] => adder_real0_next[0][18].DATAIN
butt2_real0[11] => adder_real0_next[0][17].DATAIN
butt2_real0[11] => adder_real0_next[0][16].DATAIN
butt2_real0[12] => adder_real0_next[0][12].DATAIN
butt2_real0[13] => adder_real0_next[0][13].DATAIN
butt2_real0[14] => adder_real0_next[0][14].DATAIN
butt2_real0[15] => adder_real0_next[0][15].DATAIN
butt2_imag0[0] => adder_imag0_next[0][0].DATAIN
butt2_imag0[1] => adder_imag0_next[0][1].DATAIN
butt2_imag0[2] => adder_imag0_next[0][2].DATAIN
butt2_imag0[3] => adder_imag0_next[0][3].DATAIN
butt2_imag0[4] => adder_imag0_next[0][4].DATAIN
butt2_imag0[5] => adder_imag0_next[0][5].DATAIN
butt2_imag0[6] => adder_imag0_next[0][6].DATAIN
butt2_imag0[7] => adder_imag0_next[0][7].DATAIN
butt2_imag0[8] => adder_imag0_next[0][8].DATAIN
butt2_imag0[9] => adder_imag0_next[0][9].DATAIN
butt2_imag0[10] => adder_imag0_next[0][10].DATAIN
butt2_imag0[11] => adder_imag0_next[0][11].DATAIN
butt2_imag0[11] => adder_imag0_next[0][31].DATAIN
butt2_imag0[11] => adder_imag0_next[0][30].DATAIN
butt2_imag0[11] => adder_imag0_next[0][29].DATAIN
butt2_imag0[11] => adder_imag0_next[0][28].DATAIN
butt2_imag0[11] => adder_imag0_next[0][27].DATAIN
butt2_imag0[11] => adder_imag0_next[0][26].DATAIN
butt2_imag0[11] => adder_imag0_next[0][25].DATAIN
butt2_imag0[11] => adder_imag0_next[0][24].DATAIN
butt2_imag0[11] => adder_imag0_next[0][23].DATAIN
butt2_imag0[11] => adder_imag0_next[0][22].DATAIN
butt2_imag0[11] => adder_imag0_next[0][21].DATAIN
butt2_imag0[11] => adder_imag0_next[0][20].DATAIN
butt2_imag0[11] => adder_imag0_next[0][19].DATAIN
butt2_imag0[11] => adder_imag0_next[0][18].DATAIN
butt2_imag0[11] => adder_imag0_next[0][17].DATAIN
butt2_imag0[11] => adder_imag0_next[0][16].DATAIN
butt2_imag0[12] => adder_imag0_next[0][12].DATAIN
butt2_imag0[13] => adder_imag0_next[0][13].DATAIN
butt2_imag0[14] => adder_imag0_next[0][14].DATAIN
butt2_imag0[15] => adder_imag0_next[0][15].DATAIN
butt2_real1[0] => butt2_real1[0].IN2
butt2_real1[1] => butt2_real1[1].IN2
butt2_real1[2] => butt2_real1[2].IN2
butt2_real1[3] => butt2_real1[3].IN2
butt2_real1[4] => butt2_real1[4].IN2
butt2_real1[5] => butt2_real1[5].IN2
butt2_real1[6] => butt2_real1[6].IN2
butt2_real1[7] => butt2_real1[7].IN2
butt2_real1[8] => butt2_real1[8].IN2
butt2_real1[9] => butt2_real1[9].IN2
butt2_real1[10] => butt2_real1[10].IN2
butt2_real1[11] => butt2_real1[11].IN2
butt2_real1[12] => butt2_real1[12].IN2
butt2_real1[13] => butt2_real1[13].IN2
butt2_real1[14] => butt2_real1[14].IN2
butt2_real1[15] => butt2_real1[15].IN2
butt2_imag1[0] => butt2_imag1[0].IN2
butt2_imag1[1] => butt2_imag1[1].IN2
butt2_imag1[2] => butt2_imag1[2].IN2
butt2_imag1[3] => butt2_imag1[3].IN2
butt2_imag1[4] => butt2_imag1[4].IN2
butt2_imag1[5] => butt2_imag1[5].IN2
butt2_imag1[6] => butt2_imag1[6].IN2
butt2_imag1[7] => butt2_imag1[7].IN2
butt2_imag1[8] => butt2_imag1[8].IN2
butt2_imag1[9] => butt2_imag1[9].IN2
butt2_imag1[10] => butt2_imag1[10].IN2
butt2_imag1[11] => butt2_imag1[11].IN2
butt2_imag1[12] => butt2_imag1[12].IN2
butt2_imag1[13] => butt2_imag1[13].IN2
butt2_imag1[14] => butt2_imag1[14].IN2
butt2_imag1[15] => butt2_imag1[15].IN2
factor_real[0] => factor_real[0].IN2
factor_real[1] => factor_real[1].IN2
factor_real[2] => factor_real[2].IN2
factor_real[3] => factor_real[3].IN2
factor_real[4] => factor_real[4].IN2
factor_real[5] => factor_real[5].IN2
factor_real[6] => factor_real[6].IN2
factor_real[7] => factor_real[7].IN2
factor_real[8] => factor_real[8].IN2
factor_real[9] => factor_real[9].IN2
factor_real[10] => factor_real[10].IN2
factor_real[11] => factor_real[11].IN2
factor_real[12] => factor_real[12].IN2
factor_real[13] => factor_real[13].IN2
factor_real[14] => factor_real[14].IN2
factor_real[15] => factor_real[15].IN2
factor_imag[0] => factor_imag[0].IN2
factor_imag[1] => factor_imag[1].IN2
factor_imag[2] => factor_imag[2].IN2
factor_imag[3] => factor_imag[3].IN2
factor_imag[4] => factor_imag[4].IN2
factor_imag[5] => factor_imag[5].IN2
factor_imag[6] => factor_imag[6].IN2
factor_imag[7] => factor_imag[7].IN2
factor_imag[8] => factor_imag[8].IN2
factor_imag[9] => factor_imag[9].IN2
factor_imag[10] => factor_imag[10].IN2
factor_imag[11] => factor_imag[11].IN2
factor_imag[12] => factor_imag[12].IN2
factor_imag[13] => factor_imag[13].IN2
factor_imag[14] => factor_imag[14].IN2
factor_imag[15] => factor_imag[15].IN2
y0_real[0] <= y0_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[1] <= y0_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[2] <= y0_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[3] <= y0_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[4] <= y0_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[5] <= y0_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[6] <= y0_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[7] <= y0_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[8] <= y0_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[9] <= y0_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[10] <= y0_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[11] <= y0_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[12] <= y0_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[13] <= y0_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[14] <= y0_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[15] <= y0_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[0] <= y0_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[1] <= y0_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[2] <= y0_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[3] <= y0_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[4] <= y0_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[5] <= y0_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[6] <= y0_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[7] <= y0_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[8] <= y0_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[9] <= y0_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[10] <= y0_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[11] <= y0_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[12] <= y0_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[13] <= y0_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[14] <= y0_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[15] <= y0_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[0] <= y1_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[1] <= y1_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[2] <= y1_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[3] <= y1_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[4] <= y1_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[5] <= y1_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[6] <= y1_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[7] <= y1_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[8] <= y1_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[9] <= y1_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[10] <= y1_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[11] <= y1_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[12] <= y1_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[13] <= y1_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[14] <= y1_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[15] <= y1_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[0] <= y1_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[1] <= y1_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[2] <= y1_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[3] <= y1_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[4] <= y1_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[5] <= y1_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[6] <= y1_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[7] <= y1_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[8] <= y1_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[9] <= y1_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[10] <= y1_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[11] <= y1_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[12] <= y1_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[13] <= y1_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[14] <= y1_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[15] <= y1_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_real0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_real1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_imag0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_imag1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit1|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2
clk => clk.IN4
rst => result_imag1_next[0].ACLR
rst => result_imag1_next[1].ACLR
rst => result_imag1_next[2].ACLR
rst => result_imag1_next[3].ACLR
rst => result_imag1_next[4].ACLR
rst => result_imag1_next[5].ACLR
rst => result_imag1_next[6].ACLR
rst => result_imag1_next[7].ACLR
rst => result_imag1_next[8].ACLR
rst => result_imag1_next[9].ACLR
rst => result_imag1_next[10].ACLR
rst => result_imag1_next[11].ACLR
rst => result_imag1_next[12].ACLR
rst => result_imag1_next[13].ACLR
rst => result_imag1_next[14].ACLR
rst => result_imag1_next[15].ACLR
rst => result_imag1_next[16].ACLR
rst => result_imag1_next[17].ACLR
rst => result_imag1_next[18].ACLR
rst => result_imag1_next[19].ACLR
rst => result_imag1_next[20].ACLR
rst => result_imag1_next[21].ACLR
rst => result_imag1_next[22].ACLR
rst => result_imag1_next[23].ACLR
rst => result_imag1_next[24].ACLR
rst => result_imag1_next[25].ACLR
rst => result_imag1_next[26].ACLR
rst => result_imag1_next[27].ACLR
rst => result_imag1_next[28].ACLR
rst => result_imag1_next[29].ACLR
rst => result_imag1_next[30].ACLR
rst => result_imag1_next[31].ACLR
rst => result_real1_next[0].ACLR
rst => result_real1_next[1].ACLR
rst => result_real1_next[2].ACLR
rst => result_real1_next[3].ACLR
rst => result_real1_next[4].ACLR
rst => result_real1_next[5].ACLR
rst => result_real1_next[6].ACLR
rst => result_real1_next[7].ACLR
rst => result_real1_next[8].ACLR
rst => result_real1_next[9].ACLR
rst => result_real1_next[10].ACLR
rst => result_real1_next[11].ACLR
rst => result_real1_next[12].ACLR
rst => result_real1_next[13].ACLR
rst => result_real1_next[14].ACLR
rst => result_real1_next[15].ACLR
rst => result_real1_next[16].ACLR
rst => result_real1_next[17].ACLR
rst => result_real1_next[18].ACLR
rst => result_real1_next[19].ACLR
rst => result_real1_next[20].ACLR
rst => result_real1_next[21].ACLR
rst => result_real1_next[22].ACLR
rst => result_real1_next[23].ACLR
rst => result_real1_next[24].ACLR
rst => result_real1_next[25].ACLR
rst => result_real1_next[26].ACLR
rst => result_real1_next[27].ACLR
rst => result_real1_next[28].ACLR
rst => result_real1_next[29].ACLR
rst => result_real1_next[30].ACLR
rst => result_real1_next[31].ACLR
rst => result_imag0_next[0].ACLR
rst => result_imag0_next[1].ACLR
rst => result_imag0_next[2].ACLR
rst => result_imag0_next[3].ACLR
rst => result_imag0_next[4].ACLR
rst => result_imag0_next[5].ACLR
rst => result_imag0_next[6].ACLR
rst => result_imag0_next[7].ACLR
rst => result_imag0_next[8].ACLR
rst => result_imag0_next[9].ACLR
rst => result_imag0_next[10].ACLR
rst => result_imag0_next[11].ACLR
rst => result_imag0_next[12].ACLR
rst => result_imag0_next[13].ACLR
rst => result_imag0_next[14].ACLR
rst => result_imag0_next[15].ACLR
rst => result_imag0_next[16].ACLR
rst => result_imag0_next[17].ACLR
rst => result_imag0_next[18].ACLR
rst => result_imag0_next[19].ACLR
rst => result_imag0_next[20].ACLR
rst => result_imag0_next[21].ACLR
rst => result_imag0_next[22].ACLR
rst => result_imag0_next[23].ACLR
rst => result_imag0_next[24].ACLR
rst => result_imag0_next[25].ACLR
rst => result_imag0_next[26].ACLR
rst => result_imag0_next[27].ACLR
rst => result_imag0_next[28].ACLR
rst => result_imag0_next[29].ACLR
rst => result_imag0_next[30].ACLR
rst => result_imag0_next[31].ACLR
rst => result_real0_next[0].ACLR
rst => result_real0_next[1].ACLR
rst => result_real0_next[2].ACLR
rst => result_real0_next[3].ACLR
rst => result_real0_next[4].ACLR
rst => result_real0_next[5].ACLR
rst => result_real0_next[6].ACLR
rst => result_real0_next[7].ACLR
rst => result_real0_next[8].ACLR
rst => result_real0_next[9].ACLR
rst => result_real0_next[10].ACLR
rst => result_real0_next[11].ACLR
rst => result_real0_next[12].ACLR
rst => result_real0_next[13].ACLR
rst => result_real0_next[14].ACLR
rst => result_real0_next[15].ACLR
rst => result_real0_next[16].ACLR
rst => result_real0_next[17].ACLR
rst => result_real0_next[18].ACLR
rst => result_real0_next[19].ACLR
rst => result_real0_next[20].ACLR
rst => result_real0_next[21].ACLR
rst => result_real0_next[22].ACLR
rst => result_real0_next[23].ACLR
rst => result_real0_next[24].ACLR
rst => result_real0_next[25].ACLR
rst => result_real0_next[26].ACLR
rst => result_real0_next[27].ACLR
rst => result_real0_next[28].ACLR
rst => result_real0_next[29].ACLR
rst => result_real0_next[30].ACLR
rst => result_real0_next[31].ACLR
rst => adder_imag1_next[0].ACLR
rst => adder_imag1_next[1].ACLR
rst => adder_imag1_next[2].ACLR
rst => adder_imag1_next[3].ACLR
rst => adder_imag1_next[4].ACLR
rst => adder_imag1_next[5].ACLR
rst => adder_imag1_next[6].ACLR
rst => adder_imag1_next[7].ACLR
rst => adder_imag1_next[8].ACLR
rst => adder_imag1_next[9].ACLR
rst => adder_imag1_next[10].ACLR
rst => adder_imag1_next[11].ACLR
rst => adder_imag1_next[12].ACLR
rst => adder_imag1_next[13].ACLR
rst => adder_imag1_next[14].ACLR
rst => adder_imag1_next[15].ACLR
rst => adder_imag1_next[16].ACLR
rst => adder_imag1_next[17].ACLR
rst => adder_imag1_next[18].ACLR
rst => adder_imag1_next[19].ACLR
rst => adder_imag1_next[20].ACLR
rst => adder_imag1_next[21].ACLR
rst => adder_imag1_next[22].ACLR
rst => adder_imag1_next[23].ACLR
rst => adder_imag1_next[24].ACLR
rst => adder_imag1_next[25].ACLR
rst => adder_imag1_next[26].ACLR
rst => adder_imag1_next[27].ACLR
rst => adder_imag1_next[28].ACLR
rst => adder_imag1_next[29].ACLR
rst => adder_imag1_next[30].ACLR
rst => adder_imag1_next[31].ACLR
rst => adder_real1_next[0].ACLR
rst => adder_real1_next[1].ACLR
rst => adder_real1_next[2].ACLR
rst => adder_real1_next[3].ACLR
rst => adder_real1_next[4].ACLR
rst => adder_real1_next[5].ACLR
rst => adder_real1_next[6].ACLR
rst => adder_real1_next[7].ACLR
rst => adder_real1_next[8].ACLR
rst => adder_real1_next[9].ACLR
rst => adder_real1_next[10].ACLR
rst => adder_real1_next[11].ACLR
rst => adder_real1_next[12].ACLR
rst => adder_real1_next[13].ACLR
rst => adder_real1_next[14].ACLR
rst => adder_real1_next[15].ACLR
rst => adder_real1_next[16].ACLR
rst => adder_real1_next[17].ACLR
rst => adder_real1_next[18].ACLR
rst => adder_real1_next[19].ACLR
rst => adder_real1_next[20].ACLR
rst => adder_real1_next[21].ACLR
rst => adder_real1_next[22].ACLR
rst => adder_real1_next[23].ACLR
rst => adder_real1_next[24].ACLR
rst => adder_real1_next[25].ACLR
rst => adder_real1_next[26].ACLR
rst => adder_real1_next[27].ACLR
rst => adder_real1_next[28].ACLR
rst => adder_real1_next[29].ACLR
rst => adder_real1_next[30].ACLR
rst => adder_real1_next[31].ACLR
rst => adder_imag0_next[0][0].ACLR
rst => adder_imag0_next[0][1].ACLR
rst => adder_imag0_next[0][2].ACLR
rst => adder_imag0_next[0][3].ACLR
rst => adder_imag0_next[0][4].ACLR
rst => adder_imag0_next[0][5].ACLR
rst => adder_imag0_next[0][6].ACLR
rst => adder_imag0_next[0][7].ACLR
rst => adder_imag0_next[0][8].ACLR
rst => adder_imag0_next[0][9].ACLR
rst => adder_imag0_next[0][10].ACLR
rst => adder_imag0_next[0][11].ACLR
rst => adder_imag0_next[0][12].ACLR
rst => adder_imag0_next[0][13].ACLR
rst => adder_imag0_next[0][14].ACLR
rst => adder_imag0_next[0][15].ACLR
rst => adder_imag0_next[0][16].ACLR
rst => adder_imag0_next[0][17].ACLR
rst => adder_imag0_next[0][18].ACLR
rst => adder_imag0_next[0][19].ACLR
rst => adder_imag0_next[0][20].ACLR
rst => adder_imag0_next[0][21].ACLR
rst => adder_imag0_next[0][22].ACLR
rst => adder_imag0_next[0][23].ACLR
rst => adder_imag0_next[0][24].ACLR
rst => adder_imag0_next[0][25].ACLR
rst => adder_imag0_next[0][26].ACLR
rst => adder_imag0_next[0][27].ACLR
rst => adder_imag0_next[0][28].ACLR
rst => adder_imag0_next[0][29].ACLR
rst => adder_imag0_next[0][30].ACLR
rst => adder_imag0_next[0][31].ACLR
rst => adder_imag0_next[1][0].ACLR
rst => adder_imag0_next[1][1].ACLR
rst => adder_imag0_next[1][2].ACLR
rst => adder_imag0_next[1][3].ACLR
rst => adder_imag0_next[1][4].ACLR
rst => adder_imag0_next[1][5].ACLR
rst => adder_imag0_next[1][6].ACLR
rst => adder_imag0_next[1][7].ACLR
rst => adder_imag0_next[1][8].ACLR
rst => adder_imag0_next[1][9].ACLR
rst => adder_imag0_next[1][10].ACLR
rst => adder_imag0_next[1][11].ACLR
rst => adder_imag0_next[1][12].ACLR
rst => adder_imag0_next[1][13].ACLR
rst => adder_imag0_next[1][14].ACLR
rst => adder_imag0_next[1][15].ACLR
rst => adder_imag0_next[1][16].ACLR
rst => adder_imag0_next[1][17].ACLR
rst => adder_imag0_next[1][18].ACLR
rst => adder_imag0_next[1][19].ACLR
rst => adder_imag0_next[1][20].ACLR
rst => adder_imag0_next[1][21].ACLR
rst => adder_imag0_next[1][22].ACLR
rst => adder_imag0_next[1][23].ACLR
rst => adder_imag0_next[1][24].ACLR
rst => adder_imag0_next[1][25].ACLR
rst => adder_imag0_next[1][26].ACLR
rst => adder_imag0_next[1][27].ACLR
rst => adder_imag0_next[1][28].ACLR
rst => adder_imag0_next[1][29].ACLR
rst => adder_imag0_next[1][30].ACLR
rst => adder_imag0_next[1][31].ACLR
rst => adder_imag0_next[2][0].ACLR
rst => adder_imag0_next[2][1].ACLR
rst => adder_imag0_next[2][2].ACLR
rst => adder_imag0_next[2][3].ACLR
rst => adder_imag0_next[2][4].ACLR
rst => adder_imag0_next[2][5].ACLR
rst => adder_imag0_next[2][6].ACLR
rst => adder_imag0_next[2][7].ACLR
rst => adder_imag0_next[2][8].ACLR
rst => adder_imag0_next[2][9].ACLR
rst => adder_imag0_next[2][10].ACLR
rst => adder_imag0_next[2][11].ACLR
rst => adder_imag0_next[2][12].ACLR
rst => adder_imag0_next[2][13].ACLR
rst => adder_imag0_next[2][14].ACLR
rst => adder_imag0_next[2][15].ACLR
rst => adder_imag0_next[2][16].ACLR
rst => adder_imag0_next[2][17].ACLR
rst => adder_imag0_next[2][18].ACLR
rst => adder_imag0_next[2][19].ACLR
rst => adder_imag0_next[2][20].ACLR
rst => adder_imag0_next[2][21].ACLR
rst => adder_imag0_next[2][22].ACLR
rst => adder_imag0_next[2][23].ACLR
rst => adder_imag0_next[2][24].ACLR
rst => adder_imag0_next[2][25].ACLR
rst => adder_imag0_next[2][26].ACLR
rst => adder_imag0_next[2][27].ACLR
rst => adder_imag0_next[2][28].ACLR
rst => adder_imag0_next[2][29].ACLR
rst => adder_imag0_next[2][30].ACLR
rst => adder_imag0_next[2][31].ACLR
rst => adder_real0_next[0][0].ACLR
rst => adder_real0_next[0][1].ACLR
rst => adder_real0_next[0][2].ACLR
rst => adder_real0_next[0][3].ACLR
rst => adder_real0_next[0][4].ACLR
rst => adder_real0_next[0][5].ACLR
rst => adder_real0_next[0][6].ACLR
rst => adder_real0_next[0][7].ACLR
rst => adder_real0_next[0][8].ACLR
rst => adder_real0_next[0][9].ACLR
rst => adder_real0_next[0][10].ACLR
rst => adder_real0_next[0][11].ACLR
rst => adder_real0_next[0][12].ACLR
rst => adder_real0_next[0][13].ACLR
rst => adder_real0_next[0][14].ACLR
rst => adder_real0_next[0][15].ACLR
rst => adder_real0_next[0][16].ACLR
rst => adder_real0_next[0][17].ACLR
rst => adder_real0_next[0][18].ACLR
rst => adder_real0_next[0][19].ACLR
rst => adder_real0_next[0][20].ACLR
rst => adder_real0_next[0][21].ACLR
rst => adder_real0_next[0][22].ACLR
rst => adder_real0_next[0][23].ACLR
rst => adder_real0_next[0][24].ACLR
rst => adder_real0_next[0][25].ACLR
rst => adder_real0_next[0][26].ACLR
rst => adder_real0_next[0][27].ACLR
rst => adder_real0_next[0][28].ACLR
rst => adder_real0_next[0][29].ACLR
rst => adder_real0_next[0][30].ACLR
rst => adder_real0_next[0][31].ACLR
rst => adder_real0_next[1][0].ACLR
rst => adder_real0_next[1][1].ACLR
rst => adder_real0_next[1][2].ACLR
rst => adder_real0_next[1][3].ACLR
rst => adder_real0_next[1][4].ACLR
rst => adder_real0_next[1][5].ACLR
rst => adder_real0_next[1][6].ACLR
rst => adder_real0_next[1][7].ACLR
rst => adder_real0_next[1][8].ACLR
rst => adder_real0_next[1][9].ACLR
rst => adder_real0_next[1][10].ACLR
rst => adder_real0_next[1][11].ACLR
rst => adder_real0_next[1][12].ACLR
rst => adder_real0_next[1][13].ACLR
rst => adder_real0_next[1][14].ACLR
rst => adder_real0_next[1][15].ACLR
rst => adder_real0_next[1][16].ACLR
rst => adder_real0_next[1][17].ACLR
rst => adder_real0_next[1][18].ACLR
rst => adder_real0_next[1][19].ACLR
rst => adder_real0_next[1][20].ACLR
rst => adder_real0_next[1][21].ACLR
rst => adder_real0_next[1][22].ACLR
rst => adder_real0_next[1][23].ACLR
rst => adder_real0_next[1][24].ACLR
rst => adder_real0_next[1][25].ACLR
rst => adder_real0_next[1][26].ACLR
rst => adder_real0_next[1][27].ACLR
rst => adder_real0_next[1][28].ACLR
rst => adder_real0_next[1][29].ACLR
rst => adder_real0_next[1][30].ACLR
rst => adder_real0_next[1][31].ACLR
rst => adder_real0_next[2][0].ACLR
rst => adder_real0_next[2][1].ACLR
rst => adder_real0_next[2][2].ACLR
rst => adder_real0_next[2][3].ACLR
rst => adder_real0_next[2][4].ACLR
rst => adder_real0_next[2][5].ACLR
rst => adder_real0_next[2][6].ACLR
rst => adder_real0_next[2][7].ACLR
rst => adder_real0_next[2][8].ACLR
rst => adder_real0_next[2][9].ACLR
rst => adder_real0_next[2][10].ACLR
rst => adder_real0_next[2][11].ACLR
rst => adder_real0_next[2][12].ACLR
rst => adder_real0_next[2][13].ACLR
rst => adder_real0_next[2][14].ACLR
rst => adder_real0_next[2][15].ACLR
rst => adder_real0_next[2][16].ACLR
rst => adder_real0_next[2][17].ACLR
rst => adder_real0_next[2][18].ACLR
rst => adder_real0_next[2][19].ACLR
rst => adder_real0_next[2][20].ACLR
rst => adder_real0_next[2][21].ACLR
rst => adder_real0_next[2][22].ACLR
rst => adder_real0_next[2][23].ACLR
rst => adder_real0_next[2][24].ACLR
rst => adder_real0_next[2][25].ACLR
rst => adder_real0_next[2][26].ACLR
rst => adder_real0_next[2][27].ACLR
rst => adder_real0_next[2][28].ACLR
rst => adder_real0_next[2][29].ACLR
rst => adder_real0_next[2][30].ACLR
rst => adder_real0_next[2][31].ACLR
rst => y1_result_imag_next[0].ACLR
rst => y1_result_imag_next[1].ACLR
rst => y1_result_imag_next[2].ACLR
rst => y1_result_imag_next[3].ACLR
rst => y1_result_imag_next[4].ACLR
rst => y1_result_imag_next[5].ACLR
rst => y1_result_imag_next[6].ACLR
rst => y1_result_imag_next[7].ACLR
rst => y1_result_imag_next[8].ACLR
rst => y1_result_imag_next[9].ACLR
rst => y1_result_imag_next[10].ACLR
rst => y1_result_imag_next[11].ACLR
rst => y1_result_imag_next[12].ACLR
rst => y1_result_imag_next[13].ACLR
rst => y1_result_imag_next[14].ACLR
rst => y1_result_imag_next[31].ACLR
rst => y1_result_real_next[0].ACLR
rst => y1_result_real_next[1].ACLR
rst => y1_result_real_next[2].ACLR
rst => y1_result_real_next[3].ACLR
rst => y1_result_real_next[4].ACLR
rst => y1_result_real_next[5].ACLR
rst => y1_result_real_next[6].ACLR
rst => y1_result_real_next[7].ACLR
rst => y1_result_real_next[8].ACLR
rst => y1_result_real_next[9].ACLR
rst => y1_result_real_next[10].ACLR
rst => y1_result_real_next[11].ACLR
rst => y1_result_real_next[12].ACLR
rst => y1_result_real_next[13].ACLR
rst => y1_result_real_next[14].ACLR
rst => y1_result_real_next[31].ACLR
rst => y0_result_imag_next[0].ACLR
rst => y0_result_imag_next[1].ACLR
rst => y0_result_imag_next[2].ACLR
rst => y0_result_imag_next[3].ACLR
rst => y0_result_imag_next[4].ACLR
rst => y0_result_imag_next[5].ACLR
rst => y0_result_imag_next[6].ACLR
rst => y0_result_imag_next[7].ACLR
rst => y0_result_imag_next[8].ACLR
rst => y0_result_imag_next[9].ACLR
rst => y0_result_imag_next[10].ACLR
rst => y0_result_imag_next[11].ACLR
rst => y0_result_imag_next[12].ACLR
rst => y0_result_imag_next[13].ACLR
rst => y0_result_imag_next[14].ACLR
rst => y0_result_imag_next[31].ACLR
rst => y0_result_real_next[0].ACLR
rst => y0_result_real_next[1].ACLR
rst => y0_result_real_next[2].ACLR
rst => y0_result_real_next[3].ACLR
rst => y0_result_real_next[4].ACLR
rst => y0_result_real_next[5].ACLR
rst => y0_result_real_next[6].ACLR
rst => y0_result_real_next[7].ACLR
rst => y0_result_real_next[8].ACLR
rst => y0_result_real_next[9].ACLR
rst => y0_result_real_next[10].ACLR
rst => y0_result_real_next[11].ACLR
rst => y0_result_real_next[12].ACLR
rst => y0_result_real_next[13].ACLR
rst => y0_result_real_next[14].ACLR
rst => y0_result_real_next[31].ACLR
rst => output1_imag_next[0].ACLR
rst => output1_imag_next[1].ACLR
rst => output1_imag_next[2].ACLR
rst => output1_imag_next[3].ACLR
rst => output1_imag_next[4].ACLR
rst => output1_imag_next[5].ACLR
rst => output1_imag_next[6].ACLR
rst => output1_imag_next[7].ACLR
rst => output1_imag_next[8].ACLR
rst => output1_imag_next[9].ACLR
rst => output1_imag_next[10].ACLR
rst => output1_imag_next[11].ACLR
rst => output1_imag_next[12].ACLR
rst => output1_imag_next[13].ACLR
rst => output1_imag_next[14].ACLR
rst => output1_imag_next[15].ACLR
rst => output1_real_next[0].ACLR
rst => output1_real_next[1].ACLR
rst => output1_real_next[2].ACLR
rst => output1_real_next[3].ACLR
rst => output1_real_next[4].ACLR
rst => output1_real_next[5].ACLR
rst => output1_real_next[6].ACLR
rst => output1_real_next[7].ACLR
rst => output1_real_next[8].ACLR
rst => output1_real_next[9].ACLR
rst => output1_real_next[10].ACLR
rst => output1_real_next[11].ACLR
rst => output1_real_next[12].ACLR
rst => output1_real_next[13].ACLR
rst => output1_real_next[14].ACLR
rst => output1_real_next[15].ACLR
rst => output0_imag_next[0].ACLR
rst => output0_imag_next[1].ACLR
rst => output0_imag_next[2].ACLR
rst => output0_imag_next[3].ACLR
rst => output0_imag_next[4].ACLR
rst => output0_imag_next[5].ACLR
rst => output0_imag_next[6].ACLR
rst => output0_imag_next[7].ACLR
rst => output0_imag_next[8].ACLR
rst => output0_imag_next[9].ACLR
rst => output0_imag_next[10].ACLR
rst => output0_imag_next[11].ACLR
rst => output0_imag_next[12].ACLR
rst => output0_imag_next[13].ACLR
rst => output0_imag_next[14].ACLR
rst => output0_imag_next[15].ACLR
rst => output0_real_next[0].ACLR
rst => output0_real_next[1].ACLR
rst => output0_real_next[2].ACLR
rst => output0_real_next[3].ACLR
rst => output0_real_next[4].ACLR
rst => output0_real_next[5].ACLR
rst => output0_real_next[6].ACLR
rst => output0_real_next[7].ACLR
rst => output0_real_next[8].ACLR
rst => output0_real_next[9].ACLR
rst => output0_real_next[10].ACLR
rst => output0_real_next[11].ACLR
rst => output0_real_next[12].ACLR
rst => output0_real_next[13].ACLR
rst => output0_real_next[14].ACLR
rst => output0_real_next[15].ACLR
butt2_real0[0] => adder_real0_next[0][0].DATAIN
butt2_real0[1] => adder_real0_next[0][1].DATAIN
butt2_real0[2] => adder_real0_next[0][2].DATAIN
butt2_real0[3] => adder_real0_next[0][3].DATAIN
butt2_real0[4] => adder_real0_next[0][4].DATAIN
butt2_real0[5] => adder_real0_next[0][5].DATAIN
butt2_real0[6] => adder_real0_next[0][6].DATAIN
butt2_real0[7] => adder_real0_next[0][7].DATAIN
butt2_real0[8] => adder_real0_next[0][8].DATAIN
butt2_real0[9] => adder_real0_next[0][9].DATAIN
butt2_real0[10] => adder_real0_next[0][10].DATAIN
butt2_real0[11] => adder_real0_next[0][11].DATAIN
butt2_real0[11] => adder_real0_next[0][31].DATAIN
butt2_real0[11] => adder_real0_next[0][30].DATAIN
butt2_real0[11] => adder_real0_next[0][29].DATAIN
butt2_real0[11] => adder_real0_next[0][28].DATAIN
butt2_real0[11] => adder_real0_next[0][27].DATAIN
butt2_real0[11] => adder_real0_next[0][26].DATAIN
butt2_real0[11] => adder_real0_next[0][25].DATAIN
butt2_real0[11] => adder_real0_next[0][24].DATAIN
butt2_real0[11] => adder_real0_next[0][23].DATAIN
butt2_real0[11] => adder_real0_next[0][22].DATAIN
butt2_real0[11] => adder_real0_next[0][21].DATAIN
butt2_real0[11] => adder_real0_next[0][20].DATAIN
butt2_real0[11] => adder_real0_next[0][19].DATAIN
butt2_real0[11] => adder_real0_next[0][18].DATAIN
butt2_real0[11] => adder_real0_next[0][17].DATAIN
butt2_real0[11] => adder_real0_next[0][16].DATAIN
butt2_real0[12] => adder_real0_next[0][12].DATAIN
butt2_real0[13] => adder_real0_next[0][13].DATAIN
butt2_real0[14] => adder_real0_next[0][14].DATAIN
butt2_real0[15] => adder_real0_next[0][15].DATAIN
butt2_imag0[0] => adder_imag0_next[0][0].DATAIN
butt2_imag0[1] => adder_imag0_next[0][1].DATAIN
butt2_imag0[2] => adder_imag0_next[0][2].DATAIN
butt2_imag0[3] => adder_imag0_next[0][3].DATAIN
butt2_imag0[4] => adder_imag0_next[0][4].DATAIN
butt2_imag0[5] => adder_imag0_next[0][5].DATAIN
butt2_imag0[6] => adder_imag0_next[0][6].DATAIN
butt2_imag0[7] => adder_imag0_next[0][7].DATAIN
butt2_imag0[8] => adder_imag0_next[0][8].DATAIN
butt2_imag0[9] => adder_imag0_next[0][9].DATAIN
butt2_imag0[10] => adder_imag0_next[0][10].DATAIN
butt2_imag0[11] => adder_imag0_next[0][11].DATAIN
butt2_imag0[11] => adder_imag0_next[0][31].DATAIN
butt2_imag0[11] => adder_imag0_next[0][30].DATAIN
butt2_imag0[11] => adder_imag0_next[0][29].DATAIN
butt2_imag0[11] => adder_imag0_next[0][28].DATAIN
butt2_imag0[11] => adder_imag0_next[0][27].DATAIN
butt2_imag0[11] => adder_imag0_next[0][26].DATAIN
butt2_imag0[11] => adder_imag0_next[0][25].DATAIN
butt2_imag0[11] => adder_imag0_next[0][24].DATAIN
butt2_imag0[11] => adder_imag0_next[0][23].DATAIN
butt2_imag0[11] => adder_imag0_next[0][22].DATAIN
butt2_imag0[11] => adder_imag0_next[0][21].DATAIN
butt2_imag0[11] => adder_imag0_next[0][20].DATAIN
butt2_imag0[11] => adder_imag0_next[0][19].DATAIN
butt2_imag0[11] => adder_imag0_next[0][18].DATAIN
butt2_imag0[11] => adder_imag0_next[0][17].DATAIN
butt2_imag0[11] => adder_imag0_next[0][16].DATAIN
butt2_imag0[12] => adder_imag0_next[0][12].DATAIN
butt2_imag0[13] => adder_imag0_next[0][13].DATAIN
butt2_imag0[14] => adder_imag0_next[0][14].DATAIN
butt2_imag0[15] => adder_imag0_next[0][15].DATAIN
butt2_real1[0] => butt2_real1[0].IN2
butt2_real1[1] => butt2_real1[1].IN2
butt2_real1[2] => butt2_real1[2].IN2
butt2_real1[3] => butt2_real1[3].IN2
butt2_real1[4] => butt2_real1[4].IN2
butt2_real1[5] => butt2_real1[5].IN2
butt2_real1[6] => butt2_real1[6].IN2
butt2_real1[7] => butt2_real1[7].IN2
butt2_real1[8] => butt2_real1[8].IN2
butt2_real1[9] => butt2_real1[9].IN2
butt2_real1[10] => butt2_real1[10].IN2
butt2_real1[11] => butt2_real1[11].IN2
butt2_real1[12] => butt2_real1[12].IN2
butt2_real1[13] => butt2_real1[13].IN2
butt2_real1[14] => butt2_real1[14].IN2
butt2_real1[15] => butt2_real1[15].IN2
butt2_imag1[0] => butt2_imag1[0].IN2
butt2_imag1[1] => butt2_imag1[1].IN2
butt2_imag1[2] => butt2_imag1[2].IN2
butt2_imag1[3] => butt2_imag1[3].IN2
butt2_imag1[4] => butt2_imag1[4].IN2
butt2_imag1[5] => butt2_imag1[5].IN2
butt2_imag1[6] => butt2_imag1[6].IN2
butt2_imag1[7] => butt2_imag1[7].IN2
butt2_imag1[8] => butt2_imag1[8].IN2
butt2_imag1[9] => butt2_imag1[9].IN2
butt2_imag1[10] => butt2_imag1[10].IN2
butt2_imag1[11] => butt2_imag1[11].IN2
butt2_imag1[12] => butt2_imag1[12].IN2
butt2_imag1[13] => butt2_imag1[13].IN2
butt2_imag1[14] => butt2_imag1[14].IN2
butt2_imag1[15] => butt2_imag1[15].IN2
factor_real[0] => factor_real[0].IN2
factor_real[1] => factor_real[1].IN2
factor_real[2] => factor_real[2].IN2
factor_real[3] => factor_real[3].IN2
factor_real[4] => factor_real[4].IN2
factor_real[5] => factor_real[5].IN2
factor_real[6] => factor_real[6].IN2
factor_real[7] => factor_real[7].IN2
factor_real[8] => factor_real[8].IN2
factor_real[9] => factor_real[9].IN2
factor_real[10] => factor_real[10].IN2
factor_real[11] => factor_real[11].IN2
factor_real[12] => factor_real[12].IN2
factor_real[13] => factor_real[13].IN2
factor_real[14] => factor_real[14].IN2
factor_real[15] => factor_real[15].IN2
factor_imag[0] => factor_imag[0].IN2
factor_imag[1] => factor_imag[1].IN2
factor_imag[2] => factor_imag[2].IN2
factor_imag[3] => factor_imag[3].IN2
factor_imag[4] => factor_imag[4].IN2
factor_imag[5] => factor_imag[5].IN2
factor_imag[6] => factor_imag[6].IN2
factor_imag[7] => factor_imag[7].IN2
factor_imag[8] => factor_imag[8].IN2
factor_imag[9] => factor_imag[9].IN2
factor_imag[10] => factor_imag[10].IN2
factor_imag[11] => factor_imag[11].IN2
factor_imag[12] => factor_imag[12].IN2
factor_imag[13] => factor_imag[13].IN2
factor_imag[14] => factor_imag[14].IN2
factor_imag[15] => factor_imag[15].IN2
y0_real[0] <= y0_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[1] <= y0_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[2] <= y0_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[3] <= y0_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[4] <= y0_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[5] <= y0_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[6] <= y0_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[7] <= y0_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[8] <= y0_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[9] <= y0_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[10] <= y0_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[11] <= y0_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[12] <= y0_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[13] <= y0_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[14] <= y0_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[15] <= y0_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[0] <= y0_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[1] <= y0_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[2] <= y0_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[3] <= y0_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[4] <= y0_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[5] <= y0_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[6] <= y0_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[7] <= y0_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[8] <= y0_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[9] <= y0_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[10] <= y0_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[11] <= y0_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[12] <= y0_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[13] <= y0_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[14] <= y0_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[15] <= y0_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[0] <= y1_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[1] <= y1_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[2] <= y1_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[3] <= y1_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[4] <= y1_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[5] <= y1_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[6] <= y1_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[7] <= y1_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[8] <= y1_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[9] <= y1_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[10] <= y1_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[11] <= y1_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[12] <= y1_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[13] <= y1_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[14] <= y1_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[15] <= y1_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[0] <= y1_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[1] <= y1_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[2] <= y1_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[3] <= y1_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[4] <= y1_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[5] <= y1_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[6] <= y1_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[7] <= y1_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[8] <= y1_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[9] <= y1_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[10] <= y1_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[11] <= y1_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[12] <= y1_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[13] <= y1_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[14] <= y1_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[15] <= y1_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_real0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_real1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_imag0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_imag1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit2|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3
clk => clk.IN4
rst => result_imag1_next[0].ACLR
rst => result_imag1_next[1].ACLR
rst => result_imag1_next[2].ACLR
rst => result_imag1_next[3].ACLR
rst => result_imag1_next[4].ACLR
rst => result_imag1_next[5].ACLR
rst => result_imag1_next[6].ACLR
rst => result_imag1_next[7].ACLR
rst => result_imag1_next[8].ACLR
rst => result_imag1_next[9].ACLR
rst => result_imag1_next[10].ACLR
rst => result_imag1_next[11].ACLR
rst => result_imag1_next[12].ACLR
rst => result_imag1_next[13].ACLR
rst => result_imag1_next[14].ACLR
rst => result_imag1_next[15].ACLR
rst => result_imag1_next[16].ACLR
rst => result_imag1_next[17].ACLR
rst => result_imag1_next[18].ACLR
rst => result_imag1_next[19].ACLR
rst => result_imag1_next[20].ACLR
rst => result_imag1_next[21].ACLR
rst => result_imag1_next[22].ACLR
rst => result_imag1_next[23].ACLR
rst => result_imag1_next[24].ACLR
rst => result_imag1_next[25].ACLR
rst => result_imag1_next[26].ACLR
rst => result_imag1_next[27].ACLR
rst => result_imag1_next[28].ACLR
rst => result_imag1_next[29].ACLR
rst => result_imag1_next[30].ACLR
rst => result_imag1_next[31].ACLR
rst => result_real1_next[0].ACLR
rst => result_real1_next[1].ACLR
rst => result_real1_next[2].ACLR
rst => result_real1_next[3].ACLR
rst => result_real1_next[4].ACLR
rst => result_real1_next[5].ACLR
rst => result_real1_next[6].ACLR
rst => result_real1_next[7].ACLR
rst => result_real1_next[8].ACLR
rst => result_real1_next[9].ACLR
rst => result_real1_next[10].ACLR
rst => result_real1_next[11].ACLR
rst => result_real1_next[12].ACLR
rst => result_real1_next[13].ACLR
rst => result_real1_next[14].ACLR
rst => result_real1_next[15].ACLR
rst => result_real1_next[16].ACLR
rst => result_real1_next[17].ACLR
rst => result_real1_next[18].ACLR
rst => result_real1_next[19].ACLR
rst => result_real1_next[20].ACLR
rst => result_real1_next[21].ACLR
rst => result_real1_next[22].ACLR
rst => result_real1_next[23].ACLR
rst => result_real1_next[24].ACLR
rst => result_real1_next[25].ACLR
rst => result_real1_next[26].ACLR
rst => result_real1_next[27].ACLR
rst => result_real1_next[28].ACLR
rst => result_real1_next[29].ACLR
rst => result_real1_next[30].ACLR
rst => result_real1_next[31].ACLR
rst => result_imag0_next[0].ACLR
rst => result_imag0_next[1].ACLR
rst => result_imag0_next[2].ACLR
rst => result_imag0_next[3].ACLR
rst => result_imag0_next[4].ACLR
rst => result_imag0_next[5].ACLR
rst => result_imag0_next[6].ACLR
rst => result_imag0_next[7].ACLR
rst => result_imag0_next[8].ACLR
rst => result_imag0_next[9].ACLR
rst => result_imag0_next[10].ACLR
rst => result_imag0_next[11].ACLR
rst => result_imag0_next[12].ACLR
rst => result_imag0_next[13].ACLR
rst => result_imag0_next[14].ACLR
rst => result_imag0_next[15].ACLR
rst => result_imag0_next[16].ACLR
rst => result_imag0_next[17].ACLR
rst => result_imag0_next[18].ACLR
rst => result_imag0_next[19].ACLR
rst => result_imag0_next[20].ACLR
rst => result_imag0_next[21].ACLR
rst => result_imag0_next[22].ACLR
rst => result_imag0_next[23].ACLR
rst => result_imag0_next[24].ACLR
rst => result_imag0_next[25].ACLR
rst => result_imag0_next[26].ACLR
rst => result_imag0_next[27].ACLR
rst => result_imag0_next[28].ACLR
rst => result_imag0_next[29].ACLR
rst => result_imag0_next[30].ACLR
rst => result_imag0_next[31].ACLR
rst => result_real0_next[0].ACLR
rst => result_real0_next[1].ACLR
rst => result_real0_next[2].ACLR
rst => result_real0_next[3].ACLR
rst => result_real0_next[4].ACLR
rst => result_real0_next[5].ACLR
rst => result_real0_next[6].ACLR
rst => result_real0_next[7].ACLR
rst => result_real0_next[8].ACLR
rst => result_real0_next[9].ACLR
rst => result_real0_next[10].ACLR
rst => result_real0_next[11].ACLR
rst => result_real0_next[12].ACLR
rst => result_real0_next[13].ACLR
rst => result_real0_next[14].ACLR
rst => result_real0_next[15].ACLR
rst => result_real0_next[16].ACLR
rst => result_real0_next[17].ACLR
rst => result_real0_next[18].ACLR
rst => result_real0_next[19].ACLR
rst => result_real0_next[20].ACLR
rst => result_real0_next[21].ACLR
rst => result_real0_next[22].ACLR
rst => result_real0_next[23].ACLR
rst => result_real0_next[24].ACLR
rst => result_real0_next[25].ACLR
rst => result_real0_next[26].ACLR
rst => result_real0_next[27].ACLR
rst => result_real0_next[28].ACLR
rst => result_real0_next[29].ACLR
rst => result_real0_next[30].ACLR
rst => result_real0_next[31].ACLR
rst => adder_imag1_next[0].ACLR
rst => adder_imag1_next[1].ACLR
rst => adder_imag1_next[2].ACLR
rst => adder_imag1_next[3].ACLR
rst => adder_imag1_next[4].ACLR
rst => adder_imag1_next[5].ACLR
rst => adder_imag1_next[6].ACLR
rst => adder_imag1_next[7].ACLR
rst => adder_imag1_next[8].ACLR
rst => adder_imag1_next[9].ACLR
rst => adder_imag1_next[10].ACLR
rst => adder_imag1_next[11].ACLR
rst => adder_imag1_next[12].ACLR
rst => adder_imag1_next[13].ACLR
rst => adder_imag1_next[14].ACLR
rst => adder_imag1_next[15].ACLR
rst => adder_imag1_next[16].ACLR
rst => adder_imag1_next[17].ACLR
rst => adder_imag1_next[18].ACLR
rst => adder_imag1_next[19].ACLR
rst => adder_imag1_next[20].ACLR
rst => adder_imag1_next[21].ACLR
rst => adder_imag1_next[22].ACLR
rst => adder_imag1_next[23].ACLR
rst => adder_imag1_next[24].ACLR
rst => adder_imag1_next[25].ACLR
rst => adder_imag1_next[26].ACLR
rst => adder_imag1_next[27].ACLR
rst => adder_imag1_next[28].ACLR
rst => adder_imag1_next[29].ACLR
rst => adder_imag1_next[30].ACLR
rst => adder_imag1_next[31].ACLR
rst => adder_real1_next[0].ACLR
rst => adder_real1_next[1].ACLR
rst => adder_real1_next[2].ACLR
rst => adder_real1_next[3].ACLR
rst => adder_real1_next[4].ACLR
rst => adder_real1_next[5].ACLR
rst => adder_real1_next[6].ACLR
rst => adder_real1_next[7].ACLR
rst => adder_real1_next[8].ACLR
rst => adder_real1_next[9].ACLR
rst => adder_real1_next[10].ACLR
rst => adder_real1_next[11].ACLR
rst => adder_real1_next[12].ACLR
rst => adder_real1_next[13].ACLR
rst => adder_real1_next[14].ACLR
rst => adder_real1_next[15].ACLR
rst => adder_real1_next[16].ACLR
rst => adder_real1_next[17].ACLR
rst => adder_real1_next[18].ACLR
rst => adder_real1_next[19].ACLR
rst => adder_real1_next[20].ACLR
rst => adder_real1_next[21].ACLR
rst => adder_real1_next[22].ACLR
rst => adder_real1_next[23].ACLR
rst => adder_real1_next[24].ACLR
rst => adder_real1_next[25].ACLR
rst => adder_real1_next[26].ACLR
rst => adder_real1_next[27].ACLR
rst => adder_real1_next[28].ACLR
rst => adder_real1_next[29].ACLR
rst => adder_real1_next[30].ACLR
rst => adder_real1_next[31].ACLR
rst => adder_imag0_next[0][0].ACLR
rst => adder_imag0_next[0][1].ACLR
rst => adder_imag0_next[0][2].ACLR
rst => adder_imag0_next[0][3].ACLR
rst => adder_imag0_next[0][4].ACLR
rst => adder_imag0_next[0][5].ACLR
rst => adder_imag0_next[0][6].ACLR
rst => adder_imag0_next[0][7].ACLR
rst => adder_imag0_next[0][8].ACLR
rst => adder_imag0_next[0][9].ACLR
rst => adder_imag0_next[0][10].ACLR
rst => adder_imag0_next[0][11].ACLR
rst => adder_imag0_next[0][12].ACLR
rst => adder_imag0_next[0][13].ACLR
rst => adder_imag0_next[0][14].ACLR
rst => adder_imag0_next[0][15].ACLR
rst => adder_imag0_next[0][16].ACLR
rst => adder_imag0_next[0][17].ACLR
rst => adder_imag0_next[0][18].ACLR
rst => adder_imag0_next[0][19].ACLR
rst => adder_imag0_next[0][20].ACLR
rst => adder_imag0_next[0][21].ACLR
rst => adder_imag0_next[0][22].ACLR
rst => adder_imag0_next[0][23].ACLR
rst => adder_imag0_next[0][24].ACLR
rst => adder_imag0_next[0][25].ACLR
rst => adder_imag0_next[0][26].ACLR
rst => adder_imag0_next[0][27].ACLR
rst => adder_imag0_next[0][28].ACLR
rst => adder_imag0_next[0][29].ACLR
rst => adder_imag0_next[0][30].ACLR
rst => adder_imag0_next[0][31].ACLR
rst => adder_imag0_next[1][0].ACLR
rst => adder_imag0_next[1][1].ACLR
rst => adder_imag0_next[1][2].ACLR
rst => adder_imag0_next[1][3].ACLR
rst => adder_imag0_next[1][4].ACLR
rst => adder_imag0_next[1][5].ACLR
rst => adder_imag0_next[1][6].ACLR
rst => adder_imag0_next[1][7].ACLR
rst => adder_imag0_next[1][8].ACLR
rst => adder_imag0_next[1][9].ACLR
rst => adder_imag0_next[1][10].ACLR
rst => adder_imag0_next[1][11].ACLR
rst => adder_imag0_next[1][12].ACLR
rst => adder_imag0_next[1][13].ACLR
rst => adder_imag0_next[1][14].ACLR
rst => adder_imag0_next[1][15].ACLR
rst => adder_imag0_next[1][16].ACLR
rst => adder_imag0_next[1][17].ACLR
rst => adder_imag0_next[1][18].ACLR
rst => adder_imag0_next[1][19].ACLR
rst => adder_imag0_next[1][20].ACLR
rst => adder_imag0_next[1][21].ACLR
rst => adder_imag0_next[1][22].ACLR
rst => adder_imag0_next[1][23].ACLR
rst => adder_imag0_next[1][24].ACLR
rst => adder_imag0_next[1][25].ACLR
rst => adder_imag0_next[1][26].ACLR
rst => adder_imag0_next[1][27].ACLR
rst => adder_imag0_next[1][28].ACLR
rst => adder_imag0_next[1][29].ACLR
rst => adder_imag0_next[1][30].ACLR
rst => adder_imag0_next[1][31].ACLR
rst => adder_imag0_next[2][0].ACLR
rst => adder_imag0_next[2][1].ACLR
rst => adder_imag0_next[2][2].ACLR
rst => adder_imag0_next[2][3].ACLR
rst => adder_imag0_next[2][4].ACLR
rst => adder_imag0_next[2][5].ACLR
rst => adder_imag0_next[2][6].ACLR
rst => adder_imag0_next[2][7].ACLR
rst => adder_imag0_next[2][8].ACLR
rst => adder_imag0_next[2][9].ACLR
rst => adder_imag0_next[2][10].ACLR
rst => adder_imag0_next[2][11].ACLR
rst => adder_imag0_next[2][12].ACLR
rst => adder_imag0_next[2][13].ACLR
rst => adder_imag0_next[2][14].ACLR
rst => adder_imag0_next[2][15].ACLR
rst => adder_imag0_next[2][16].ACLR
rst => adder_imag0_next[2][17].ACLR
rst => adder_imag0_next[2][18].ACLR
rst => adder_imag0_next[2][19].ACLR
rst => adder_imag0_next[2][20].ACLR
rst => adder_imag0_next[2][21].ACLR
rst => adder_imag0_next[2][22].ACLR
rst => adder_imag0_next[2][23].ACLR
rst => adder_imag0_next[2][24].ACLR
rst => adder_imag0_next[2][25].ACLR
rst => adder_imag0_next[2][26].ACLR
rst => adder_imag0_next[2][27].ACLR
rst => adder_imag0_next[2][28].ACLR
rst => adder_imag0_next[2][29].ACLR
rst => adder_imag0_next[2][30].ACLR
rst => adder_imag0_next[2][31].ACLR
rst => adder_real0_next[0][0].ACLR
rst => adder_real0_next[0][1].ACLR
rst => adder_real0_next[0][2].ACLR
rst => adder_real0_next[0][3].ACLR
rst => adder_real0_next[0][4].ACLR
rst => adder_real0_next[0][5].ACLR
rst => adder_real0_next[0][6].ACLR
rst => adder_real0_next[0][7].ACLR
rst => adder_real0_next[0][8].ACLR
rst => adder_real0_next[0][9].ACLR
rst => adder_real0_next[0][10].ACLR
rst => adder_real0_next[0][11].ACLR
rst => adder_real0_next[0][12].ACLR
rst => adder_real0_next[0][13].ACLR
rst => adder_real0_next[0][14].ACLR
rst => adder_real0_next[0][15].ACLR
rst => adder_real0_next[0][16].ACLR
rst => adder_real0_next[0][17].ACLR
rst => adder_real0_next[0][18].ACLR
rst => adder_real0_next[0][19].ACLR
rst => adder_real0_next[0][20].ACLR
rst => adder_real0_next[0][21].ACLR
rst => adder_real0_next[0][22].ACLR
rst => adder_real0_next[0][23].ACLR
rst => adder_real0_next[0][24].ACLR
rst => adder_real0_next[0][25].ACLR
rst => adder_real0_next[0][26].ACLR
rst => adder_real0_next[0][27].ACLR
rst => adder_real0_next[0][28].ACLR
rst => adder_real0_next[0][29].ACLR
rst => adder_real0_next[0][30].ACLR
rst => adder_real0_next[0][31].ACLR
rst => adder_real0_next[1][0].ACLR
rst => adder_real0_next[1][1].ACLR
rst => adder_real0_next[1][2].ACLR
rst => adder_real0_next[1][3].ACLR
rst => adder_real0_next[1][4].ACLR
rst => adder_real0_next[1][5].ACLR
rst => adder_real0_next[1][6].ACLR
rst => adder_real0_next[1][7].ACLR
rst => adder_real0_next[1][8].ACLR
rst => adder_real0_next[1][9].ACLR
rst => adder_real0_next[1][10].ACLR
rst => adder_real0_next[1][11].ACLR
rst => adder_real0_next[1][12].ACLR
rst => adder_real0_next[1][13].ACLR
rst => adder_real0_next[1][14].ACLR
rst => adder_real0_next[1][15].ACLR
rst => adder_real0_next[1][16].ACLR
rst => adder_real0_next[1][17].ACLR
rst => adder_real0_next[1][18].ACLR
rst => adder_real0_next[1][19].ACLR
rst => adder_real0_next[1][20].ACLR
rst => adder_real0_next[1][21].ACLR
rst => adder_real0_next[1][22].ACLR
rst => adder_real0_next[1][23].ACLR
rst => adder_real0_next[1][24].ACLR
rst => adder_real0_next[1][25].ACLR
rst => adder_real0_next[1][26].ACLR
rst => adder_real0_next[1][27].ACLR
rst => adder_real0_next[1][28].ACLR
rst => adder_real0_next[1][29].ACLR
rst => adder_real0_next[1][30].ACLR
rst => adder_real0_next[1][31].ACLR
rst => adder_real0_next[2][0].ACLR
rst => adder_real0_next[2][1].ACLR
rst => adder_real0_next[2][2].ACLR
rst => adder_real0_next[2][3].ACLR
rst => adder_real0_next[2][4].ACLR
rst => adder_real0_next[2][5].ACLR
rst => adder_real0_next[2][6].ACLR
rst => adder_real0_next[2][7].ACLR
rst => adder_real0_next[2][8].ACLR
rst => adder_real0_next[2][9].ACLR
rst => adder_real0_next[2][10].ACLR
rst => adder_real0_next[2][11].ACLR
rst => adder_real0_next[2][12].ACLR
rst => adder_real0_next[2][13].ACLR
rst => adder_real0_next[2][14].ACLR
rst => adder_real0_next[2][15].ACLR
rst => adder_real0_next[2][16].ACLR
rst => adder_real0_next[2][17].ACLR
rst => adder_real0_next[2][18].ACLR
rst => adder_real0_next[2][19].ACLR
rst => adder_real0_next[2][20].ACLR
rst => adder_real0_next[2][21].ACLR
rst => adder_real0_next[2][22].ACLR
rst => adder_real0_next[2][23].ACLR
rst => adder_real0_next[2][24].ACLR
rst => adder_real0_next[2][25].ACLR
rst => adder_real0_next[2][26].ACLR
rst => adder_real0_next[2][27].ACLR
rst => adder_real0_next[2][28].ACLR
rst => adder_real0_next[2][29].ACLR
rst => adder_real0_next[2][30].ACLR
rst => adder_real0_next[2][31].ACLR
rst => y1_result_imag_next[0].ACLR
rst => y1_result_imag_next[1].ACLR
rst => y1_result_imag_next[2].ACLR
rst => y1_result_imag_next[3].ACLR
rst => y1_result_imag_next[4].ACLR
rst => y1_result_imag_next[5].ACLR
rst => y1_result_imag_next[6].ACLR
rst => y1_result_imag_next[7].ACLR
rst => y1_result_imag_next[8].ACLR
rst => y1_result_imag_next[9].ACLR
rst => y1_result_imag_next[10].ACLR
rst => y1_result_imag_next[11].ACLR
rst => y1_result_imag_next[12].ACLR
rst => y1_result_imag_next[13].ACLR
rst => y1_result_imag_next[14].ACLR
rst => y1_result_imag_next[31].ACLR
rst => y1_result_real_next[0].ACLR
rst => y1_result_real_next[1].ACLR
rst => y1_result_real_next[2].ACLR
rst => y1_result_real_next[3].ACLR
rst => y1_result_real_next[4].ACLR
rst => y1_result_real_next[5].ACLR
rst => y1_result_real_next[6].ACLR
rst => y1_result_real_next[7].ACLR
rst => y1_result_real_next[8].ACLR
rst => y1_result_real_next[9].ACLR
rst => y1_result_real_next[10].ACLR
rst => y1_result_real_next[11].ACLR
rst => y1_result_real_next[12].ACLR
rst => y1_result_real_next[13].ACLR
rst => y1_result_real_next[14].ACLR
rst => y1_result_real_next[31].ACLR
rst => y0_result_imag_next[0].ACLR
rst => y0_result_imag_next[1].ACLR
rst => y0_result_imag_next[2].ACLR
rst => y0_result_imag_next[3].ACLR
rst => y0_result_imag_next[4].ACLR
rst => y0_result_imag_next[5].ACLR
rst => y0_result_imag_next[6].ACLR
rst => y0_result_imag_next[7].ACLR
rst => y0_result_imag_next[8].ACLR
rst => y0_result_imag_next[9].ACLR
rst => y0_result_imag_next[10].ACLR
rst => y0_result_imag_next[11].ACLR
rst => y0_result_imag_next[12].ACLR
rst => y0_result_imag_next[13].ACLR
rst => y0_result_imag_next[14].ACLR
rst => y0_result_imag_next[31].ACLR
rst => y0_result_real_next[0].ACLR
rst => y0_result_real_next[1].ACLR
rst => y0_result_real_next[2].ACLR
rst => y0_result_real_next[3].ACLR
rst => y0_result_real_next[4].ACLR
rst => y0_result_real_next[5].ACLR
rst => y0_result_real_next[6].ACLR
rst => y0_result_real_next[7].ACLR
rst => y0_result_real_next[8].ACLR
rst => y0_result_real_next[9].ACLR
rst => y0_result_real_next[10].ACLR
rst => y0_result_real_next[11].ACLR
rst => y0_result_real_next[12].ACLR
rst => y0_result_real_next[13].ACLR
rst => y0_result_real_next[14].ACLR
rst => y0_result_real_next[31].ACLR
rst => output1_imag_next[0].ACLR
rst => output1_imag_next[1].ACLR
rst => output1_imag_next[2].ACLR
rst => output1_imag_next[3].ACLR
rst => output1_imag_next[4].ACLR
rst => output1_imag_next[5].ACLR
rst => output1_imag_next[6].ACLR
rst => output1_imag_next[7].ACLR
rst => output1_imag_next[8].ACLR
rst => output1_imag_next[9].ACLR
rst => output1_imag_next[10].ACLR
rst => output1_imag_next[11].ACLR
rst => output1_imag_next[12].ACLR
rst => output1_imag_next[13].ACLR
rst => output1_imag_next[14].ACLR
rst => output1_imag_next[15].ACLR
rst => output1_real_next[0].ACLR
rst => output1_real_next[1].ACLR
rst => output1_real_next[2].ACLR
rst => output1_real_next[3].ACLR
rst => output1_real_next[4].ACLR
rst => output1_real_next[5].ACLR
rst => output1_real_next[6].ACLR
rst => output1_real_next[7].ACLR
rst => output1_real_next[8].ACLR
rst => output1_real_next[9].ACLR
rst => output1_real_next[10].ACLR
rst => output1_real_next[11].ACLR
rst => output1_real_next[12].ACLR
rst => output1_real_next[13].ACLR
rst => output1_real_next[14].ACLR
rst => output1_real_next[15].ACLR
rst => output0_imag_next[0].ACLR
rst => output0_imag_next[1].ACLR
rst => output0_imag_next[2].ACLR
rst => output0_imag_next[3].ACLR
rst => output0_imag_next[4].ACLR
rst => output0_imag_next[5].ACLR
rst => output0_imag_next[6].ACLR
rst => output0_imag_next[7].ACLR
rst => output0_imag_next[8].ACLR
rst => output0_imag_next[9].ACLR
rst => output0_imag_next[10].ACLR
rst => output0_imag_next[11].ACLR
rst => output0_imag_next[12].ACLR
rst => output0_imag_next[13].ACLR
rst => output0_imag_next[14].ACLR
rst => output0_imag_next[15].ACLR
rst => output0_real_next[0].ACLR
rst => output0_real_next[1].ACLR
rst => output0_real_next[2].ACLR
rst => output0_real_next[3].ACLR
rst => output0_real_next[4].ACLR
rst => output0_real_next[5].ACLR
rst => output0_real_next[6].ACLR
rst => output0_real_next[7].ACLR
rst => output0_real_next[8].ACLR
rst => output0_real_next[9].ACLR
rst => output0_real_next[10].ACLR
rst => output0_real_next[11].ACLR
rst => output0_real_next[12].ACLR
rst => output0_real_next[13].ACLR
rst => output0_real_next[14].ACLR
rst => output0_real_next[15].ACLR
butt2_real0[0] => adder_real0_next[0][0].DATAIN
butt2_real0[1] => adder_real0_next[0][1].DATAIN
butt2_real0[2] => adder_real0_next[0][2].DATAIN
butt2_real0[3] => adder_real0_next[0][3].DATAIN
butt2_real0[4] => adder_real0_next[0][4].DATAIN
butt2_real0[5] => adder_real0_next[0][5].DATAIN
butt2_real0[6] => adder_real0_next[0][6].DATAIN
butt2_real0[7] => adder_real0_next[0][7].DATAIN
butt2_real0[8] => adder_real0_next[0][8].DATAIN
butt2_real0[9] => adder_real0_next[0][9].DATAIN
butt2_real0[10] => adder_real0_next[0][10].DATAIN
butt2_real0[11] => adder_real0_next[0][11].DATAIN
butt2_real0[11] => adder_real0_next[0][31].DATAIN
butt2_real0[11] => adder_real0_next[0][30].DATAIN
butt2_real0[11] => adder_real0_next[0][29].DATAIN
butt2_real0[11] => adder_real0_next[0][28].DATAIN
butt2_real0[11] => adder_real0_next[0][27].DATAIN
butt2_real0[11] => adder_real0_next[0][26].DATAIN
butt2_real0[11] => adder_real0_next[0][25].DATAIN
butt2_real0[11] => adder_real0_next[0][24].DATAIN
butt2_real0[11] => adder_real0_next[0][23].DATAIN
butt2_real0[11] => adder_real0_next[0][22].DATAIN
butt2_real0[11] => adder_real0_next[0][21].DATAIN
butt2_real0[11] => adder_real0_next[0][20].DATAIN
butt2_real0[11] => adder_real0_next[0][19].DATAIN
butt2_real0[11] => adder_real0_next[0][18].DATAIN
butt2_real0[11] => adder_real0_next[0][17].DATAIN
butt2_real0[11] => adder_real0_next[0][16].DATAIN
butt2_real0[12] => adder_real0_next[0][12].DATAIN
butt2_real0[13] => adder_real0_next[0][13].DATAIN
butt2_real0[14] => adder_real0_next[0][14].DATAIN
butt2_real0[15] => adder_real0_next[0][15].DATAIN
butt2_imag0[0] => adder_imag0_next[0][0].DATAIN
butt2_imag0[1] => adder_imag0_next[0][1].DATAIN
butt2_imag0[2] => adder_imag0_next[0][2].DATAIN
butt2_imag0[3] => adder_imag0_next[0][3].DATAIN
butt2_imag0[4] => adder_imag0_next[0][4].DATAIN
butt2_imag0[5] => adder_imag0_next[0][5].DATAIN
butt2_imag0[6] => adder_imag0_next[0][6].DATAIN
butt2_imag0[7] => adder_imag0_next[0][7].DATAIN
butt2_imag0[8] => adder_imag0_next[0][8].DATAIN
butt2_imag0[9] => adder_imag0_next[0][9].DATAIN
butt2_imag0[10] => adder_imag0_next[0][10].DATAIN
butt2_imag0[11] => adder_imag0_next[0][11].DATAIN
butt2_imag0[11] => adder_imag0_next[0][31].DATAIN
butt2_imag0[11] => adder_imag0_next[0][30].DATAIN
butt2_imag0[11] => adder_imag0_next[0][29].DATAIN
butt2_imag0[11] => adder_imag0_next[0][28].DATAIN
butt2_imag0[11] => adder_imag0_next[0][27].DATAIN
butt2_imag0[11] => adder_imag0_next[0][26].DATAIN
butt2_imag0[11] => adder_imag0_next[0][25].DATAIN
butt2_imag0[11] => adder_imag0_next[0][24].DATAIN
butt2_imag0[11] => adder_imag0_next[0][23].DATAIN
butt2_imag0[11] => adder_imag0_next[0][22].DATAIN
butt2_imag0[11] => adder_imag0_next[0][21].DATAIN
butt2_imag0[11] => adder_imag0_next[0][20].DATAIN
butt2_imag0[11] => adder_imag0_next[0][19].DATAIN
butt2_imag0[11] => adder_imag0_next[0][18].DATAIN
butt2_imag0[11] => adder_imag0_next[0][17].DATAIN
butt2_imag0[11] => adder_imag0_next[0][16].DATAIN
butt2_imag0[12] => adder_imag0_next[0][12].DATAIN
butt2_imag0[13] => adder_imag0_next[0][13].DATAIN
butt2_imag0[14] => adder_imag0_next[0][14].DATAIN
butt2_imag0[15] => adder_imag0_next[0][15].DATAIN
butt2_real1[0] => butt2_real1[0].IN2
butt2_real1[1] => butt2_real1[1].IN2
butt2_real1[2] => butt2_real1[2].IN2
butt2_real1[3] => butt2_real1[3].IN2
butt2_real1[4] => butt2_real1[4].IN2
butt2_real1[5] => butt2_real1[5].IN2
butt2_real1[6] => butt2_real1[6].IN2
butt2_real1[7] => butt2_real1[7].IN2
butt2_real1[8] => butt2_real1[8].IN2
butt2_real1[9] => butt2_real1[9].IN2
butt2_real1[10] => butt2_real1[10].IN2
butt2_real1[11] => butt2_real1[11].IN2
butt2_real1[12] => butt2_real1[12].IN2
butt2_real1[13] => butt2_real1[13].IN2
butt2_real1[14] => butt2_real1[14].IN2
butt2_real1[15] => butt2_real1[15].IN2
butt2_imag1[0] => butt2_imag1[0].IN2
butt2_imag1[1] => butt2_imag1[1].IN2
butt2_imag1[2] => butt2_imag1[2].IN2
butt2_imag1[3] => butt2_imag1[3].IN2
butt2_imag1[4] => butt2_imag1[4].IN2
butt2_imag1[5] => butt2_imag1[5].IN2
butt2_imag1[6] => butt2_imag1[6].IN2
butt2_imag1[7] => butt2_imag1[7].IN2
butt2_imag1[8] => butt2_imag1[8].IN2
butt2_imag1[9] => butt2_imag1[9].IN2
butt2_imag1[10] => butt2_imag1[10].IN2
butt2_imag1[11] => butt2_imag1[11].IN2
butt2_imag1[12] => butt2_imag1[12].IN2
butt2_imag1[13] => butt2_imag1[13].IN2
butt2_imag1[14] => butt2_imag1[14].IN2
butt2_imag1[15] => butt2_imag1[15].IN2
factor_real[0] => factor_real[0].IN2
factor_real[1] => factor_real[1].IN2
factor_real[2] => factor_real[2].IN2
factor_real[3] => factor_real[3].IN2
factor_real[4] => factor_real[4].IN2
factor_real[5] => factor_real[5].IN2
factor_real[6] => factor_real[6].IN2
factor_real[7] => factor_real[7].IN2
factor_real[8] => factor_real[8].IN2
factor_real[9] => factor_real[9].IN2
factor_real[10] => factor_real[10].IN2
factor_real[11] => factor_real[11].IN2
factor_real[12] => factor_real[12].IN2
factor_real[13] => factor_real[13].IN2
factor_real[14] => factor_real[14].IN2
factor_real[15] => factor_real[15].IN2
factor_imag[0] => factor_imag[0].IN2
factor_imag[1] => factor_imag[1].IN2
factor_imag[2] => factor_imag[2].IN2
factor_imag[3] => factor_imag[3].IN2
factor_imag[4] => factor_imag[4].IN2
factor_imag[5] => factor_imag[5].IN2
factor_imag[6] => factor_imag[6].IN2
factor_imag[7] => factor_imag[7].IN2
factor_imag[8] => factor_imag[8].IN2
factor_imag[9] => factor_imag[9].IN2
factor_imag[10] => factor_imag[10].IN2
factor_imag[11] => factor_imag[11].IN2
factor_imag[12] => factor_imag[12].IN2
factor_imag[13] => factor_imag[13].IN2
factor_imag[14] => factor_imag[14].IN2
factor_imag[15] => factor_imag[15].IN2
y0_real[0] <= y0_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[1] <= y0_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[2] <= y0_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[3] <= y0_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[4] <= y0_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[5] <= y0_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[6] <= y0_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[7] <= y0_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[8] <= y0_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[9] <= y0_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[10] <= y0_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[11] <= y0_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[12] <= y0_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[13] <= y0_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[14] <= y0_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_real[15] <= y0_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[0] <= y0_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[1] <= y0_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[2] <= y0_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[3] <= y0_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[4] <= y0_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[5] <= y0_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[6] <= y0_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[7] <= y0_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[8] <= y0_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[9] <= y0_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[10] <= y0_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[11] <= y0_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[12] <= y0_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[13] <= y0_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[14] <= y0_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y0_imag[15] <= y0_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[0] <= y1_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[1] <= y1_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[2] <= y1_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[3] <= y1_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[4] <= y1_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[5] <= y1_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[6] <= y1_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[7] <= y1_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[8] <= y1_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[9] <= y1_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[10] <= y1_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[11] <= y1_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[12] <= y1_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[13] <= y1_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[14] <= y1_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_real[15] <= y1_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[0] <= y1_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[1] <= y1_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[2] <= y1_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[3] <= y1_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[4] <= y1_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[5] <= y1_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[6] <= y1_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[7] <= y1_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[8] <= y1_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[9] <= y1_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[10] <= y1_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[11] <= y1_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[12] <= y1_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[13] <= y1_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[14] <= y1_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y1_imag[15] <= y1_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_real0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_real0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_real1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_real1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_imag0
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_imag0|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_imag1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component
dataa[0] => mult_85p:auto_generated.dataa[0]
dataa[1] => mult_85p:auto_generated.dataa[1]
dataa[2] => mult_85p:auto_generated.dataa[2]
dataa[3] => mult_85p:auto_generated.dataa[3]
dataa[4] => mult_85p:auto_generated.dataa[4]
dataa[5] => mult_85p:auto_generated.dataa[5]
dataa[6] => mult_85p:auto_generated.dataa[6]
dataa[7] => mult_85p:auto_generated.dataa[7]
dataa[8] => mult_85p:auto_generated.dataa[8]
dataa[9] => mult_85p:auto_generated.dataa[9]
dataa[10] => mult_85p:auto_generated.dataa[10]
dataa[11] => mult_85p:auto_generated.dataa[11]
dataa[12] => mult_85p:auto_generated.dataa[12]
dataa[13] => mult_85p:auto_generated.dataa[13]
dataa[14] => mult_85p:auto_generated.dataa[14]
dataa[15] => mult_85p:auto_generated.dataa[15]
datab[0] => mult_85p:auto_generated.datab[0]
datab[1] => mult_85p:auto_generated.datab[1]
datab[2] => mult_85p:auto_generated.datab[2]
datab[3] => mult_85p:auto_generated.datab[3]
datab[4] => mult_85p:auto_generated.datab[4]
datab[5] => mult_85p:auto_generated.datab[5]
datab[6] => mult_85p:auto_generated.datab[6]
datab[7] => mult_85p:auto_generated.datab[7]
datab[8] => mult_85p:auto_generated.datab[8]
datab[9] => mult_85p:auto_generated.datab[9]
datab[10] => mult_85p:auto_generated.datab[10]
datab[11] => mult_85p:auto_generated.datab[11]
datab[12] => mult_85p:auto_generated.datab[12]
datab[13] => mult_85p:auto_generated.datab[13]
datab[14] => mult_85p:auto_generated.datab[14]
datab[15] => mult_85p:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_85p:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_85p:auto_generated.result[0]
result[1] <= mult_85p:auto_generated.result[1]
result[2] <= mult_85p:auto_generated.result[2]
result[3] <= mult_85p:auto_generated.result[3]
result[4] <= mult_85p:auto_generated.result[4]
result[5] <= mult_85p:auto_generated.result[5]
result[6] <= mult_85p:auto_generated.result[6]
result[7] <= mult_85p:auto_generated.result[7]
result[8] <= mult_85p:auto_generated.result[8]
result[9] <= mult_85p:auto_generated.result[9]
result[10] <= mult_85p:auto_generated.result[10]
result[11] <= mult_85p:auto_generated.result[11]
result[12] <= mult_85p:auto_generated.result[12]
result[13] <= mult_85p:auto_generated.result[13]
result[14] <= mult_85p:auto_generated.result[14]
result[15] <= mult_85p:auto_generated.result[15]
result[16] <= mult_85p:auto_generated.result[16]
result[17] <= mult_85p:auto_generated.result[17]
result[18] <= mult_85p:auto_generated.result[18]
result[19] <= mult_85p:auto_generated.result[19]
result[20] <= mult_85p:auto_generated.result[20]
result[21] <= mult_85p:auto_generated.result[21]
result[22] <= mult_85p:auto_generated.result[22]
result[23] <= mult_85p:auto_generated.result[23]
result[24] <= mult_85p:auto_generated.result[24]
result[25] <= mult_85p:auto_generated.result[25]
result[26] <= mult_85p:auto_generated.result[26]
result[27] <= mult_85p:auto_generated.result[27]
result[28] <= mult_85p:auto_generated.result[28]
result[29] <= mult_85p:auto_generated.result[29]
result[30] <= mult_85p:auto_generated.result[30]
result[31] <= mult_85p:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|fft_8:U_fft8|butter_2:U2_unit3|mult16_12:mult16_12_imag1|lpm_mult:lpm_mult_component|mult_85p:auto_generated
clock => mac_out2.CLK
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_1
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_1|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_1|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_2
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_2|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_2|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_3
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_3|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_3|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_4
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_4|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_4|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_5
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_5|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_5|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_6
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_6|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_6|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_7
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_7|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_7|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_8
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_8|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_8|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_21
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_21|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_21|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_22
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_22|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_22|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_23
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_23|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_23|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_24
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_24|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_24|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_25
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_25|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_25|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_26
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_26|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_26|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_27
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_27|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_27|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_28
clock => clock.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
result[0] <= altsquare:altsquare_component.result
result[1] <= altsquare:altsquare_component.result
result[2] <= altsquare:altsquare_component.result
result[3] <= altsquare:altsquare_component.result
result[4] <= altsquare:altsquare_component.result
result[5] <= altsquare:altsquare_component.result
result[6] <= altsquare:altsquare_component.result
result[7] <= altsquare:altsquare_component.result
result[8] <= altsquare:altsquare_component.result
result[9] <= altsquare:altsquare_component.result
result[10] <= altsquare:altsquare_component.result
result[11] <= altsquare:altsquare_component.result
result[12] <= altsquare:altsquare_component.result
result[13] <= altsquare:altsquare_component.result
result[14] <= altsquare:altsquare_component.result
result[15] <= altsquare:altsquare_component.result
result[16] <= altsquare:altsquare_component.result
result[17] <= altsquare:altsquare_component.result
result[18] <= altsquare:altsquare_component.result
result[19] <= altsquare:altsquare_component.result
result[20] <= altsquare:altsquare_component.result
result[21] <= altsquare:altsquare_component.result
result[22] <= altsquare:altsquare_component.result
result[23] <= altsquare:altsquare_component.result
result[24] <= altsquare:altsquare_component.result
result[25] <= altsquare:altsquare_component.result
result[26] <= altsquare:altsquare_component.result
result[27] <= altsquare:altsquare_component.result
result[28] <= altsquare:altsquare_component.result
result[29] <= altsquare:altsquare_component.result
result[30] <= altsquare:altsquare_component.result
result[31] <= altsquare:altsquare_component.result


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_28|altsquare:altsquare_component
aclr => ~NO_FANOUT~
clock => altsquare_9ne:auto_generated.clock
data[0] => altsquare_9ne:auto_generated.data[0]
data[1] => altsquare_9ne:auto_generated.data[1]
data[2] => altsquare_9ne:auto_generated.data[2]
data[3] => altsquare_9ne:auto_generated.data[3]
data[4] => altsquare_9ne:auto_generated.data[4]
data[5] => altsquare_9ne:auto_generated.data[5]
data[6] => altsquare_9ne:auto_generated.data[6]
data[7] => altsquare_9ne:auto_generated.data[7]
data[8] => altsquare_9ne:auto_generated.data[8]
data[9] => altsquare_9ne:auto_generated.data[9]
data[10] => altsquare_9ne:auto_generated.data[10]
data[11] => altsquare_9ne:auto_generated.data[11]
data[12] => altsquare_9ne:auto_generated.data[12]
data[13] => altsquare_9ne:auto_generated.data[13]
data[14] => altsquare_9ne:auto_generated.data[14]
data[15] => altsquare_9ne:auto_generated.data[15]
ena => ~NO_FANOUT~
result[0] <= altsquare_9ne:auto_generated.result[0]
result[1] <= altsquare_9ne:auto_generated.result[1]
result[2] <= altsquare_9ne:auto_generated.result[2]
result[3] <= altsquare_9ne:auto_generated.result[3]
result[4] <= altsquare_9ne:auto_generated.result[4]
result[5] <= altsquare_9ne:auto_generated.result[5]
result[6] <= altsquare_9ne:auto_generated.result[6]
result[7] <= altsquare_9ne:auto_generated.result[7]
result[8] <= altsquare_9ne:auto_generated.result[8]
result[9] <= altsquare_9ne:auto_generated.result[9]
result[10] <= altsquare_9ne:auto_generated.result[10]
result[11] <= altsquare_9ne:auto_generated.result[11]
result[12] <= altsquare_9ne:auto_generated.result[12]
result[13] <= altsquare_9ne:auto_generated.result[13]
result[14] <= altsquare_9ne:auto_generated.result[14]
result[15] <= altsquare_9ne:auto_generated.result[15]
result[16] <= altsquare_9ne:auto_generated.result[16]
result[17] <= altsquare_9ne:auto_generated.result[17]
result[18] <= altsquare_9ne:auto_generated.result[18]
result[19] <= altsquare_9ne:auto_generated.result[19]
result[20] <= altsquare_9ne:auto_generated.result[20]
result[21] <= altsquare_9ne:auto_generated.result[21]
result[22] <= altsquare_9ne:auto_generated.result[22]
result[23] <= altsquare_9ne:auto_generated.result[23]
result[24] <= altsquare_9ne:auto_generated.result[24]
result[25] <= altsquare_9ne:auto_generated.result[25]
result[26] <= altsquare_9ne:auto_generated.result[26]
result[27] <= altsquare_9ne:auto_generated.result[27]
result[28] <= altsquare_9ne:auto_generated.result[28]
result[29] <= altsquare_9ne:auto_generated.result[29]
result[30] <= altsquare_9ne:auto_generated.result[30]
result[31] <= altsquare_9ne:auto_generated.result[31]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|mult16:mult16_INST_28|altsquare:altsquare_component|altsquare_9ne:auto_generated
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe1a[0].CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe7.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe8.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
data[0] => w121w[0].IN1
data[0] => w12w[0].IN0
data[0] => w153w[0].IN1
data[0] => w16w[0].IN1
data[0] => w189w[0].IN1
data[0] => w20w[0].IN1
data[0] => w229w[0].IN1
data[0] => w273w[0].IN1
data[0] => w321w[0].IN1
data[0] => w33w[0].IN1
data[0] => w373w[0].IN1
data[0] => w429w[0].IN1
data[0] => w489w[0].IN1
data[0] => w49w[0].IN1
data[0] => w69w[0].IN1
data[0] => w93w[0].IN1
data[0] => dffe1a[0].DATAIN
data[1] => w125w[0].IN1
data[1] => w12w[0].IN0
data[1] => w157w[0].IN1
data[1] => w16w[0].IN0
data[1] => w193w[0].IN1
data[1] => w233w[0].IN1
data[1] => w25w[0].IN0
data[1] => w277w[0].IN1
data[1] => w29w[0].IN1
data[1] => w325w[0].IN1
data[1] => w36w[0].IN1
data[1] => w377w[0].IN1
data[1] => w433w[0].IN1
data[1] => w494w[0].IN1
data[1] => w53w[0].IN1
data[1] => w73w[0].IN1
data[1] => w97w[0].IN1
data[2] => w101w[0].IN1
data[2] => w129w[0].IN1
data[2] => w161w[0].IN1
data[2] => w197w[0].IN1
data[2] => w20w[0].IN0
data[2] => w237w[0].IN1
data[2] => w25w[0].IN0
data[2] => w281w[0].IN1
data[2] => w29w[0].IN0
data[2] => w329w[0].IN1
data[2] => w381w[0].IN1
data[2] => w41w[0].IN0
data[2] => w437w[0].IN1
data[2] => w45w[0].IN1
data[2] => w499w[0].IN1
data[2] => w56w[0].IN1
data[2] => w77w[0].IN1
data[3] => w105w[0].IN1
data[3] => w133w[0].IN1
data[3] => w165w[0].IN1
data[3] => w201w[0].IN1
data[3] => w241w[0].IN1
data[3] => w285w[0].IN1
data[3] => w333w[0].IN1
data[3] => w33w[0].IN0
data[3] => w36w[0].IN0
data[3] => w385w[0].IN1
data[3] => w41w[0].IN0
data[3] => w441w[0].IN1
data[3] => w45w[0].IN0
data[3] => w504w[0].IN1
data[3] => w61w[0].IN0
data[3] => w65w[0].IN1
data[3] => w80w[0].IN1
data[4] => w108w[0].IN1
data[4] => w137w[0].IN1
data[4] => w169w[0].IN1
data[4] => w205w[0].IN1
data[4] => w245w[0].IN1
data[4] => w289w[0].IN1
data[4] => w337w[0].IN1
data[4] => w389w[0].IN1
data[4] => w445w[0].IN1
data[4] => w49w[0].IN0
data[4] => w509w[0].IN1
data[4] => w53w[0].IN0
data[4] => w56w[0].IN0
data[4] => w61w[0].IN0
data[4] => w65w[0].IN0
data[4] => w85w[0].IN0
data[4] => w89w[0].IN1
data[5] => w113w[0].IN0
data[5] => w117w[0].IN1
data[5] => w140w[0].IN1
data[5] => w173w[0].IN1
data[5] => w209w[0].IN1
data[5] => w249w[0].IN1
data[5] => w293w[0].IN1
data[5] => w341w[0].IN1
data[5] => w393w[0].IN1
data[5] => w449w[0].IN1
data[5] => w514w[0].IN1
data[5] => w69w[0].IN0
data[5] => w73w[0].IN0
data[5] => w77w[0].IN0
data[5] => w80w[0].IN0
data[5] => w85w[0].IN0
data[5] => w89w[0].IN0
data[6] => w101w[0].IN0
data[6] => w105w[0].IN0
data[6] => w108w[0].IN0
data[6] => w113w[0].IN0
data[6] => w117w[0].IN0
data[6] => w145w[0].IN0
data[6] => w149w[0].IN1
data[6] => w176w[0].IN1
data[6] => w213w[0].IN1
data[6] => w253w[0].IN1
data[6] => w297w[0].IN1
data[6] => w345w[0].IN1
data[6] => w397w[0].IN1
data[6] => w453w[0].IN1
data[6] => w519w[0].IN1
data[6] => w93w[0].IN0
data[6] => w97w[0].IN0
data[7] => w121w[0].IN0
data[7] => w125w[0].IN0
data[7] => w129w[0].IN0
data[7] => w133w[0].IN0
data[7] => w137w[0].IN0
data[7] => w140w[0].IN0
data[7] => w145w[0].IN0
data[7] => w149w[0].IN0
data[7] => w181w[0].IN0
data[7] => w185w[0].IN1
data[7] => w216w[0].IN1
data[7] => w257w[0].IN1
data[7] => w301w[0].IN1
data[7] => w349w[0].IN1
data[7] => w401w[0].IN1
data[7] => w457w[0].IN1
data[7] => w524w[0].IN1
data[8] => w153w[0].IN0
data[8] => w157w[0].IN0
data[8] => w161w[0].IN0
data[8] => w165w[0].IN0
data[8] => w169w[0].IN0
data[8] => w173w[0].IN0
data[8] => w176w[0].IN0
data[8] => w181w[0].IN0
data[8] => w185w[0].IN0
data[8] => w221w[0].IN0
data[8] => w225w[0].IN1
data[8] => w260w[0].IN1
data[8] => w305w[0].IN1
data[8] => w353w[0].IN1
data[8] => w405w[0].IN1
data[8] => w461w[0].IN1
data[8] => w529w[0].IN1
data[9] => w189w[0].IN0
data[9] => w193w[0].IN0
data[9] => w197w[0].IN0
data[9] => w201w[0].IN0
data[9] => w205w[0].IN0
data[9] => w209w[0].IN0
data[9] => w213w[0].IN0
data[9] => w216w[0].IN0
data[9] => w221w[0].IN0
data[9] => w225w[0].IN0
data[9] => w265w[0].IN0
data[9] => w269w[0].IN1
data[9] => w308w[0].IN1
data[9] => w357w[0].IN1
data[9] => w409w[0].IN1
data[9] => w465w[0].IN1
data[9] => w534w[0].IN1
data[10] => w229w[0].IN0
data[10] => w233w[0].IN0
data[10] => w237w[0].IN0
data[10] => w241w[0].IN0
data[10] => w245w[0].IN0
data[10] => w249w[0].IN0
data[10] => w253w[0].IN0
data[10] => w257w[0].IN0
data[10] => w260w[0].IN0
data[10] => w265w[0].IN0
data[10] => w269w[0].IN0
data[10] => w313w[0].IN0
data[10] => w317w[0].IN1
data[10] => w360w[0].IN1
data[10] => w413w[0].IN1
data[10] => w469w[0].IN1
data[10] => w539w[0].IN1
data[11] => w273w[0].IN0
data[11] => w277w[0].IN0
data[11] => w281w[0].IN0
data[11] => w285w[0].IN0
data[11] => w289w[0].IN0
data[11] => w293w[0].IN0
data[11] => w297w[0].IN0
data[11] => w301w[0].IN0
data[11] => w305w[0].IN0
data[11] => w308w[0].IN0
data[11] => w313w[0].IN0
data[11] => w317w[0].IN0
data[11] => w365w[0].IN0
data[11] => w369w[0].IN1
data[11] => w416w[0].IN1
data[11] => w473w[0].IN1
data[11] => w544w[0].IN1
data[12] => w321w[0].IN0
data[12] => w325w[0].IN0
data[12] => w329w[0].IN0
data[12] => w333w[0].IN0
data[12] => w337w[0].IN0
data[12] => w341w[0].IN0
data[12] => w345w[0].IN0
data[12] => w349w[0].IN0
data[12] => w353w[0].IN0
data[12] => w357w[0].IN0
data[12] => w360w[0].IN0
data[12] => w365w[0].IN0
data[12] => w369w[0].IN0
data[12] => w421w[0].IN0
data[12] => w425w[0].IN1
data[12] => w476w[0].IN1
data[12] => w549w[0].IN1
data[13] => w373w[0].IN0
data[13] => w377w[0].IN0
data[13] => w381w[0].IN0
data[13] => w385w[0].IN0
data[13] => w389w[0].IN0
data[13] => w393w[0].IN0
data[13] => w397w[0].IN0
data[13] => w401w[0].IN0
data[13] => w405w[0].IN0
data[13] => w409w[0].IN0
data[13] => w413w[0].IN0
data[13] => w416w[0].IN0
data[13] => w421w[0].IN0
data[13] => w425w[0].IN0
data[13] => w481w[0].IN0
data[13] => w485w[0].IN1
data[13] => w553w[0].IN1
data[14] => w429w[0].IN0
data[14] => w433w[0].IN0
data[14] => w437w[0].IN0
data[14] => w441w[0].IN0
data[14] => w445w[0].IN0
data[14] => w449w[0].IN0
data[14] => w453w[0].IN0
data[14] => w457w[0].IN0
data[14] => w461w[0].IN0
data[14] => w465w[0].IN0
data[14] => w469w[0].IN0
data[14] => w473w[0].IN0
data[14] => w476w[0].IN0
data[14] => w481w[0].IN0
data[14] => w485w[0].IN0
data[14] => w559w[0].IN0
data[15] => w489w[0].IN0
data[15] => w494w[0].IN0
data[15] => w499w[0].IN0
data[15] => w504w[0].IN0
data[15] => w509w[0].IN0
data[15] => w514w[0].IN0
data[15] => w519w[0].IN0
data[15] => w524w[0].IN0
data[15] => w529w[0].IN0
data[15] => w534w[0].IN0
data[15] => w539w[0].IN0
data[15] => w544w[0].IN0
data[15] => w549w[0].IN0
data[15] => w553w[0].IN0
data[15] => w559w[0].IN0
result[0] <= dffe1a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= <GND>
result[2] <= dffe2.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft144a[0].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft144a[1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft144a[2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft144a[3].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft144a[4].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft144a[5].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft144a[6].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft144a[7].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft144a[8].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft144a[9].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft144a[10].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft144a[11].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft144a[12].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft144a[13].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft144a[14].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft144a[15].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft144a[16].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft144a[17].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft144a[18].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft144a[19].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft144a[20].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft144a[21].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft144a[22].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft144a[23].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft144a[24].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft144a[25].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft144a[26].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft144a[27].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft144a[28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|DIV27_19:DIV27_19_inst
clock => clock.IN1
denom[0] => denom[0].IN1
denom[1] => denom[1].IN1
denom[2] => denom[2].IN1
denom[3] => denom[3].IN1
denom[4] => denom[4].IN1
denom[5] => denom[5].IN1
denom[6] => denom[6].IN1
denom[7] => denom[7].IN1
denom[8] => denom[8].IN1
denom[9] => denom[9].IN1
denom[10] => denom[10].IN1
denom[11] => denom[11].IN1
denom[12] => denom[12].IN1
denom[13] => denom[13].IN1
denom[14] => denom[14].IN1
denom[15] => denom[15].IN1
denom[16] => denom[16].IN1
denom[17] => denom[17].IN1
denom[18] => denom[18].IN1
denom[19] => denom[19].IN1
denom[20] => denom[20].IN1
denom[21] => denom[21].IN1
denom[22] => denom[22].IN1
denom[23] => denom[23].IN1
denom[24] => denom[24].IN1
denom[25] => denom[25].IN1
denom[26] => denom[26].IN1
denom[27] => denom[27].IN1
denom[28] => denom[28].IN1
denom[29] => denom[29].IN1
denom[30] => denom[30].IN1
denom[31] => denom[31].IN1
denom[32] => denom[32].IN1
denom[33] => denom[33].IN1
denom[34] => denom[34].IN1
numer[0] => numer[0].IN1
numer[1] => numer[1].IN1
numer[2] => numer[2].IN1
numer[3] => numer[3].IN1
numer[4] => numer[4].IN1
numer[5] => numer[5].IN1
numer[6] => numer[6].IN1
numer[7] => numer[7].IN1
numer[8] => numer[8].IN1
numer[9] => numer[9].IN1
numer[10] => numer[10].IN1
numer[11] => numer[11].IN1
numer[12] => numer[12].IN1
numer[13] => numer[13].IN1
numer[14] => numer[14].IN1
numer[15] => numer[15].IN1
numer[16] => numer[16].IN1
numer[17] => numer[17].IN1
numer[18] => numer[18].IN1
numer[19] => numer[19].IN1
numer[20] => numer[20].IN1
numer[21] => numer[21].IN1
numer[22] => numer[22].IN1
numer[23] => numer[23].IN1
numer[24] => numer[24].IN1
numer[25] => numer[25].IN1
numer[26] => numer[26].IN1
numer[27] => numer[27].IN1
numer[28] => numer[28].IN1
numer[29] => numer[29].IN1
numer[30] => numer[30].IN1
numer[31] => numer[31].IN1
numer[32] => numer[32].IN1
numer[33] => numer[33].IN1
numer[34] => numer[34].IN1
numer[35] => numer[35].IN1
numer[36] => numer[36].IN1
numer[37] => numer[37].IN1
numer[38] => numer[38].IN1
numer[39] => numer[39].IN1
numer[40] => numer[40].IN1
numer[41] => numer[41].IN1
numer[42] => numer[42].IN1
quotient[0] <= lpm_divide:lpm_divide_component.quotient
quotient[1] <= lpm_divide:lpm_divide_component.quotient
quotient[2] <= lpm_divide:lpm_divide_component.quotient
quotient[3] <= lpm_divide:lpm_divide_component.quotient
quotient[4] <= lpm_divide:lpm_divide_component.quotient
quotient[5] <= lpm_divide:lpm_divide_component.quotient
quotient[6] <= lpm_divide:lpm_divide_component.quotient
quotient[7] <= lpm_divide:lpm_divide_component.quotient
quotient[8] <= lpm_divide:lpm_divide_component.quotient
quotient[9] <= lpm_divide:lpm_divide_component.quotient
quotient[10] <= lpm_divide:lpm_divide_component.quotient
quotient[11] <= lpm_divide:lpm_divide_component.quotient
quotient[12] <= lpm_divide:lpm_divide_component.quotient
quotient[13] <= lpm_divide:lpm_divide_component.quotient
quotient[14] <= lpm_divide:lpm_divide_component.quotient
quotient[15] <= lpm_divide:lpm_divide_component.quotient
quotient[16] <= lpm_divide:lpm_divide_component.quotient
quotient[17] <= lpm_divide:lpm_divide_component.quotient
quotient[18] <= lpm_divide:lpm_divide_component.quotient
quotient[19] <= lpm_divide:lpm_divide_component.quotient
quotient[20] <= lpm_divide:lpm_divide_component.quotient
quotient[21] <= lpm_divide:lpm_divide_component.quotient
quotient[22] <= lpm_divide:lpm_divide_component.quotient
quotient[23] <= lpm_divide:lpm_divide_component.quotient
quotient[24] <= lpm_divide:lpm_divide_component.quotient
quotient[25] <= lpm_divide:lpm_divide_component.quotient
quotient[26] <= lpm_divide:lpm_divide_component.quotient
quotient[27] <= lpm_divide:lpm_divide_component.quotient
quotient[28] <= lpm_divide:lpm_divide_component.quotient
quotient[29] <= lpm_divide:lpm_divide_component.quotient
quotient[30] <= lpm_divide:lpm_divide_component.quotient
quotient[31] <= lpm_divide:lpm_divide_component.quotient
quotient[32] <= lpm_divide:lpm_divide_component.quotient
quotient[33] <= lpm_divide:lpm_divide_component.quotient
quotient[34] <= lpm_divide:lpm_divide_component.quotient
quotient[35] <= lpm_divide:lpm_divide_component.quotient
quotient[36] <= lpm_divide:lpm_divide_component.quotient
quotient[37] <= lpm_divide:lpm_divide_component.quotient
quotient[38] <= lpm_divide:lpm_divide_component.quotient
quotient[39] <= lpm_divide:lpm_divide_component.quotient
quotient[40] <= lpm_divide:lpm_divide_component.quotient
quotient[41] <= lpm_divide:lpm_divide_component.quotient
quotient[42] <= lpm_divide:lpm_divide_component.quotient
remain[0] <= lpm_divide:lpm_divide_component.remain
remain[1] <= lpm_divide:lpm_divide_component.remain
remain[2] <= lpm_divide:lpm_divide_component.remain
remain[3] <= lpm_divide:lpm_divide_component.remain
remain[4] <= lpm_divide:lpm_divide_component.remain
remain[5] <= lpm_divide:lpm_divide_component.remain
remain[6] <= lpm_divide:lpm_divide_component.remain
remain[7] <= lpm_divide:lpm_divide_component.remain
remain[8] <= lpm_divide:lpm_divide_component.remain
remain[9] <= lpm_divide:lpm_divide_component.remain
remain[10] <= lpm_divide:lpm_divide_component.remain
remain[11] <= lpm_divide:lpm_divide_component.remain
remain[12] <= lpm_divide:lpm_divide_component.remain
remain[13] <= lpm_divide:lpm_divide_component.remain
remain[14] <= lpm_divide:lpm_divide_component.remain
remain[15] <= lpm_divide:lpm_divide_component.remain
remain[16] <= lpm_divide:lpm_divide_component.remain
remain[17] <= lpm_divide:lpm_divide_component.remain
remain[18] <= lpm_divide:lpm_divide_component.remain
remain[19] <= lpm_divide:lpm_divide_component.remain
remain[20] <= lpm_divide:lpm_divide_component.remain
remain[21] <= lpm_divide:lpm_divide_component.remain
remain[22] <= lpm_divide:lpm_divide_component.remain
remain[23] <= lpm_divide:lpm_divide_component.remain
remain[24] <= lpm_divide:lpm_divide_component.remain
remain[25] <= lpm_divide:lpm_divide_component.remain
remain[26] <= lpm_divide:lpm_divide_component.remain
remain[27] <= lpm_divide:lpm_divide_component.remain
remain[28] <= lpm_divide:lpm_divide_component.remain
remain[29] <= lpm_divide:lpm_divide_component.remain
remain[30] <= lpm_divide:lpm_divide_component.remain
remain[31] <= lpm_divide:lpm_divide_component.remain
remain[32] <= lpm_divide:lpm_divide_component.remain
remain[33] <= lpm_divide:lpm_divide_component.remain
remain[34] <= lpm_divide:lpm_divide_component.remain


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|DIV27_19:DIV27_19_inst|lpm_divide:lpm_divide_component
numer[0] => lpm_divide_5bv:auto_generated.numer[0]
numer[1] => lpm_divide_5bv:auto_generated.numer[1]
numer[2] => lpm_divide_5bv:auto_generated.numer[2]
numer[3] => lpm_divide_5bv:auto_generated.numer[3]
numer[4] => lpm_divide_5bv:auto_generated.numer[4]
numer[5] => lpm_divide_5bv:auto_generated.numer[5]
numer[6] => lpm_divide_5bv:auto_generated.numer[6]
numer[7] => lpm_divide_5bv:auto_generated.numer[7]
numer[8] => lpm_divide_5bv:auto_generated.numer[8]
numer[9] => lpm_divide_5bv:auto_generated.numer[9]
numer[10] => lpm_divide_5bv:auto_generated.numer[10]
numer[11] => lpm_divide_5bv:auto_generated.numer[11]
numer[12] => lpm_divide_5bv:auto_generated.numer[12]
numer[13] => lpm_divide_5bv:auto_generated.numer[13]
numer[14] => lpm_divide_5bv:auto_generated.numer[14]
numer[15] => lpm_divide_5bv:auto_generated.numer[15]
numer[16] => lpm_divide_5bv:auto_generated.numer[16]
numer[17] => lpm_divide_5bv:auto_generated.numer[17]
numer[18] => lpm_divide_5bv:auto_generated.numer[18]
numer[19] => lpm_divide_5bv:auto_generated.numer[19]
numer[20] => lpm_divide_5bv:auto_generated.numer[20]
numer[21] => lpm_divide_5bv:auto_generated.numer[21]
numer[22] => lpm_divide_5bv:auto_generated.numer[22]
numer[23] => lpm_divide_5bv:auto_generated.numer[23]
numer[24] => lpm_divide_5bv:auto_generated.numer[24]
numer[25] => lpm_divide_5bv:auto_generated.numer[25]
numer[26] => lpm_divide_5bv:auto_generated.numer[26]
numer[27] => lpm_divide_5bv:auto_generated.numer[27]
numer[28] => lpm_divide_5bv:auto_generated.numer[28]
numer[29] => lpm_divide_5bv:auto_generated.numer[29]
numer[30] => lpm_divide_5bv:auto_generated.numer[30]
numer[31] => lpm_divide_5bv:auto_generated.numer[31]
numer[32] => lpm_divide_5bv:auto_generated.numer[32]
numer[33] => lpm_divide_5bv:auto_generated.numer[33]
numer[34] => lpm_divide_5bv:auto_generated.numer[34]
numer[35] => lpm_divide_5bv:auto_generated.numer[35]
numer[36] => lpm_divide_5bv:auto_generated.numer[36]
numer[37] => lpm_divide_5bv:auto_generated.numer[37]
numer[38] => lpm_divide_5bv:auto_generated.numer[38]
numer[39] => lpm_divide_5bv:auto_generated.numer[39]
numer[40] => lpm_divide_5bv:auto_generated.numer[40]
numer[41] => lpm_divide_5bv:auto_generated.numer[41]
numer[42] => lpm_divide_5bv:auto_generated.numer[42]
denom[0] => lpm_divide_5bv:auto_generated.denom[0]
denom[1] => lpm_divide_5bv:auto_generated.denom[1]
denom[2] => lpm_divide_5bv:auto_generated.denom[2]
denom[3] => lpm_divide_5bv:auto_generated.denom[3]
denom[4] => lpm_divide_5bv:auto_generated.denom[4]
denom[5] => lpm_divide_5bv:auto_generated.denom[5]
denom[6] => lpm_divide_5bv:auto_generated.denom[6]
denom[7] => lpm_divide_5bv:auto_generated.denom[7]
denom[8] => lpm_divide_5bv:auto_generated.denom[8]
denom[9] => lpm_divide_5bv:auto_generated.denom[9]
denom[10] => lpm_divide_5bv:auto_generated.denom[10]
denom[11] => lpm_divide_5bv:auto_generated.denom[11]
denom[12] => lpm_divide_5bv:auto_generated.denom[12]
denom[13] => lpm_divide_5bv:auto_generated.denom[13]
denom[14] => lpm_divide_5bv:auto_generated.denom[14]
denom[15] => lpm_divide_5bv:auto_generated.denom[15]
denom[16] => lpm_divide_5bv:auto_generated.denom[16]
denom[17] => lpm_divide_5bv:auto_generated.denom[17]
denom[18] => lpm_divide_5bv:auto_generated.denom[18]
denom[19] => lpm_divide_5bv:auto_generated.denom[19]
denom[20] => lpm_divide_5bv:auto_generated.denom[20]
denom[21] => lpm_divide_5bv:auto_generated.denom[21]
denom[22] => lpm_divide_5bv:auto_generated.denom[22]
denom[23] => lpm_divide_5bv:auto_generated.denom[23]
denom[24] => lpm_divide_5bv:auto_generated.denom[24]
denom[25] => lpm_divide_5bv:auto_generated.denom[25]
denom[26] => lpm_divide_5bv:auto_generated.denom[26]
denom[27] => lpm_divide_5bv:auto_generated.denom[27]
denom[28] => lpm_divide_5bv:auto_generated.denom[28]
denom[29] => lpm_divide_5bv:auto_generated.denom[29]
denom[30] => lpm_divide_5bv:auto_generated.denom[30]
denom[31] => lpm_divide_5bv:auto_generated.denom[31]
denom[32] => lpm_divide_5bv:auto_generated.denom[32]
denom[33] => lpm_divide_5bv:auto_generated.denom[33]
denom[34] => lpm_divide_5bv:auto_generated.denom[34]
clock => lpm_divide_5bv:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_5bv:auto_generated.quotient[0]
quotient[1] <= lpm_divide_5bv:auto_generated.quotient[1]
quotient[2] <= lpm_divide_5bv:auto_generated.quotient[2]
quotient[3] <= lpm_divide_5bv:auto_generated.quotient[3]
quotient[4] <= lpm_divide_5bv:auto_generated.quotient[4]
quotient[5] <= lpm_divide_5bv:auto_generated.quotient[5]
quotient[6] <= lpm_divide_5bv:auto_generated.quotient[6]
quotient[7] <= lpm_divide_5bv:auto_generated.quotient[7]
quotient[8] <= lpm_divide_5bv:auto_generated.quotient[8]
quotient[9] <= lpm_divide_5bv:auto_generated.quotient[9]
quotient[10] <= lpm_divide_5bv:auto_generated.quotient[10]
quotient[11] <= lpm_divide_5bv:auto_generated.quotient[11]
quotient[12] <= lpm_divide_5bv:auto_generated.quotient[12]
quotient[13] <= lpm_divide_5bv:auto_generated.quotient[13]
quotient[14] <= lpm_divide_5bv:auto_generated.quotient[14]
quotient[15] <= lpm_divide_5bv:auto_generated.quotient[15]
quotient[16] <= lpm_divide_5bv:auto_generated.quotient[16]
quotient[17] <= lpm_divide_5bv:auto_generated.quotient[17]
quotient[18] <= lpm_divide_5bv:auto_generated.quotient[18]
quotient[19] <= lpm_divide_5bv:auto_generated.quotient[19]
quotient[20] <= lpm_divide_5bv:auto_generated.quotient[20]
quotient[21] <= lpm_divide_5bv:auto_generated.quotient[21]
quotient[22] <= lpm_divide_5bv:auto_generated.quotient[22]
quotient[23] <= lpm_divide_5bv:auto_generated.quotient[23]
quotient[24] <= lpm_divide_5bv:auto_generated.quotient[24]
quotient[25] <= lpm_divide_5bv:auto_generated.quotient[25]
quotient[26] <= lpm_divide_5bv:auto_generated.quotient[26]
quotient[27] <= lpm_divide_5bv:auto_generated.quotient[27]
quotient[28] <= lpm_divide_5bv:auto_generated.quotient[28]
quotient[29] <= lpm_divide_5bv:auto_generated.quotient[29]
quotient[30] <= lpm_divide_5bv:auto_generated.quotient[30]
quotient[31] <= lpm_divide_5bv:auto_generated.quotient[31]
quotient[32] <= lpm_divide_5bv:auto_generated.quotient[32]
quotient[33] <= lpm_divide_5bv:auto_generated.quotient[33]
quotient[34] <= lpm_divide_5bv:auto_generated.quotient[34]
quotient[35] <= lpm_divide_5bv:auto_generated.quotient[35]
quotient[36] <= lpm_divide_5bv:auto_generated.quotient[36]
quotient[37] <= lpm_divide_5bv:auto_generated.quotient[37]
quotient[38] <= lpm_divide_5bv:auto_generated.quotient[38]
quotient[39] <= lpm_divide_5bv:auto_generated.quotient[39]
quotient[40] <= lpm_divide_5bv:auto_generated.quotient[40]
quotient[41] <= lpm_divide_5bv:auto_generated.quotient[41]
quotient[42] <= lpm_divide_5bv:auto_generated.quotient[42]
remain[0] <= lpm_divide_5bv:auto_generated.remain[0]
remain[1] <= lpm_divide_5bv:auto_generated.remain[1]
remain[2] <= lpm_divide_5bv:auto_generated.remain[2]
remain[3] <= lpm_divide_5bv:auto_generated.remain[3]
remain[4] <= lpm_divide_5bv:auto_generated.remain[4]
remain[5] <= lpm_divide_5bv:auto_generated.remain[5]
remain[6] <= lpm_divide_5bv:auto_generated.remain[6]
remain[7] <= lpm_divide_5bv:auto_generated.remain[7]
remain[8] <= lpm_divide_5bv:auto_generated.remain[8]
remain[9] <= lpm_divide_5bv:auto_generated.remain[9]
remain[10] <= lpm_divide_5bv:auto_generated.remain[10]
remain[11] <= lpm_divide_5bv:auto_generated.remain[11]
remain[12] <= lpm_divide_5bv:auto_generated.remain[12]
remain[13] <= lpm_divide_5bv:auto_generated.remain[13]
remain[14] <= lpm_divide_5bv:auto_generated.remain[14]
remain[15] <= lpm_divide_5bv:auto_generated.remain[15]
remain[16] <= lpm_divide_5bv:auto_generated.remain[16]
remain[17] <= lpm_divide_5bv:auto_generated.remain[17]
remain[18] <= lpm_divide_5bv:auto_generated.remain[18]
remain[19] <= lpm_divide_5bv:auto_generated.remain[19]
remain[20] <= lpm_divide_5bv:auto_generated.remain[20]
remain[21] <= lpm_divide_5bv:auto_generated.remain[21]
remain[22] <= lpm_divide_5bv:auto_generated.remain[22]
remain[23] <= lpm_divide_5bv:auto_generated.remain[23]
remain[24] <= lpm_divide_5bv:auto_generated.remain[24]
remain[25] <= lpm_divide_5bv:auto_generated.remain[25]
remain[26] <= lpm_divide_5bv:auto_generated.remain[26]
remain[27] <= lpm_divide_5bv:auto_generated.remain[27]
remain[28] <= lpm_divide_5bv:auto_generated.remain[28]
remain[29] <= lpm_divide_5bv:auto_generated.remain[29]
remain[30] <= lpm_divide_5bv:auto_generated.remain[30]
remain[31] <= lpm_divide_5bv:auto_generated.remain[31]
remain[32] <= lpm_divide_5bv:auto_generated.remain[32]
remain[33] <= lpm_divide_5bv:auto_generated.remain[33]
remain[34] <= lpm_divide_5bv:auto_generated.remain[34]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|DIV27_19:DIV27_19_inst|lpm_divide:lpm_divide_component|lpm_divide_5bv:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => sign_div_unsign_09i:divider.clock
denom[0] => sign_div_unsign_09i:divider.denominator[0]
denom[1] => sign_div_unsign_09i:divider.denominator[1]
denom[2] => sign_div_unsign_09i:divider.denominator[2]
denom[3] => sign_div_unsign_09i:divider.denominator[3]
denom[4] => sign_div_unsign_09i:divider.denominator[4]
denom[5] => sign_div_unsign_09i:divider.denominator[5]
denom[6] => sign_div_unsign_09i:divider.denominator[6]
denom[7] => sign_div_unsign_09i:divider.denominator[7]
denom[8] => sign_div_unsign_09i:divider.denominator[8]
denom[9] => sign_div_unsign_09i:divider.denominator[9]
denom[10] => sign_div_unsign_09i:divider.denominator[10]
denom[11] => sign_div_unsign_09i:divider.denominator[11]
denom[12] => sign_div_unsign_09i:divider.denominator[12]
denom[13] => sign_div_unsign_09i:divider.denominator[13]
denom[14] => sign_div_unsign_09i:divider.denominator[14]
denom[15] => sign_div_unsign_09i:divider.denominator[15]
denom[16] => sign_div_unsign_09i:divider.denominator[16]
denom[17] => sign_div_unsign_09i:divider.denominator[17]
denom[18] => sign_div_unsign_09i:divider.denominator[18]
denom[19] => sign_div_unsign_09i:divider.denominator[19]
denom[20] => sign_div_unsign_09i:divider.denominator[20]
denom[21] => sign_div_unsign_09i:divider.denominator[21]
denom[22] => sign_div_unsign_09i:divider.denominator[22]
denom[23] => sign_div_unsign_09i:divider.denominator[23]
denom[24] => sign_div_unsign_09i:divider.denominator[24]
denom[25] => sign_div_unsign_09i:divider.denominator[25]
denom[26] => sign_div_unsign_09i:divider.denominator[26]
denom[27] => sign_div_unsign_09i:divider.denominator[27]
denom[28] => sign_div_unsign_09i:divider.denominator[28]
denom[29] => sign_div_unsign_09i:divider.denominator[29]
denom[30] => sign_div_unsign_09i:divider.denominator[30]
denom[31] => sign_div_unsign_09i:divider.denominator[31]
denom[32] => sign_div_unsign_09i:divider.denominator[32]
denom[33] => sign_div_unsign_09i:divider.denominator[33]
denom[34] => sign_div_unsign_09i:divider.denominator[34]
numer[0] => sign_div_unsign_09i:divider.numerator[0]
numer[1] => sign_div_unsign_09i:divider.numerator[1]
numer[2] => sign_div_unsign_09i:divider.numerator[2]
numer[3] => sign_div_unsign_09i:divider.numerator[3]
numer[4] => sign_div_unsign_09i:divider.numerator[4]
numer[5] => sign_div_unsign_09i:divider.numerator[5]
numer[6] => sign_div_unsign_09i:divider.numerator[6]
numer[7] => sign_div_unsign_09i:divider.numerator[7]
numer[8] => sign_div_unsign_09i:divider.numerator[8]
numer[9] => sign_div_unsign_09i:divider.numerator[9]
numer[10] => sign_div_unsign_09i:divider.numerator[10]
numer[11] => sign_div_unsign_09i:divider.numerator[11]
numer[12] => sign_div_unsign_09i:divider.numerator[12]
numer[13] => sign_div_unsign_09i:divider.numerator[13]
numer[14] => sign_div_unsign_09i:divider.numerator[14]
numer[15] => sign_div_unsign_09i:divider.numerator[15]
numer[16] => sign_div_unsign_09i:divider.numerator[16]
numer[17] => sign_div_unsign_09i:divider.numerator[17]
numer[18] => sign_div_unsign_09i:divider.numerator[18]
numer[19] => sign_div_unsign_09i:divider.numerator[19]
numer[20] => sign_div_unsign_09i:divider.numerator[20]
numer[21] => sign_div_unsign_09i:divider.numerator[21]
numer[22] => sign_div_unsign_09i:divider.numerator[22]
numer[23] => sign_div_unsign_09i:divider.numerator[23]
numer[24] => sign_div_unsign_09i:divider.numerator[24]
numer[25] => sign_div_unsign_09i:divider.numerator[25]
numer[26] => sign_div_unsign_09i:divider.numerator[26]
numer[27] => sign_div_unsign_09i:divider.numerator[27]
numer[28] => sign_div_unsign_09i:divider.numerator[28]
numer[29] => sign_div_unsign_09i:divider.numerator[29]
numer[30] => sign_div_unsign_09i:divider.numerator[30]
numer[31] => sign_div_unsign_09i:divider.numerator[31]
numer[32] => sign_div_unsign_09i:divider.numerator[32]
numer[33] => sign_div_unsign_09i:divider.numerator[33]
numer[34] => sign_div_unsign_09i:divider.numerator[34]
numer[35] => sign_div_unsign_09i:divider.numerator[35]
numer[36] => sign_div_unsign_09i:divider.numerator[36]
numer[37] => sign_div_unsign_09i:divider.numerator[37]
numer[38] => sign_div_unsign_09i:divider.numerator[38]
numer[39] => sign_div_unsign_09i:divider.numerator[39]
numer[40] => sign_div_unsign_09i:divider.numerator[40]
numer[41] => sign_div_unsign_09i:divider.numerator[41]
numer[42] => sign_div_unsign_09i:divider.numerator[42]
quotient[0] <= sign_div_unsign_09i:divider.quotient[0]
quotient[1] <= sign_div_unsign_09i:divider.quotient[1]
quotient[2] <= sign_div_unsign_09i:divider.quotient[2]
quotient[3] <= sign_div_unsign_09i:divider.quotient[3]
quotient[4] <= sign_div_unsign_09i:divider.quotient[4]
quotient[5] <= sign_div_unsign_09i:divider.quotient[5]
quotient[6] <= sign_div_unsign_09i:divider.quotient[6]
quotient[7] <= sign_div_unsign_09i:divider.quotient[7]
quotient[8] <= sign_div_unsign_09i:divider.quotient[8]
quotient[9] <= sign_div_unsign_09i:divider.quotient[9]
quotient[10] <= sign_div_unsign_09i:divider.quotient[10]
quotient[11] <= sign_div_unsign_09i:divider.quotient[11]
quotient[12] <= sign_div_unsign_09i:divider.quotient[12]
quotient[13] <= sign_div_unsign_09i:divider.quotient[13]
quotient[14] <= sign_div_unsign_09i:divider.quotient[14]
quotient[15] <= sign_div_unsign_09i:divider.quotient[15]
quotient[16] <= sign_div_unsign_09i:divider.quotient[16]
quotient[17] <= sign_div_unsign_09i:divider.quotient[17]
quotient[18] <= sign_div_unsign_09i:divider.quotient[18]
quotient[19] <= sign_div_unsign_09i:divider.quotient[19]
quotient[20] <= sign_div_unsign_09i:divider.quotient[20]
quotient[21] <= sign_div_unsign_09i:divider.quotient[21]
quotient[22] <= sign_div_unsign_09i:divider.quotient[22]
quotient[23] <= sign_div_unsign_09i:divider.quotient[23]
quotient[24] <= sign_div_unsign_09i:divider.quotient[24]
quotient[25] <= sign_div_unsign_09i:divider.quotient[25]
quotient[26] <= sign_div_unsign_09i:divider.quotient[26]
quotient[27] <= sign_div_unsign_09i:divider.quotient[27]
quotient[28] <= sign_div_unsign_09i:divider.quotient[28]
quotient[29] <= sign_div_unsign_09i:divider.quotient[29]
quotient[30] <= sign_div_unsign_09i:divider.quotient[30]
quotient[31] <= sign_div_unsign_09i:divider.quotient[31]
quotient[32] <= sign_div_unsign_09i:divider.quotient[32]
quotient[33] <= sign_div_unsign_09i:divider.quotient[33]
quotient[34] <= sign_div_unsign_09i:divider.quotient[34]
quotient[35] <= sign_div_unsign_09i:divider.quotient[35]
quotient[36] <= sign_div_unsign_09i:divider.quotient[36]
quotient[37] <= sign_div_unsign_09i:divider.quotient[37]
quotient[38] <= sign_div_unsign_09i:divider.quotient[38]
quotient[39] <= sign_div_unsign_09i:divider.quotient[39]
quotient[40] <= sign_div_unsign_09i:divider.quotient[40]
quotient[41] <= sign_div_unsign_09i:divider.quotient[41]
quotient[42] <= sign_div_unsign_09i:divider.quotient[42]
remain[0] <= sign_div_unsign_09i:divider.remainder[0]
remain[1] <= sign_div_unsign_09i:divider.remainder[1]
remain[2] <= sign_div_unsign_09i:divider.remainder[2]
remain[3] <= sign_div_unsign_09i:divider.remainder[3]
remain[4] <= sign_div_unsign_09i:divider.remainder[4]
remain[5] <= sign_div_unsign_09i:divider.remainder[5]
remain[6] <= sign_div_unsign_09i:divider.remainder[6]
remain[7] <= sign_div_unsign_09i:divider.remainder[7]
remain[8] <= sign_div_unsign_09i:divider.remainder[8]
remain[9] <= sign_div_unsign_09i:divider.remainder[9]
remain[10] <= sign_div_unsign_09i:divider.remainder[10]
remain[11] <= sign_div_unsign_09i:divider.remainder[11]
remain[12] <= sign_div_unsign_09i:divider.remainder[12]
remain[13] <= sign_div_unsign_09i:divider.remainder[13]
remain[14] <= sign_div_unsign_09i:divider.remainder[14]
remain[15] <= sign_div_unsign_09i:divider.remainder[15]
remain[16] <= sign_div_unsign_09i:divider.remainder[16]
remain[17] <= sign_div_unsign_09i:divider.remainder[17]
remain[18] <= sign_div_unsign_09i:divider.remainder[18]
remain[19] <= sign_div_unsign_09i:divider.remainder[19]
remain[20] <= sign_div_unsign_09i:divider.remainder[20]
remain[21] <= sign_div_unsign_09i:divider.remainder[21]
remain[22] <= sign_div_unsign_09i:divider.remainder[22]
remain[23] <= sign_div_unsign_09i:divider.remainder[23]
remain[24] <= sign_div_unsign_09i:divider.remainder[24]
remain[25] <= sign_div_unsign_09i:divider.remainder[25]
remain[26] <= sign_div_unsign_09i:divider.remainder[26]
remain[27] <= sign_div_unsign_09i:divider.remainder[27]
remain[28] <= sign_div_unsign_09i:divider.remainder[28]
remain[29] <= sign_div_unsign_09i:divider.remainder[29]
remain[30] <= sign_div_unsign_09i:divider.remainder[30]
remain[31] <= sign_div_unsign_09i:divider.remainder[31]
remain[32] <= sign_div_unsign_09i:divider.remainder[32]
remain[33] <= sign_div_unsign_09i:divider.remainder[33]
remain[34] <= sign_div_unsign_09i:divider.remainder[34]


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|DIV27_19:DIV27_19_inst|lpm_divide:lpm_divide_component|lpm_divide_5bv:auto_generated|sign_div_unsign_09i:divider
clock => alt_u_div_pqf:divider.clock
denominator[0] => alt_u_div_pqf:divider.denominator[0]
denominator[1] => alt_u_div_pqf:divider.denominator[1]
denominator[2] => alt_u_div_pqf:divider.denominator[2]
denominator[3] => alt_u_div_pqf:divider.denominator[3]
denominator[4] => alt_u_div_pqf:divider.denominator[4]
denominator[5] => alt_u_div_pqf:divider.denominator[5]
denominator[6] => alt_u_div_pqf:divider.denominator[6]
denominator[7] => alt_u_div_pqf:divider.denominator[7]
denominator[8] => alt_u_div_pqf:divider.denominator[8]
denominator[9] => alt_u_div_pqf:divider.denominator[9]
denominator[10] => alt_u_div_pqf:divider.denominator[10]
denominator[11] => alt_u_div_pqf:divider.denominator[11]
denominator[12] => alt_u_div_pqf:divider.denominator[12]
denominator[13] => alt_u_div_pqf:divider.denominator[13]
denominator[14] => alt_u_div_pqf:divider.denominator[14]
denominator[15] => alt_u_div_pqf:divider.denominator[15]
denominator[16] => alt_u_div_pqf:divider.denominator[16]
denominator[17] => alt_u_div_pqf:divider.denominator[17]
denominator[18] => alt_u_div_pqf:divider.denominator[18]
denominator[19] => alt_u_div_pqf:divider.denominator[19]
denominator[20] => alt_u_div_pqf:divider.denominator[20]
denominator[21] => alt_u_div_pqf:divider.denominator[21]
denominator[22] => alt_u_div_pqf:divider.denominator[22]
denominator[23] => alt_u_div_pqf:divider.denominator[23]
denominator[24] => alt_u_div_pqf:divider.denominator[24]
denominator[25] => alt_u_div_pqf:divider.denominator[25]
denominator[26] => alt_u_div_pqf:divider.denominator[26]
denominator[27] => alt_u_div_pqf:divider.denominator[27]
denominator[28] => alt_u_div_pqf:divider.denominator[28]
denominator[29] => alt_u_div_pqf:divider.denominator[29]
denominator[30] => alt_u_div_pqf:divider.denominator[30]
denominator[31] => alt_u_div_pqf:divider.denominator[31]
denominator[32] => alt_u_div_pqf:divider.denominator[32]
denominator[33] => alt_u_div_pqf:divider.denominator[33]
denominator[34] => alt_u_div_pqf:divider.denominator[34]
numerator[0] => alt_u_div_pqf:divider.numerator[0]
numerator[1] => alt_u_div_pqf:divider.numerator[1]
numerator[2] => alt_u_div_pqf:divider.numerator[2]
numerator[3] => alt_u_div_pqf:divider.numerator[3]
numerator[4] => alt_u_div_pqf:divider.numerator[4]
numerator[5] => alt_u_div_pqf:divider.numerator[5]
numerator[6] => alt_u_div_pqf:divider.numerator[6]
numerator[7] => alt_u_div_pqf:divider.numerator[7]
numerator[8] => alt_u_div_pqf:divider.numerator[8]
numerator[9] => alt_u_div_pqf:divider.numerator[9]
numerator[10] => alt_u_div_pqf:divider.numerator[10]
numerator[11] => alt_u_div_pqf:divider.numerator[11]
numerator[12] => alt_u_div_pqf:divider.numerator[12]
numerator[13] => alt_u_div_pqf:divider.numerator[13]
numerator[14] => alt_u_div_pqf:divider.numerator[14]
numerator[15] => alt_u_div_pqf:divider.numerator[15]
numerator[16] => alt_u_div_pqf:divider.numerator[16]
numerator[17] => alt_u_div_pqf:divider.numerator[17]
numerator[18] => alt_u_div_pqf:divider.numerator[18]
numerator[19] => alt_u_div_pqf:divider.numerator[19]
numerator[20] => alt_u_div_pqf:divider.numerator[20]
numerator[21] => alt_u_div_pqf:divider.numerator[21]
numerator[22] => alt_u_div_pqf:divider.numerator[22]
numerator[23] => alt_u_div_pqf:divider.numerator[23]
numerator[24] => alt_u_div_pqf:divider.numerator[24]
numerator[25] => alt_u_div_pqf:divider.numerator[25]
numerator[26] => alt_u_div_pqf:divider.numerator[26]
numerator[27] => alt_u_div_pqf:divider.numerator[27]
numerator[28] => alt_u_div_pqf:divider.numerator[28]
numerator[29] => alt_u_div_pqf:divider.numerator[29]
numerator[30] => alt_u_div_pqf:divider.numerator[30]
numerator[31] => alt_u_div_pqf:divider.numerator[31]
numerator[32] => alt_u_div_pqf:divider.numerator[32]
numerator[33] => alt_u_div_pqf:divider.numerator[33]
numerator[34] => alt_u_div_pqf:divider.numerator[34]
numerator[35] => alt_u_div_pqf:divider.numerator[35]
numerator[36] => alt_u_div_pqf:divider.numerator[36]
numerator[37] => alt_u_div_pqf:divider.numerator[37]
numerator[38] => alt_u_div_pqf:divider.numerator[38]
numerator[39] => alt_u_div_pqf:divider.numerator[39]
numerator[40] => alt_u_div_pqf:divider.numerator[40]
numerator[41] => alt_u_div_pqf:divider.numerator[41]
numerator[42] => alt_u_div_pqf:divider.numerator[42]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= protect_quotient[18].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= protect_quotient[19].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= protect_quotient[20].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= protect_quotient[21].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= protect_quotient[22].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= protect_quotient[23].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= protect_quotient[24].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= protect_quotient[25].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= protect_quotient[26].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= protect_quotient[27].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= protect_quotient[28].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= protect_quotient[29].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= protect_quotient[30].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= protect_quotient[31].DB_MAX_OUTPUT_PORT_TYPE
quotient[32] <= protect_quotient[32].DB_MAX_OUTPUT_PORT_TYPE
quotient[33] <= protect_quotient[33].DB_MAX_OUTPUT_PORT_TYPE
quotient[34] <= protect_quotient[34].DB_MAX_OUTPUT_PORT_TYPE
quotient[35] <= protect_quotient[35].DB_MAX_OUTPUT_PORT_TYPE
quotient[36] <= protect_quotient[36].DB_MAX_OUTPUT_PORT_TYPE
quotient[37] <= protect_quotient[37].DB_MAX_OUTPUT_PORT_TYPE
quotient[38] <= protect_quotient[38].DB_MAX_OUTPUT_PORT_TYPE
quotient[39] <= protect_quotient[39].DB_MAX_OUTPUT_PORT_TYPE
quotient[40] <= protect_quotient[40].DB_MAX_OUTPUT_PORT_TYPE
quotient[41] <= protect_quotient[41].DB_MAX_OUTPUT_PORT_TYPE
quotient[42] <= protect_quotient[42].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= protect_remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= protect_remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= protect_remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= protect_remainder[12].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= protect_remainder[13].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= protect_remainder[14].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= protect_remainder[15].DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= protect_remainder[16].DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= protect_remainder[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= protect_remainder[18].DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= protect_remainder[19].DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= protect_remainder[20].DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= protect_remainder[21].DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= protect_remainder[22].DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= protect_remainder[23].DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= protect_remainder[24].DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= protect_remainder[25].DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= protect_remainder[26].DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= protect_remainder[27].DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= protect_remainder[28].DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= protect_remainder[29].DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= protect_remainder[30].DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= protect_remainder[31].DB_MAX_OUTPUT_PORT_TYPE
remainder[32] <= protect_remainder[32].DB_MAX_OUTPUT_PORT_TYPE
remainder[33] <= protect_remainder[33].DB_MAX_OUTPUT_PORT_TYPE
remainder[34] <= protect_remainder[34].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|DIV27_19:DIV27_19_inst|lpm_divide:lpm_divide_component|lpm_divide_5bv:auto_generated|sign_div_unsign_09i:divider|alt_u_div_pqf:divider
clock => DFFDenominator[209].CLK
clock => DFFDenominator[208].CLK
clock => DFFDenominator[207].CLK
clock => DFFDenominator[206].CLK
clock => DFFDenominator[205].CLK
clock => DFFDenominator[204].CLK
clock => DFFDenominator[203].CLK
clock => DFFDenominator[202].CLK
clock => DFFDenominator[201].CLK
clock => DFFDenominator[200].CLK
clock => DFFDenominator[199].CLK
clock => DFFDenominator[198].CLK
clock => DFFDenominator[197].CLK
clock => DFFDenominator[196].CLK
clock => DFFDenominator[195].CLK
clock => DFFDenominator[194].CLK
clock => DFFDenominator[193].CLK
clock => DFFDenominator[192].CLK
clock => DFFDenominator[191].CLK
clock => DFFDenominator[190].CLK
clock => DFFDenominator[189].CLK
clock => DFFDenominator[188].CLK
clock => DFFDenominator[187].CLK
clock => DFFDenominator[186].CLK
clock => DFFDenominator[185].CLK
clock => DFFDenominator[184].CLK
clock => DFFDenominator[183].CLK
clock => DFFDenominator[182].CLK
clock => DFFDenominator[181].CLK
clock => DFFDenominator[180].CLK
clock => DFFDenominator[179].CLK
clock => DFFDenominator[178].CLK
clock => DFFDenominator[177].CLK
clock => DFFDenominator[176].CLK
clock => DFFDenominator[175].CLK
clock => DFFDenominator[174].CLK
clock => DFFDenominator[173].CLK
clock => DFFDenominator[172].CLK
clock => DFFDenominator[171].CLK
clock => DFFDenominator[170].CLK
clock => DFFDenominator[169].CLK
clock => DFFDenominator[168].CLK
clock => DFFDenominator[167].CLK
clock => DFFDenominator[166].CLK
clock => DFFDenominator[165].CLK
clock => DFFDenominator[164].CLK
clock => DFFDenominator[163].CLK
clock => DFFDenominator[162].CLK
clock => DFFDenominator[161].CLK
clock => DFFDenominator[160].CLK
clock => DFFDenominator[159].CLK
clock => DFFDenominator[158].CLK
clock => DFFDenominator[157].CLK
clock => DFFDenominator[156].CLK
clock => DFFDenominator[155].CLK
clock => DFFDenominator[154].CLK
clock => DFFDenominator[153].CLK
clock => DFFDenominator[152].CLK
clock => DFFDenominator[151].CLK
clock => DFFDenominator[150].CLK
clock => DFFDenominator[149].CLK
clock => DFFDenominator[148].CLK
clock => DFFDenominator[147].CLK
clock => DFFDenominator[146].CLK
clock => DFFDenominator[145].CLK
clock => DFFDenominator[144].CLK
clock => DFFDenominator[143].CLK
clock => DFFDenominator[142].CLK
clock => DFFDenominator[141].CLK
clock => DFFDenominator[140].CLK
clock => DFFDenominator[139].CLK
clock => DFFDenominator[138].CLK
clock => DFFDenominator[137].CLK
clock => DFFDenominator[136].CLK
clock => DFFDenominator[135].CLK
clock => DFFDenominator[134].CLK
clock => DFFDenominator[133].CLK
clock => DFFDenominator[132].CLK
clock => DFFDenominator[131].CLK
clock => DFFDenominator[130].CLK
clock => DFFDenominator[129].CLK
clock => DFFDenominator[128].CLK
clock => DFFDenominator[127].CLK
clock => DFFDenominator[126].CLK
clock => DFFDenominator[125].CLK
clock => DFFDenominator[124].CLK
clock => DFFDenominator[123].CLK
clock => DFFDenominator[122].CLK
clock => DFFDenominator[121].CLK
clock => DFFDenominator[120].CLK
clock => DFFDenominator[119].CLK
clock => DFFDenominator[118].CLK
clock => DFFDenominator[117].CLK
clock => DFFDenominator[116].CLK
clock => DFFDenominator[115].CLK
clock => DFFDenominator[114].CLK
clock => DFFDenominator[113].CLK
clock => DFFDenominator[112].CLK
clock => DFFDenominator[111].CLK
clock => DFFDenominator[110].CLK
clock => DFFDenominator[109].CLK
clock => DFFDenominator[108].CLK
clock => DFFDenominator[107].CLK
clock => DFFDenominator[106].CLK
clock => DFFDenominator[105].CLK
clock => DFFDenominator[104].CLK
clock => DFFDenominator[103].CLK
clock => DFFDenominator[102].CLK
clock => DFFDenominator[101].CLK
clock => DFFDenominator[100].CLK
clock => DFFDenominator[99].CLK
clock => DFFDenominator[98].CLK
clock => DFFDenominator[97].CLK
clock => DFFDenominator[96].CLK
clock => DFFDenominator[95].CLK
clock => DFFDenominator[94].CLK
clock => DFFDenominator[93].CLK
clock => DFFDenominator[92].CLK
clock => DFFDenominator[91].CLK
clock => DFFDenominator[90].CLK
clock => DFFDenominator[89].CLK
clock => DFFDenominator[88].CLK
clock => DFFDenominator[87].CLK
clock => DFFDenominator[86].CLK
clock => DFFDenominator[85].CLK
clock => DFFDenominator[84].CLK
clock => DFFDenominator[83].CLK
clock => DFFDenominator[82].CLK
clock => DFFDenominator[81].CLK
clock => DFFDenominator[80].CLK
clock => DFFDenominator[79].CLK
clock => DFFDenominator[78].CLK
clock => DFFDenominator[77].CLK
clock => DFFDenominator[76].CLK
clock => DFFDenominator[75].CLK
clock => DFFDenominator[74].CLK
clock => DFFDenominator[73].CLK
clock => DFFDenominator[72].CLK
clock => DFFDenominator[71].CLK
clock => DFFDenominator[70].CLK
clock => DFFDenominator[69].CLK
clock => DFFDenominator[68].CLK
clock => DFFDenominator[67].CLK
clock => DFFDenominator[66].CLK
clock => DFFDenominator[65].CLK
clock => DFFDenominator[64].CLK
clock => DFFDenominator[63].CLK
clock => DFFDenominator[62].CLK
clock => DFFDenominator[61].CLK
clock => DFFDenominator[60].CLK
clock => DFFDenominator[59].CLK
clock => DFFDenominator[58].CLK
clock => DFFDenominator[57].CLK
clock => DFFDenominator[56].CLK
clock => DFFDenominator[55].CLK
clock => DFFDenominator[54].CLK
clock => DFFDenominator[53].CLK
clock => DFFDenominator[52].CLK
clock => DFFDenominator[51].CLK
clock => DFFDenominator[50].CLK
clock => DFFDenominator[49].CLK
clock => DFFDenominator[48].CLK
clock => DFFDenominator[47].CLK
clock => DFFDenominator[46].CLK
clock => DFFDenominator[45].CLK
clock => DFFDenominator[44].CLK
clock => DFFDenominator[43].CLK
clock => DFFDenominator[42].CLK
clock => DFFDenominator[41].CLK
clock => DFFDenominator[40].CLK
clock => DFFDenominator[39].CLK
clock => DFFDenominator[38].CLK
clock => DFFDenominator[37].CLK
clock => DFFDenominator[36].CLK
clock => DFFDenominator[35].CLK
clock => DFFDenominator[34].CLK
clock => DFFDenominator[33].CLK
clock => DFFDenominator[32].CLK
clock => DFFDenominator[31].CLK
clock => DFFDenominator[30].CLK
clock => DFFDenominator[29].CLK
clock => DFFDenominator[28].CLK
clock => DFFDenominator[27].CLK
clock => DFFDenominator[26].CLK
clock => DFFDenominator[25].CLK
clock => DFFDenominator[24].CLK
clock => DFFDenominator[23].CLK
clock => DFFDenominator[22].CLK
clock => DFFDenominator[21].CLK
clock => DFFDenominator[20].CLK
clock => DFFDenominator[19].CLK
clock => DFFDenominator[18].CLK
clock => DFFDenominator[17].CLK
clock => DFFDenominator[16].CLK
clock => DFFDenominator[15].CLK
clock => DFFDenominator[14].CLK
clock => DFFDenominator[13].CLK
clock => DFFDenominator[12].CLK
clock => DFFDenominator[11].CLK
clock => DFFDenominator[10].CLK
clock => DFFDenominator[9].CLK
clock => DFFDenominator[8].CLK
clock => DFFDenominator[7].CLK
clock => DFFDenominator[6].CLK
clock => DFFDenominator[5].CLK
clock => DFFDenominator[4].CLK
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[257].CLK
clock => DFFNumerator[256].CLK
clock => DFFNumerator[255].CLK
clock => DFFNumerator[254].CLK
clock => DFFNumerator[253].CLK
clock => DFFNumerator[252].CLK
clock => DFFNumerator[251].CLK
clock => DFFNumerator[250].CLK
clock => DFFNumerator[249].CLK
clock => DFFNumerator[248].CLK
clock => DFFNumerator[247].CLK
clock => DFFNumerator[246].CLK
clock => DFFNumerator[245].CLK
clock => DFFNumerator[244].CLK
clock => DFFNumerator[243].CLK
clock => DFFNumerator[242].CLK
clock => DFFNumerator[241].CLK
clock => DFFNumerator[240].CLK
clock => DFFNumerator[239].CLK
clock => DFFNumerator[238].CLK
clock => DFFNumerator[237].CLK
clock => DFFNumerator[236].CLK
clock => DFFNumerator[235].CLK
clock => DFFNumerator[234].CLK
clock => DFFNumerator[233].CLK
clock => DFFNumerator[232].CLK
clock => DFFNumerator[231].CLK
clock => DFFNumerator[230].CLK
clock => DFFNumerator[229].CLK
clock => DFFNumerator[228].CLK
clock => DFFNumerator[227].CLK
clock => DFFNumerator[226].CLK
clock => DFFNumerator[225].CLK
clock => DFFNumerator[224].CLK
clock => DFFNumerator[223].CLK
clock => DFFNumerator[222].CLK
clock => DFFNumerator[221].CLK
clock => DFFNumerator[220].CLK
clock => DFFNumerator[219].CLK
clock => DFFNumerator[218].CLK
clock => DFFNumerator[217].CLK
clock => DFFNumerator[216].CLK
clock => DFFNumerator[215].CLK
clock => DFFNumerator[214].CLK
clock => DFFNumerator[213].CLK
clock => DFFNumerator[212].CLK
clock => DFFNumerator[211].CLK
clock => DFFNumerator[210].CLK
clock => DFFNumerator[209].CLK
clock => DFFNumerator[208].CLK
clock => DFFNumerator[207].CLK
clock => DFFNumerator[206].CLK
clock => DFFNumerator[205].CLK
clock => DFFNumerator[204].CLK
clock => DFFNumerator[203].CLK
clock => DFFNumerator[202].CLK
clock => DFFNumerator[201].CLK
clock => DFFNumerator[200].CLK
clock => DFFNumerator[199].CLK
clock => DFFNumerator[198].CLK
clock => DFFNumerator[197].CLK
clock => DFFNumerator[196].CLK
clock => DFFNumerator[195].CLK
clock => DFFNumerator[194].CLK
clock => DFFNumerator[193].CLK
clock => DFFNumerator[192].CLK
clock => DFFNumerator[191].CLK
clock => DFFNumerator[190].CLK
clock => DFFNumerator[189].CLK
clock => DFFNumerator[188].CLK
clock => DFFNumerator[187].CLK
clock => DFFNumerator[186].CLK
clock => DFFNumerator[185].CLK
clock => DFFNumerator[184].CLK
clock => DFFNumerator[183].CLK
clock => DFFNumerator[182].CLK
clock => DFFNumerator[181].CLK
clock => DFFNumerator[180].CLK
clock => DFFNumerator[179].CLK
clock => DFFNumerator[178].CLK
clock => DFFNumerator[177].CLK
clock => DFFNumerator[176].CLK
clock => DFFNumerator[175].CLK
clock => DFFNumerator[174].CLK
clock => DFFNumerator[173].CLK
clock => DFFNumerator[172].CLK
clock => DFFNumerator[171].CLK
clock => DFFNumerator[170].CLK
clock => DFFNumerator[169].CLK
clock => DFFNumerator[168].CLK
clock => DFFNumerator[167].CLK
clock => DFFNumerator[166].CLK
clock => DFFNumerator[165].CLK
clock => DFFNumerator[164].CLK
clock => DFFNumerator[163].CLK
clock => DFFNumerator[162].CLK
clock => DFFNumerator[161].CLK
clock => DFFNumerator[160].CLK
clock => DFFNumerator[159].CLK
clock => DFFNumerator[158].CLK
clock => DFFNumerator[157].CLK
clock => DFFNumerator[156].CLK
clock => DFFNumerator[155].CLK
clock => DFFNumerator[154].CLK
clock => DFFNumerator[153].CLK
clock => DFFNumerator[152].CLK
clock => DFFNumerator[151].CLK
clock => DFFNumerator[150].CLK
clock => DFFNumerator[149].CLK
clock => DFFNumerator[148].CLK
clock => DFFNumerator[147].CLK
clock => DFFNumerator[146].CLK
clock => DFFNumerator[145].CLK
clock => DFFNumerator[144].CLK
clock => DFFNumerator[143].CLK
clock => DFFNumerator[142].CLK
clock => DFFNumerator[141].CLK
clock => DFFNumerator[140].CLK
clock => DFFNumerator[139].CLK
clock => DFFNumerator[138].CLK
clock => DFFNumerator[137].CLK
clock => DFFNumerator[136].CLK
clock => DFFNumerator[135].CLK
clock => DFFNumerator[134].CLK
clock => DFFNumerator[133].CLK
clock => DFFNumerator[132].CLK
clock => DFFNumerator[131].CLK
clock => DFFNumerator[130].CLK
clock => DFFNumerator[129].CLK
clock => DFFNumerator[128].CLK
clock => DFFNumerator[127].CLK
clock => DFFNumerator[126].CLK
clock => DFFNumerator[125].CLK
clock => DFFNumerator[124].CLK
clock => DFFNumerator[123].CLK
clock => DFFNumerator[122].CLK
clock => DFFNumerator[121].CLK
clock => DFFNumerator[120].CLK
clock => DFFNumerator[119].CLK
clock => DFFNumerator[118].CLK
clock => DFFNumerator[117].CLK
clock => DFFNumerator[116].CLK
clock => DFFNumerator[115].CLK
clock => DFFNumerator[114].CLK
clock => DFFNumerator[113].CLK
clock => DFFNumerator[112].CLK
clock => DFFNumerator[111].CLK
clock => DFFNumerator[110].CLK
clock => DFFNumerator[109].CLK
clock => DFFNumerator[108].CLK
clock => DFFNumerator[107].CLK
clock => DFFNumerator[106].CLK
clock => DFFNumerator[105].CLK
clock => DFFNumerator[104].CLK
clock => DFFNumerator[103].CLK
clock => DFFNumerator[102].CLK
clock => DFFNumerator[101].CLK
clock => DFFNumerator[100].CLK
clock => DFFNumerator[99].CLK
clock => DFFNumerator[98].CLK
clock => DFFNumerator[97].CLK
clock => DFFNumerator[96].CLK
clock => DFFNumerator[95].CLK
clock => DFFNumerator[94].CLK
clock => DFFNumerator[93].CLK
clock => DFFNumerator[92].CLK
clock => DFFNumerator[91].CLK
clock => DFFNumerator[90].CLK
clock => DFFNumerator[89].CLK
clock => DFFNumerator[88].CLK
clock => DFFNumerator[87].CLK
clock => DFFNumerator[86].CLK
clock => DFFNumerator[85].CLK
clock => DFFNumerator[84].CLK
clock => DFFNumerator[83].CLK
clock => DFFNumerator[82].CLK
clock => DFFNumerator[81].CLK
clock => DFFNumerator[80].CLK
clock => DFFNumerator[79].CLK
clock => DFFNumerator[78].CLK
clock => DFFNumerator[77].CLK
clock => DFFNumerator[76].CLK
clock => DFFNumerator[75].CLK
clock => DFFNumerator[74].CLK
clock => DFFNumerator[73].CLK
clock => DFFNumerator[72].CLK
clock => DFFNumerator[71].CLK
clock => DFFNumerator[70].CLK
clock => DFFNumerator[69].CLK
clock => DFFNumerator[68].CLK
clock => DFFNumerator[67].CLK
clock => DFFNumerator[66].CLK
clock => DFFNumerator[65].CLK
clock => DFFNumerator[64].CLK
clock => DFFNumerator[63].CLK
clock => DFFNumerator[62].CLK
clock => DFFNumerator[61].CLK
clock => DFFNumerator[60].CLK
clock => DFFNumerator[59].CLK
clock => DFFNumerator[58].CLK
clock => DFFNumerator[57].CLK
clock => DFFNumerator[56].CLK
clock => DFFNumerator[55].CLK
clock => DFFNumerator[54].CLK
clock => DFFNumerator[53].CLK
clock => DFFNumerator[52].CLK
clock => DFFNumerator[51].CLK
clock => DFFNumerator[50].CLK
clock => DFFNumerator[49].CLK
clock => DFFNumerator[48].CLK
clock => DFFNumerator[47].CLK
clock => DFFNumerator[46].CLK
clock => DFFNumerator[45].CLK
clock => DFFNumerator[44].CLK
clock => DFFNumerator[43].CLK
clock => DFFNumerator[42].CLK
clock => DFFNumerator[41].CLK
clock => DFFNumerator[40].CLK
clock => DFFNumerator[39].CLK
clock => DFFNumerator[38].CLK
clock => DFFNumerator[37].CLK
clock => DFFNumerator[36].CLK
clock => DFFNumerator[35].CLK
clock => DFFNumerator[34].CLK
clock => DFFNumerator[33].CLK
clock => DFFNumerator[32].CLK
clock => DFFNumerator[31].CLK
clock => DFFNumerator[30].CLK
clock => DFFNumerator[29].CLK
clock => DFFNumerator[28].CLK
clock => DFFNumerator[27].CLK
clock => DFFNumerator[26].CLK
clock => DFFNumerator[25].CLK
clock => DFFNumerator[24].CLK
clock => DFFNumerator[23].CLK
clock => DFFNumerator[22].CLK
clock => DFFNumerator[21].CLK
clock => DFFNumerator[20].CLK
clock => DFFNumerator[19].CLK
clock => DFFNumerator[18].CLK
clock => DFFNumerator[17].CLK
clock => DFFNumerator[16].CLK
clock => DFFNumerator[15].CLK
clock => DFFNumerator[14].CLK
clock => DFFNumerator[13].CLK
clock => DFFNumerator[12].CLK
clock => DFFNumerator[11].CLK
clock => DFFNumerator[10].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[257].CLK
clock => DFFQuotient[256].CLK
clock => DFFQuotient[255].CLK
clock => DFFQuotient[254].CLK
clock => DFFQuotient[253].CLK
clock => DFFQuotient[252].CLK
clock => DFFQuotient[251].CLK
clock => DFFQuotient[250].CLK
clock => DFFQuotient[249].CLK
clock => DFFQuotient[248].CLK
clock => DFFQuotient[247].CLK
clock => DFFQuotient[246].CLK
clock => DFFQuotient[245].CLK
clock => DFFQuotient[244].CLK
clock => DFFQuotient[243].CLK
clock => DFFQuotient[242].CLK
clock => DFFQuotient[241].CLK
clock => DFFQuotient[240].CLK
clock => DFFQuotient[239].CLK
clock => DFFQuotient[238].CLK
clock => DFFQuotient[237].CLK
clock => DFFQuotient[236].CLK
clock => DFFQuotient[235].CLK
clock => DFFQuotient[234].CLK
clock => DFFQuotient[233].CLK
clock => DFFQuotient[232].CLK
clock => DFFQuotient[231].CLK
clock => DFFQuotient[230].CLK
clock => DFFQuotient[229].CLK
clock => DFFQuotient[228].CLK
clock => DFFQuotient[227].CLK
clock => DFFQuotient[226].CLK
clock => DFFQuotient[225].CLK
clock => DFFQuotient[224].CLK
clock => DFFQuotient[223].CLK
clock => DFFQuotient[222].CLK
clock => DFFQuotient[221].CLK
clock => DFFQuotient[220].CLK
clock => DFFQuotient[219].CLK
clock => DFFQuotient[218].CLK
clock => DFFQuotient[217].CLK
clock => DFFQuotient[216].CLK
clock => DFFQuotient[215].CLK
clock => DFFQuotient[214].CLK
clock => DFFQuotient[213].CLK
clock => DFFQuotient[212].CLK
clock => DFFQuotient[211].CLK
clock => DFFQuotient[210].CLK
clock => DFFQuotient[209].CLK
clock => DFFQuotient[208].CLK
clock => DFFQuotient[207].CLK
clock => DFFQuotient[206].CLK
clock => DFFQuotient[205].CLK
clock => DFFQuotient[204].CLK
clock => DFFQuotient[203].CLK
clock => DFFQuotient[202].CLK
clock => DFFQuotient[201].CLK
clock => DFFQuotient[200].CLK
clock => DFFQuotient[199].CLK
clock => DFFQuotient[198].CLK
clock => DFFQuotient[197].CLK
clock => DFFQuotient[196].CLK
clock => DFFQuotient[195].CLK
clock => DFFQuotient[194].CLK
clock => DFFQuotient[193].CLK
clock => DFFQuotient[192].CLK
clock => DFFQuotient[191].CLK
clock => DFFQuotient[190].CLK
clock => DFFQuotient[189].CLK
clock => DFFQuotient[188].CLK
clock => DFFQuotient[187].CLK
clock => DFFQuotient[186].CLK
clock => DFFQuotient[185].CLK
clock => DFFQuotient[184].CLK
clock => DFFQuotient[183].CLK
clock => DFFQuotient[182].CLK
clock => DFFQuotient[181].CLK
clock => DFFQuotient[180].CLK
clock => DFFQuotient[179].CLK
clock => DFFQuotient[178].CLK
clock => DFFQuotient[177].CLK
clock => DFFQuotient[176].CLK
clock => DFFQuotient[175].CLK
clock => DFFQuotient[174].CLK
clock => DFFQuotient[173].CLK
clock => DFFQuotient[172].CLK
clock => DFFQuotient[171].CLK
clock => DFFQuotient[170].CLK
clock => DFFQuotient[169].CLK
clock => DFFQuotient[168].CLK
clock => DFFQuotient[167].CLK
clock => DFFQuotient[166].CLK
clock => DFFQuotient[165].CLK
clock => DFFQuotient[164].CLK
clock => DFFQuotient[163].CLK
clock => DFFQuotient[162].CLK
clock => DFFQuotient[161].CLK
clock => DFFQuotient[160].CLK
clock => DFFQuotient[159].CLK
clock => DFFQuotient[158].CLK
clock => DFFQuotient[157].CLK
clock => DFFQuotient[156].CLK
clock => DFFQuotient[155].CLK
clock => DFFQuotient[154].CLK
clock => DFFQuotient[153].CLK
clock => DFFQuotient[152].CLK
clock => DFFQuotient[151].CLK
clock => DFFQuotient[150].CLK
clock => DFFQuotient[149].CLK
clock => DFFQuotient[148].CLK
clock => DFFQuotient[147].CLK
clock => DFFQuotient[146].CLK
clock => DFFQuotient[145].CLK
clock => DFFQuotient[144].CLK
clock => DFFQuotient[143].CLK
clock => DFFQuotient[142].CLK
clock => DFFQuotient[141].CLK
clock => DFFQuotient[140].CLK
clock => DFFQuotient[139].CLK
clock => DFFQuotient[138].CLK
clock => DFFQuotient[137].CLK
clock => DFFQuotient[136].CLK
clock => DFFQuotient[135].CLK
clock => DFFQuotient[134].CLK
clock => DFFQuotient[133].CLK
clock => DFFQuotient[132].CLK
clock => DFFQuotient[131].CLK
clock => DFFQuotient[130].CLK
clock => DFFQuotient[129].CLK
clock => DFFQuotient[128].CLK
clock => DFFQuotient[127].CLK
clock => DFFQuotient[126].CLK
clock => DFFQuotient[125].CLK
clock => DFFQuotient[124].CLK
clock => DFFQuotient[123].CLK
clock => DFFQuotient[122].CLK
clock => DFFQuotient[121].CLK
clock => DFFQuotient[120].CLK
clock => DFFQuotient[119].CLK
clock => DFFQuotient[118].CLK
clock => DFFQuotient[117].CLK
clock => DFFQuotient[116].CLK
clock => DFFQuotient[115].CLK
clock => DFFQuotient[114].CLK
clock => DFFQuotient[113].CLK
clock => DFFQuotient[112].CLK
clock => DFFQuotient[111].CLK
clock => DFFQuotient[110].CLK
clock => DFFQuotient[109].CLK
clock => DFFQuotient[108].CLK
clock => DFFQuotient[107].CLK
clock => DFFQuotient[106].CLK
clock => DFFQuotient[105].CLK
clock => DFFQuotient[104].CLK
clock => DFFQuotient[103].CLK
clock => DFFQuotient[102].CLK
clock => DFFQuotient[101].CLK
clock => DFFQuotient[100].CLK
clock => DFFQuotient[99].CLK
clock => DFFQuotient[98].CLK
clock => DFFQuotient[97].CLK
clock => DFFQuotient[96].CLK
clock => DFFQuotient[95].CLK
clock => DFFQuotient[94].CLK
clock => DFFQuotient[93].CLK
clock => DFFQuotient[92].CLK
clock => DFFQuotient[91].CLK
clock => DFFQuotient[90].CLK
clock => DFFQuotient[89].CLK
clock => DFFQuotient[88].CLK
clock => DFFQuotient[87].CLK
clock => DFFQuotient[86].CLK
clock => DFFQuotient[85].CLK
clock => DFFQuotient[84].CLK
clock => DFFQuotient[83].CLK
clock => DFFQuotient[82].CLK
clock => DFFQuotient[81].CLK
clock => DFFQuotient[80].CLK
clock => DFFQuotient[79].CLK
clock => DFFQuotient[78].CLK
clock => DFFQuotient[77].CLK
clock => DFFQuotient[76].CLK
clock => DFFQuotient[75].CLK
clock => DFFQuotient[74].CLK
clock => DFFQuotient[73].CLK
clock => DFFQuotient[72].CLK
clock => DFFQuotient[71].CLK
clock => DFFQuotient[70].CLK
clock => DFFQuotient[69].CLK
clock => DFFQuotient[68].CLK
clock => DFFQuotient[67].CLK
clock => DFFQuotient[66].CLK
clock => DFFQuotient[65].CLK
clock => DFFQuotient[64].CLK
clock => DFFQuotient[63].CLK
clock => DFFQuotient[62].CLK
clock => DFFQuotient[61].CLK
clock => DFFQuotient[60].CLK
clock => DFFQuotient[59].CLK
clock => DFFQuotient[58].CLK
clock => DFFQuotient[57].CLK
clock => DFFQuotient[56].CLK
clock => DFFQuotient[55].CLK
clock => DFFQuotient[54].CLK
clock => DFFQuotient[53].CLK
clock => DFFQuotient[52].CLK
clock => DFFQuotient[51].CLK
clock => DFFQuotient[50].CLK
clock => DFFQuotient[49].CLK
clock => DFFQuotient[48].CLK
clock => DFFQuotient[47].CLK
clock => DFFQuotient[46].CLK
clock => DFFQuotient[45].CLK
clock => DFFQuotient[44].CLK
clock => DFFQuotient[43].CLK
clock => DFFQuotient[42].CLK
clock => DFFQuotient[41].CLK
clock => DFFQuotient[40].CLK
clock => DFFQuotient[39].CLK
clock => DFFQuotient[38].CLK
clock => DFFQuotient[37].CLK
clock => DFFQuotient[36].CLK
clock => DFFQuotient[35].CLK
clock => DFFQuotient[34].CLK
clock => DFFQuotient[33].CLK
clock => DFFQuotient[32].CLK
clock => DFFQuotient[31].CLK
clock => DFFQuotient[30].CLK
clock => DFFQuotient[29].CLK
clock => DFFQuotient[28].CLK
clock => DFFQuotient[27].CLK
clock => DFFQuotient[26].CLK
clock => DFFQuotient[25].CLK
clock => DFFQuotient[24].CLK
clock => DFFQuotient[23].CLK
clock => DFFQuotient[22].CLK
clock => DFFQuotient[21].CLK
clock => DFFQuotient[20].CLK
clock => DFFQuotient[19].CLK
clock => DFFQuotient[18].CLK
clock => DFFQuotient[17].CLK
clock => DFFQuotient[16].CLK
clock => DFFQuotient[15].CLK
clock => DFFQuotient[14].CLK
clock => DFFQuotient[13].CLK
clock => DFFQuotient[12].CLK
clock => DFFQuotient[11].CLK
clock => DFFQuotient[10].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[215].CLK
clock => DFFStage[214].CLK
clock => DFFStage[213].CLK
clock => DFFStage[212].CLK
clock => DFFStage[211].CLK
clock => DFFStage[210].CLK
clock => DFFStage[209].CLK
clock => DFFStage[208].CLK
clock => DFFStage[207].CLK
clock => DFFStage[206].CLK
clock => DFFStage[205].CLK
clock => DFFStage[204].CLK
clock => DFFStage[203].CLK
clock => DFFStage[202].CLK
clock => DFFStage[201].CLK
clock => DFFStage[200].CLK
clock => DFFStage[199].CLK
clock => DFFStage[198].CLK
clock => DFFStage[197].CLK
clock => DFFStage[196].CLK
clock => DFFStage[195].CLK
clock => DFFStage[194].CLK
clock => DFFStage[193].CLK
clock => DFFStage[192].CLK
clock => DFFStage[191].CLK
clock => DFFStage[190].CLK
clock => DFFStage[189].CLK
clock => DFFStage[188].CLK
clock => DFFStage[187].CLK
clock => DFFStage[186].CLK
clock => DFFStage[185].CLK
clock => DFFStage[184].CLK
clock => DFFStage[183].CLK
clock => DFFStage[182].CLK
clock => DFFStage[181].CLK
clock => DFFStage[180].CLK
clock => DFFStage[179].CLK
clock => DFFStage[178].CLK
clock => DFFStage[177].CLK
clock => DFFStage[176].CLK
clock => DFFStage[175].CLK
clock => DFFStage[174].CLK
clock => DFFStage[173].CLK
clock => DFFStage[172].CLK
clock => DFFStage[171].CLK
clock => DFFStage[170].CLK
clock => DFFStage[169].CLK
clock => DFFStage[168].CLK
clock => DFFStage[167].CLK
clock => DFFStage[166].CLK
clock => DFFStage[165].CLK
clock => DFFStage[164].CLK
clock => DFFStage[163].CLK
clock => DFFStage[162].CLK
clock => DFFStage[161].CLK
clock => DFFStage[160].CLK
clock => DFFStage[159].CLK
clock => DFFStage[158].CLK
clock => DFFStage[157].CLK
clock => DFFStage[156].CLK
clock => DFFStage[155].CLK
clock => DFFStage[154].CLK
clock => DFFStage[153].CLK
clock => DFFStage[152].CLK
clock => DFFStage[151].CLK
clock => DFFStage[150].CLK
clock => DFFStage[149].CLK
clock => DFFStage[148].CLK
clock => DFFStage[147].CLK
clock => DFFStage[146].CLK
clock => DFFStage[145].CLK
clock => DFFStage[144].CLK
clock => DFFStage[143].CLK
clock => DFFStage[142].CLK
clock => DFFStage[141].CLK
clock => DFFStage[140].CLK
clock => DFFStage[139].CLK
clock => DFFStage[138].CLK
clock => DFFStage[137].CLK
clock => DFFStage[136].CLK
clock => DFFStage[135].CLK
clock => DFFStage[134].CLK
clock => DFFStage[133].CLK
clock => DFFStage[132].CLK
clock => DFFStage[131].CLK
clock => DFFStage[130].CLK
clock => DFFStage[129].CLK
clock => DFFStage[128].CLK
clock => DFFStage[127].CLK
clock => DFFStage[126].CLK
clock => DFFStage[125].CLK
clock => DFFStage[124].CLK
clock => DFFStage[123].CLK
clock => DFFStage[122].CLK
clock => DFFStage[121].CLK
clock => DFFStage[120].CLK
clock => DFFStage[119].CLK
clock => DFFStage[118].CLK
clock => DFFStage[117].CLK
clock => DFFStage[116].CLK
clock => DFFStage[115].CLK
clock => DFFStage[114].CLK
clock => DFFStage[113].CLK
clock => DFFStage[112].CLK
clock => DFFStage[111].CLK
clock => DFFStage[110].CLK
clock => DFFStage[109].CLK
clock => DFFStage[108].CLK
clock => DFFStage[107].CLK
clock => DFFStage[106].CLK
clock => DFFStage[105].CLK
clock => DFFStage[104].CLK
clock => DFFStage[103].CLK
clock => DFFStage[102].CLK
clock => DFFStage[101].CLK
clock => DFFStage[100].CLK
clock => DFFStage[99].CLK
clock => DFFStage[98].CLK
clock => DFFStage[97].CLK
clock => DFFStage[96].CLK
clock => DFFStage[95].CLK
clock => DFFStage[94].CLK
clock => DFFStage[93].CLK
clock => DFFStage[92].CLK
clock => DFFStage[91].CLK
clock => DFFStage[90].CLK
clock => DFFStage[89].CLK
clock => DFFStage[88].CLK
clock => DFFStage[87].CLK
clock => DFFStage[86].CLK
clock => DFFStage[85].CLK
clock => DFFStage[84].CLK
clock => DFFStage[83].CLK
clock => DFFStage[82].CLK
clock => DFFStage[81].CLK
clock => DFFStage[80].CLK
clock => DFFStage[79].CLK
clock => DFFStage[78].CLK
clock => DFFStage[77].CLK
clock => DFFStage[76].CLK
clock => DFFStage[75].CLK
clock => DFFStage[74].CLK
clock => DFFStage[73].CLK
clock => DFFStage[72].CLK
clock => DFFStage[71].CLK
clock => DFFStage[70].CLK
clock => DFFStage[69].CLK
clock => DFFStage[68].CLK
clock => DFFStage[67].CLK
clock => DFFStage[66].CLK
clock => DFFStage[65].CLK
clock => DFFStage[64].CLK
clock => DFFStage[63].CLK
clock => DFFStage[62].CLK
clock => DFFStage[61].CLK
clock => DFFStage[60].CLK
clock => DFFStage[59].CLK
clock => DFFStage[58].CLK
clock => DFFStage[57].CLK
clock => DFFStage[56].CLK
clock => DFFStage[55].CLK
clock => DFFStage[54].CLK
clock => DFFStage[53].CLK
clock => DFFStage[52].CLK
clock => DFFStage[51].CLK
clock => DFFStage[50].CLK
clock => DFFStage[49].CLK
clock => DFFStage[48].CLK
clock => DFFStage[47].CLK
clock => DFFStage[46].CLK
clock => DFFStage[45].CLK
clock => DFFStage[44].CLK
clock => DFFStage[43].CLK
clock => DFFStage[42].CLK
clock => DFFStage[41].CLK
clock => DFFStage[40].CLK
clock => DFFStage[39].CLK
clock => DFFStage[38].CLK
clock => DFFStage[37].CLK
clock => DFFStage[36].CLK
clock => DFFStage[35].CLK
clock => DFFStage[34].CLK
clock => DFFStage[33].CLK
clock => DFFStage[32].CLK
clock => DFFStage[31].CLK
clock => DFFStage[30].CLK
clock => DFFStage[29].CLK
clock => DFFStage[28].CLK
clock => DFFStage[27].CLK
clock => DFFStage[26].CLK
clock => DFFStage[25].CLK
clock => DFFStage[24].CLK
clock => DFFStage[23].CLK
clock => DFFStage[22].CLK
clock => DFFStage[21].CLK
clock => DFFStage[20].CLK
clock => DFFStage[19].CLK
clock => DFFStage[18].CLK
clock => DFFStage[17].CLK
clock => DFFStage[16].CLK
clock => DFFStage[15].CLK
clock => DFFStage[14].CLK
clock => DFFStage[13].CLK
clock => DFFStage[12].CLK
clock => DFFStage[11].CLK
clock => DFFStage[10].CLK
clock => DFFStage[9].CLK
clock => DFFStage[8].CLK
clock => DFFStage[7].CLK
clock => DFFStage[6].CLK
clock => DFFStage[5].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => add_sub_unc:add_sub_0.datab[0]
denominator[0] => add_sub_vnc:add_sub_1.datab[0]
denominator[0] => op_11.IN8
denominator[0] => op_22.IN10
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => add_sub_vnc:add_sub_1.datab[1]
denominator[1] => sel[35].IN1
denominator[1] => sel[70].IN1
denominator[1] => op_11.IN6
denominator[1] => sel[105].IN1
denominator[1] => op_22.IN8
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[36].IN1
denominator[2] => sel[71].IN1
denominator[2] => op_11.IN4
denominator[2] => sel[106].IN1
denominator[2] => op_22.IN6
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[37].IN1
denominator[3] => sel[72].IN1
denominator[3] => sel[107].IN1
denominator[3] => op_22.IN4
denominator[4] => DFFDenominator[4].DATAIN
denominator[4] => sel[3].IN1
denominator[4] => sel[38].IN1
denominator[4] => sel[73].IN1
denominator[4] => sel[108].IN1
denominator[5] => DFFDenominator[5].DATAIN
denominator[5] => sel[4].IN1
denominator[5] => sel[39].IN1
denominator[5] => sel[74].IN1
denominator[5] => sel[109].IN1
denominator[6] => DFFDenominator[6].DATAIN
denominator[6] => sel[5].IN1
denominator[6] => sel[40].IN1
denominator[6] => sel[75].IN1
denominator[6] => sel[110].IN1
denominator[7] => DFFDenominator[7].DATAIN
denominator[7] => sel[6].IN1
denominator[7] => sel[41].IN1
denominator[7] => sel[76].IN1
denominator[7] => sel[111].IN1
denominator[8] => DFFDenominator[8].DATAIN
denominator[8] => sel[7].IN1
denominator[8] => sel[42].IN1
denominator[8] => sel[77].IN1
denominator[8] => sel[112].IN1
denominator[9] => DFFDenominator[9].DATAIN
denominator[9] => sel[8].IN1
denominator[9] => sel[43].IN1
denominator[9] => sel[78].IN1
denominator[9] => sel[113].IN1
denominator[10] => DFFDenominator[10].DATAIN
denominator[10] => sel[9].IN1
denominator[10] => sel[44].IN1
denominator[10] => sel[79].IN1
denominator[10] => sel[114].IN1
denominator[11] => DFFDenominator[11].DATAIN
denominator[11] => sel[10].IN1
denominator[11] => sel[45].IN1
denominator[11] => sel[80].IN1
denominator[11] => sel[115].IN1
denominator[12] => DFFDenominator[12].DATAIN
denominator[12] => sel[11].IN1
denominator[12] => sel[46].IN1
denominator[12] => sel[81].IN1
denominator[12] => sel[116].IN1
denominator[13] => DFFDenominator[13].DATAIN
denominator[13] => sel[12].IN1
denominator[13] => sel[47].IN1
denominator[13] => sel[82].IN1
denominator[13] => sel[117].IN1
denominator[14] => DFFDenominator[14].DATAIN
denominator[14] => sel[13].IN1
denominator[14] => sel[48].IN1
denominator[14] => sel[83].IN1
denominator[14] => sel[118].IN1
denominator[15] => DFFDenominator[15].DATAIN
denominator[15] => sel[14].IN1
denominator[15] => sel[49].IN1
denominator[15] => sel[84].IN1
denominator[15] => sel[119].IN1
denominator[16] => DFFDenominator[16].DATAIN
denominator[16] => sel[15].IN1
denominator[16] => sel[50].IN1
denominator[16] => sel[85].IN1
denominator[16] => sel[120].IN1
denominator[17] => DFFDenominator[17].DATAIN
denominator[17] => sel[16].IN1
denominator[17] => sel[51].IN1
denominator[17] => sel[86].IN1
denominator[17] => sel[121].IN1
denominator[18] => DFFDenominator[18].DATAIN
denominator[18] => sel[17].IN1
denominator[18] => sel[52].IN1
denominator[18] => sel[87].IN1
denominator[18] => sel[122].IN1
denominator[19] => DFFDenominator[19].DATAIN
denominator[19] => sel[18].IN1
denominator[19] => sel[53].IN1
denominator[19] => sel[88].IN1
denominator[19] => sel[123].IN1
denominator[20] => DFFDenominator[20].DATAIN
denominator[20] => sel[19].IN1
denominator[20] => sel[54].IN1
denominator[20] => sel[89].IN1
denominator[20] => sel[124].IN1
denominator[21] => DFFDenominator[21].DATAIN
denominator[21] => sel[20].IN1
denominator[21] => sel[55].IN1
denominator[21] => sel[90].IN1
denominator[21] => sel[125].IN1
denominator[22] => DFFDenominator[22].DATAIN
denominator[22] => sel[21].IN1
denominator[22] => sel[56].IN1
denominator[22] => sel[91].IN1
denominator[22] => sel[126].IN1
denominator[23] => DFFDenominator[23].DATAIN
denominator[23] => sel[22].IN1
denominator[23] => sel[57].IN1
denominator[23] => sel[92].IN1
denominator[23] => sel[127].IN1
denominator[24] => DFFDenominator[24].DATAIN
denominator[24] => sel[23].IN1
denominator[24] => sel[58].IN1
denominator[24] => sel[93].IN1
denominator[24] => sel[128].IN1
denominator[25] => DFFDenominator[25].DATAIN
denominator[25] => sel[24].IN1
denominator[25] => sel[59].IN1
denominator[25] => sel[94].IN1
denominator[25] => sel[129].IN1
denominator[26] => DFFDenominator[26].DATAIN
denominator[26] => sel[25].IN1
denominator[26] => sel[60].IN1
denominator[26] => sel[95].IN1
denominator[26] => sel[130].IN1
denominator[27] => DFFDenominator[27].DATAIN
denominator[27] => sel[26].IN1
denominator[27] => sel[61].IN1
denominator[27] => sel[96].IN1
denominator[27] => sel[131].IN1
denominator[28] => DFFDenominator[28].DATAIN
denominator[28] => sel[27].IN1
denominator[28] => sel[62].IN1
denominator[28] => sel[97].IN1
denominator[28] => sel[132].IN1
denominator[29] => DFFDenominator[29].DATAIN
denominator[29] => sel[28].IN1
denominator[29] => sel[63].IN1
denominator[29] => sel[98].IN1
denominator[29] => sel[133].IN1
denominator[30] => DFFDenominator[30].DATAIN
denominator[30] => sel[29].IN1
denominator[30] => sel[64].IN1
denominator[30] => sel[99].IN1
denominator[30] => sel[134].IN1
denominator[31] => DFFDenominator[31].DATAIN
denominator[31] => sel[30].IN1
denominator[31] => sel[65].IN1
denominator[31] => sel[100].IN1
denominator[31] => sel[135].IN1
denominator[32] => DFFDenominator[32].DATAIN
denominator[32] => sel[31].IN1
denominator[32] => sel[66].IN1
denominator[32] => sel[101].IN1
denominator[32] => sel[136].IN1
denominator[33] => DFFDenominator[33].DATAIN
denominator[33] => sel[32].IN1
denominator[33] => sel[67].IN1
denominator[33] => sel[102].IN1
denominator[33] => sel[137].IN1
denominator[34] => DFFDenominator[34].DATAIN
denominator[34] => sel[33].IN1
denominator[34] => sel[68].IN1
denominator[34] => sel[103].IN1
denominator[34] => sel[138].IN1
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[6] => DFFNumerator[6].DATAIN
numerator[7] => DFFNumerator[7].DATAIN
numerator[8] => DFFNumerator[8].DATAIN
numerator[9] => DFFNumerator[9].DATAIN
numerator[10] => DFFNumerator[10].DATAIN
numerator[11] => DFFNumerator[11].DATAIN
numerator[12] => DFFNumerator[12].DATAIN
numerator[13] => DFFNumerator[13].DATAIN
numerator[14] => DFFNumerator[14].DATAIN
numerator[15] => DFFNumerator[15].DATAIN
numerator[16] => DFFNumerator[16].DATAIN
numerator[17] => DFFNumerator[17].DATAIN
numerator[18] => DFFNumerator[18].DATAIN
numerator[19] => DFFNumerator[19].DATAIN
numerator[20] => DFFNumerator[20].DATAIN
numerator[21] => DFFNumerator[21].DATAIN
numerator[22] => DFFNumerator[22].DATAIN
numerator[23] => DFFNumerator[23].DATAIN
numerator[24] => DFFNumerator[24].DATAIN
numerator[25] => DFFNumerator[25].DATAIN
numerator[26] => DFFNumerator[26].DATAIN
numerator[27] => DFFNumerator[27].DATAIN
numerator[28] => DFFNumerator[28].DATAIN
numerator[29] => DFFNumerator[29].DATAIN
numerator[30] => DFFNumerator[30].DATAIN
numerator[31] => DFFNumerator[31].DATAIN
numerator[32] => DFFNumerator[32].DATAIN
numerator[33] => DFFNumerator[33].DATAIN
numerator[34] => DFFNumerator[34].DATAIN
numerator[35] => DFFNumerator[35].DATAIN
numerator[36] => DFFNumerator[36].DATAIN
numerator[37] => DFFNumerator[37].DATAIN
numerator[38] => DFFNumerator[38].DATAIN
numerator[39] => DFFNumerator[39].DATAIN
numerator[39] => StageOut[108].IN0
numerator[39] => op_22.IN9
numerator[40] => DFFNumerator[40].DATAIN
numerator[40] => StageOut[72].IN0
numerator[40] => op_11.IN7
numerator[41] => DFFNumerator[41].DATAIN
numerator[41] => add_sub_vnc:add_sub_1.dataa[0]
numerator[41] => StageOut[36].IN0
numerator[42] => DFFNumerator[42].DATAIN
numerator[42] => add_sub_unc:add_sub_0.dataa[0]
numerator[42] => StageOut[0].IN0
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= DFFQuotient[218].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= DFFQuotient[219].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= DFFQuotient[220].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= DFFQuotient[221].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= DFFQuotient[222].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= DFFQuotient[223].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= DFFQuotient[224].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= DFFQuotient[225].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= DFFQuotient[226].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= DFFQuotient[227].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= DFFQuotient[228].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= DFFQuotient[229].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= DFFQuotient[230].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= DFFQuotient[231].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= DFFQuotient[232].DB_MAX_OUTPUT_PORT_TYPE
quotient[18] <= DFFQuotient[233].DB_MAX_OUTPUT_PORT_TYPE
quotient[19] <= DFFQuotient[234].DB_MAX_OUTPUT_PORT_TYPE
quotient[20] <= DFFQuotient[235].DB_MAX_OUTPUT_PORT_TYPE
quotient[21] <= DFFQuotient[236].DB_MAX_OUTPUT_PORT_TYPE
quotient[22] <= DFFQuotient[237].DB_MAX_OUTPUT_PORT_TYPE
quotient[23] <= DFFQuotient[238].DB_MAX_OUTPUT_PORT_TYPE
quotient[24] <= DFFQuotient[239].DB_MAX_OUTPUT_PORT_TYPE
quotient[25] <= DFFQuotient[240].DB_MAX_OUTPUT_PORT_TYPE
quotient[26] <= DFFQuotient[241].DB_MAX_OUTPUT_PORT_TYPE
quotient[27] <= DFFQuotient[242].DB_MAX_OUTPUT_PORT_TYPE
quotient[28] <= DFFQuotient[243].DB_MAX_OUTPUT_PORT_TYPE
quotient[29] <= DFFQuotient[244].DB_MAX_OUTPUT_PORT_TYPE
quotient[30] <= DFFQuotient[245].DB_MAX_OUTPUT_PORT_TYPE
quotient[31] <= DFFQuotient[246].DB_MAX_OUTPUT_PORT_TYPE
quotient[32] <= DFFQuotient[247].DB_MAX_OUTPUT_PORT_TYPE
quotient[33] <= DFFQuotient[248].DB_MAX_OUTPUT_PORT_TYPE
quotient[34] <= DFFQuotient[249].DB_MAX_OUTPUT_PORT_TYPE
quotient[35] <= DFFQuotient[250].DB_MAX_OUTPUT_PORT_TYPE
quotient[36] <= DFFQuotient[251].DB_MAX_OUTPUT_PORT_TYPE
quotient[37] <= DFFQuotient[252].DB_MAX_OUTPUT_PORT_TYPE
quotient[38] <= DFFQuotient[253].DB_MAX_OUTPUT_PORT_TYPE
quotient[39] <= DFFQuotient[254].DB_MAX_OUTPUT_PORT_TYPE
quotient[40] <= DFFQuotient[255].DB_MAX_OUTPUT_PORT_TYPE
quotient[41] <= DFFQuotient[256].DB_MAX_OUTPUT_PORT_TYPE
quotient[42] <= DFFQuotient[257].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[1512].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[1513].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[1514].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[1515].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[1516].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[1517].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[1518].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[1519].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[1520].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[1521].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[1522].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[1523].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[1524].DB_MAX_OUTPUT_PORT_TYPE
remainder[13] <= StageOut[1525].DB_MAX_OUTPUT_PORT_TYPE
remainder[14] <= StageOut[1526].DB_MAX_OUTPUT_PORT_TYPE
remainder[15] <= StageOut[1527].DB_MAX_OUTPUT_PORT_TYPE
remainder[16] <= StageOut[1528].DB_MAX_OUTPUT_PORT_TYPE
remainder[17] <= StageOut[1529].DB_MAX_OUTPUT_PORT_TYPE
remainder[18] <= StageOut[1530].DB_MAX_OUTPUT_PORT_TYPE
remainder[19] <= StageOut[1531].DB_MAX_OUTPUT_PORT_TYPE
remainder[20] <= StageOut[1532].DB_MAX_OUTPUT_PORT_TYPE
remainder[21] <= StageOut[1533].DB_MAX_OUTPUT_PORT_TYPE
remainder[22] <= StageOut[1534].DB_MAX_OUTPUT_PORT_TYPE
remainder[23] <= StageOut[1535].DB_MAX_OUTPUT_PORT_TYPE
remainder[24] <= StageOut[1536].DB_MAX_OUTPUT_PORT_TYPE
remainder[25] <= StageOut[1537].DB_MAX_OUTPUT_PORT_TYPE
remainder[26] <= StageOut[1538].DB_MAX_OUTPUT_PORT_TYPE
remainder[27] <= StageOut[1539].DB_MAX_OUTPUT_PORT_TYPE
remainder[28] <= StageOut[1540].DB_MAX_OUTPUT_PORT_TYPE
remainder[29] <= StageOut[1541].DB_MAX_OUTPUT_PORT_TYPE
remainder[30] <= StageOut[1542].DB_MAX_OUTPUT_PORT_TYPE
remainder[31] <= StageOut[1543].DB_MAX_OUTPUT_PORT_TYPE
remainder[32] <= StageOut[1544].DB_MAX_OUTPUT_PORT_TYPE
remainder[33] <= StageOut[1545].DB_MAX_OUTPUT_PORT_TYPE
remainder[34] <= StageOut[1546].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|DIV27_19:DIV27_19_inst|lpm_divide:lpm_divide_component|lpm_divide_5bv:auto_generated|sign_div_unsign_09i:divider|alt_u_div_pqf:divider|add_sub_unc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Receive:Receive_Inst|Coherent_Coff:Coherent_Coff_Inst|DIV27_19:DIV27_19_inst|lpm_divide:lpm_divide_component|lpm_divide_5bv:auto_generated|sign_div_unsign_09i:divider|alt_u_div_pqf:divider|add_sub_vnc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_data[12] => ast_sink_data[12].IN1
ast_sink_data[13] => ast_sink_data[13].IN1
ast_sink_data[14] => ast_sink_data[14].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_source_ready => ast_source_ready.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[1] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[2] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[3] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[4] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[5] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[6] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[7] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[8] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[9] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[10] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[11] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[12] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[13] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[14] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[15] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[16] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[17] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[18] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[19] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[20] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[21] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[22] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[23] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[24] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[25] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[26] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[27] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[28] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_source_data[29] <= matchfilter_ast:matchfilter_ast_inst.ast_source_data
ast_sink_ready <= matchfilter_ast:matchfilter_ast_inst.ast_sink_ready
ast_source_valid <= matchfilter_ast:matchfilter_ast_inst.ast_source_valid
ast_source_error[0] <= matchfilter_ast:matchfilter_ast_inst.ast_source_error
ast_source_error[1] <= matchfilter_ast:matchfilter_ast_inst.ast_source_error


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst
clk => auk_dspip_avalon_streaming_sink_fir_90:sink.clk
clk => auk_dspip_avalon_streaming_source_fir_90:source.clk
clk => auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl.clk
clk => matchfilter_st:fircore.clk
reset_n => auk_dspip_avalon_streaming_sink_fir_90:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_fir_90:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[25]
ast_source_data[26] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[26]
ast_source_data[27] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[27]
ast_source_data[28] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[28]
ast_source_data[29] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[29]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[14]
ast_sink_valid => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_fir_90:source.at_source_ready
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_error[1]


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[14]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[15]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[16]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
data[7] => a_fffifo:subfifo.data[7]
data[8] => a_fffifo:subfifo.data[8]
data[9] => a_fffifo:subfifo.data[9]
data[10] => a_fffifo:subfifo.data[10]
data[11] => a_fffifo:subfifo.data[11]
data[12] => a_fffifo:subfifo.data[12]
data[13] => a_fffifo:subfifo.data[13]
data[14] => a_fffifo:subfifo.data[14]
data[15] => a_fffifo:subfifo.data[15]
data[16] => a_fffifo:subfifo.data[16]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
q[3] <= a_fffifo:subfifo.q[3]
q[4] <= a_fffifo:subfifo.q[4]
q[5] <= a_fffifo:subfifo.q[5]
q[6] <= a_fffifo:subfifo.q[6]
q[7] <= a_fffifo:subfifo.q[7]
q[8] <= a_fffifo:subfifo.q[8]
q[9] <= a_fffifo:subfifo.q[9]
q[10] <= a_fffifo:subfifo.q[10]
q[11] <= a_fffifo:subfifo.q[11]
q[12] <= a_fffifo:subfifo.q[12]
q[13] <= a_fffifo:subfifo.q[13]
q[14] <= a_fffifo:subfifo.q[14]
q[15] <= a_fffifo:subfifo.q[15]
q[16] <= a_fffifo:subfifo.q[16]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
data[3] => lpm_ff:data_node[0][0].data[3]
data[3] => lpm_ff:data_node[0][1].data[3]
data[4] => lpm_ff:data_node[0][0].data[4]
data[4] => lpm_ff:data_node[0][1].data[4]
data[5] => lpm_ff:data_node[0][0].data[5]
data[5] => lpm_ff:data_node[0][1].data[5]
data[6] => lpm_ff:data_node[0][0].data[6]
data[6] => lpm_ff:data_node[0][1].data[6]
data[7] => lpm_ff:data_node[0][0].data[7]
data[7] => lpm_ff:data_node[0][1].data[7]
data[8] => lpm_ff:data_node[0][0].data[8]
data[8] => lpm_ff:data_node[0][1].data[8]
data[9] => lpm_ff:data_node[0][0].data[9]
data[9] => lpm_ff:data_node[0][1].data[9]
data[10] => lpm_ff:data_node[0][0].data[10]
data[10] => lpm_ff:data_node[0][1].data[10]
data[11] => lpm_ff:data_node[0][0].data[11]
data[11] => lpm_ff:data_node[0][1].data[11]
data[12] => lpm_ff:data_node[0][0].data[12]
data[12] => lpm_ff:data_node[0][1].data[12]
data[13] => lpm_ff:data_node[0][0].data[13]
data[13] => lpm_ff:data_node[0][1].data[13]
data[14] => lpm_ff:data_node[0][0].data[14]
data[14] => lpm_ff:data_node[0][1].data[14]
data[15] => lpm_ff:data_node[0][0].data[15]
data[15] => lpm_ff:data_node[0][1].data[15]
data[16] => lpm_ff:data_node[0][0].data[16]
data[16] => lpm_ff:data_node[0][1].data[16]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
q[3] <= lpm_ff:output_buffer.q[3]
q[4] <= lpm_ff:output_buffer.q[4]
q[5] <= lpm_ff:output_buffer.q[5]
q[6] <= lpm_ff:output_buffer.q[6]
q[7] <= lpm_ff:output_buffer.q[7]
q[8] <= lpm_ff:output_buffer.q[8]
q[9] <= lpm_ff:output_buffer.q[9]
q[10] <= lpm_ff:output_buffer.q[10]
q[11] <= lpm_ff:output_buffer.q[11]
q[12] <= lpm_ff:output_buffer.q[12]
q[13] <= lpm_ff:output_buffer.q[13]
q[14] <= lpm_ff:output_buffer.q[14]
q[15] <= lpm_ff:output_buffer.q[15]
q[16] <= lpm_ff:output_buffer.q[16]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_orc:auto_generated.data[0]
data[0][1] => mux_orc:auto_generated.data[1]
data[0][2] => mux_orc:auto_generated.data[2]
data[0][3] => mux_orc:auto_generated.data[3]
data[0][4] => mux_orc:auto_generated.data[4]
data[0][5] => mux_orc:auto_generated.data[5]
data[0][6] => mux_orc:auto_generated.data[6]
data[0][7] => mux_orc:auto_generated.data[7]
data[0][8] => mux_orc:auto_generated.data[8]
data[0][9] => mux_orc:auto_generated.data[9]
data[0][10] => mux_orc:auto_generated.data[10]
data[0][11] => mux_orc:auto_generated.data[11]
data[0][12] => mux_orc:auto_generated.data[12]
data[0][13] => mux_orc:auto_generated.data[13]
data[0][14] => mux_orc:auto_generated.data[14]
data[0][15] => mux_orc:auto_generated.data[15]
data[0][16] => mux_orc:auto_generated.data[16]
data[1][0] => mux_orc:auto_generated.data[17]
data[1][1] => mux_orc:auto_generated.data[18]
data[1][2] => mux_orc:auto_generated.data[19]
data[1][3] => mux_orc:auto_generated.data[20]
data[1][4] => mux_orc:auto_generated.data[21]
data[1][5] => mux_orc:auto_generated.data[22]
data[1][6] => mux_orc:auto_generated.data[23]
data[1][7] => mux_orc:auto_generated.data[24]
data[1][8] => mux_orc:auto_generated.data[25]
data[1][9] => mux_orc:auto_generated.data[26]
data[1][10] => mux_orc:auto_generated.data[27]
data[1][11] => mux_orc:auto_generated.data[28]
data[1][12] => mux_orc:auto_generated.data[29]
data[1][13] => mux_orc:auto_generated.data[30]
data[1][14] => mux_orc:auto_generated.data[31]
data[1][15] => mux_orc:auto_generated.data[32]
data[1][16] => mux_orc:auto_generated.data[33]
data[2][0] => mux_orc:auto_generated.data[34]
data[2][1] => mux_orc:auto_generated.data[35]
data[2][2] => mux_orc:auto_generated.data[36]
data[2][3] => mux_orc:auto_generated.data[37]
data[2][4] => mux_orc:auto_generated.data[38]
data[2][5] => mux_orc:auto_generated.data[39]
data[2][6] => mux_orc:auto_generated.data[40]
data[2][7] => mux_orc:auto_generated.data[41]
data[2][8] => mux_orc:auto_generated.data[42]
data[2][9] => mux_orc:auto_generated.data[43]
data[2][10] => mux_orc:auto_generated.data[44]
data[2][11] => mux_orc:auto_generated.data[45]
data[2][12] => mux_orc:auto_generated.data[46]
data[2][13] => mux_orc:auto_generated.data[47]
data[2][14] => mux_orc:auto_generated.data[48]
data[2][15] => mux_orc:auto_generated.data[49]
data[2][16] => mux_orc:auto_generated.data[50]
data[3][0] => mux_orc:auto_generated.data[51]
data[3][1] => mux_orc:auto_generated.data[52]
data[3][2] => mux_orc:auto_generated.data[53]
data[3][3] => mux_orc:auto_generated.data[54]
data[3][4] => mux_orc:auto_generated.data[55]
data[3][5] => mux_orc:auto_generated.data[56]
data[3][6] => mux_orc:auto_generated.data[57]
data[3][7] => mux_orc:auto_generated.data[58]
data[3][8] => mux_orc:auto_generated.data[59]
data[3][9] => mux_orc:auto_generated.data[60]
data[3][10] => mux_orc:auto_generated.data[61]
data[3][11] => mux_orc:auto_generated.data[62]
data[3][12] => mux_orc:auto_generated.data[63]
data[3][13] => mux_orc:auto_generated.data[64]
data[3][14] => mux_orc:auto_generated.data[65]
data[3][15] => mux_orc:auto_generated.data[66]
data[3][16] => mux_orc:auto_generated.data[67]
sel[0] => mux_orc:auto_generated.sel[0]
sel[1] => mux_orc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_orc:auto_generated.result[0]
result[1] <= mux_orc:auto_generated.result[1]
result[2] <= mux_orc:auto_generated.result[2]
result[3] <= mux_orc:auto_generated.result[3]
result[4] <= mux_orc:auto_generated.result[4]
result[5] <= mux_orc:auto_generated.result[5]
result[6] <= mux_orc:auto_generated.result[6]
result[7] <= mux_orc:auto_generated.result[7]
result[8] <= mux_orc:auto_generated.result[8]
result[9] <= mux_orc:auto_generated.result[9]
result[10] <= mux_orc:auto_generated.result[10]
result[11] <= mux_orc:auto_generated.result[11]
result[12] <= mux_orc:auto_generated.result[12]
result[13] <= mux_orc:auto_generated.result[13]
result[14] <= mux_orc:auto_generated.result[14]
result[15] <= mux_orc:auto_generated.result[15]
result[16] <= mux_orc:auto_generated.result[16]


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_orc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_lrc:auto_generated.data[0]
data[0][1] => mux_lrc:auto_generated.data[1]
data[0][2] => mux_lrc:auto_generated.data[2]
data[0][3] => mux_lrc:auto_generated.data[3]
data[0][4] => mux_lrc:auto_generated.data[4]
data[0][5] => mux_lrc:auto_generated.data[5]
data[0][6] => mux_lrc:auto_generated.data[6]
data[0][7] => mux_lrc:auto_generated.data[7]
data[0][8] => mux_lrc:auto_generated.data[8]
data[0][9] => mux_lrc:auto_generated.data[9]
data[0][10] => mux_lrc:auto_generated.data[10]
data[0][11] => mux_lrc:auto_generated.data[11]
data[0][12] => mux_lrc:auto_generated.data[12]
data[0][13] => mux_lrc:auto_generated.data[13]
data[0][14] => mux_lrc:auto_generated.data[14]
data[0][15] => mux_lrc:auto_generated.data[15]
data[0][16] => mux_lrc:auto_generated.data[16]
data[1][0] => mux_lrc:auto_generated.data[17]
data[1][1] => mux_lrc:auto_generated.data[18]
data[1][2] => mux_lrc:auto_generated.data[19]
data[1][3] => mux_lrc:auto_generated.data[20]
data[1][4] => mux_lrc:auto_generated.data[21]
data[1][5] => mux_lrc:auto_generated.data[22]
data[1][6] => mux_lrc:auto_generated.data[23]
data[1][7] => mux_lrc:auto_generated.data[24]
data[1][8] => mux_lrc:auto_generated.data[25]
data[1][9] => mux_lrc:auto_generated.data[26]
data[1][10] => mux_lrc:auto_generated.data[27]
data[1][11] => mux_lrc:auto_generated.data[28]
data[1][12] => mux_lrc:auto_generated.data[29]
data[1][13] => mux_lrc:auto_generated.data[30]
data[1][14] => mux_lrc:auto_generated.data[31]
data[1][15] => mux_lrc:auto_generated.data[32]
data[1][16] => mux_lrc:auto_generated.data[33]
sel[0] => mux_lrc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lrc:auto_generated.result[0]
result[1] <= mux_lrc:auto_generated.result[1]
result[2] <= mux_lrc:auto_generated.result[2]
result[3] <= mux_lrc:auto_generated.result[3]
result[4] <= mux_lrc:auto_generated.result[4]
result[5] <= mux_lrc:auto_generated.result[5]
result[6] <= mux_lrc:auto_generated.result[6]
result[7] <= mux_lrc:auto_generated.result[7]
result[8] <= mux_lrc:auto_generated.result[8]
result[9] <= mux_lrc:auto_generated.result[9]
result[10] <= mux_lrc:auto_generated.result[10]
result[11] <= mux_lrc:auto_generated.result[11]
result[12] <= mux_lrc:auto_generated.result[12]
result[13] <= mux_lrc:auto_generated.result[13]
result[14] <= mux_lrc:auto_generated.result[14]
result[15] <= mux_lrc:auto_generated.result[15]
result[16] <= mux_lrc:auto_generated.result[16]


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_lrc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[0].IN1
data[18] => result_node[1].IN1
data[19] => result_node[2].IN1
data[20] => result_node[3].IN1
data[21] => result_node[4].IN1
data[22] => result_node[5].IN1
data[23] => result_node[6].IN1
data[24] => result_node[7].IN1
data[25] => result_node[8].IN1
data[26] => result_node[9].IN1
data[27] => result_node[10].IN1
data[28] => result_node[11].IN1
data[29] => result_node[12].IN1
data[30] => result_node[13].IN1
data[31] => result_node[14].IN1
data[32] => result_node[15].IN1
data[33] => result_node[16].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_orc:auto_generated.data[0]
data[0][1] => mux_orc:auto_generated.data[1]
data[0][2] => mux_orc:auto_generated.data[2]
data[0][3] => mux_orc:auto_generated.data[3]
data[0][4] => mux_orc:auto_generated.data[4]
data[0][5] => mux_orc:auto_generated.data[5]
data[0][6] => mux_orc:auto_generated.data[6]
data[0][7] => mux_orc:auto_generated.data[7]
data[0][8] => mux_orc:auto_generated.data[8]
data[0][9] => mux_orc:auto_generated.data[9]
data[0][10] => mux_orc:auto_generated.data[10]
data[0][11] => mux_orc:auto_generated.data[11]
data[0][12] => mux_orc:auto_generated.data[12]
data[0][13] => mux_orc:auto_generated.data[13]
data[0][14] => mux_orc:auto_generated.data[14]
data[0][15] => mux_orc:auto_generated.data[15]
data[0][16] => mux_orc:auto_generated.data[16]
data[1][0] => mux_orc:auto_generated.data[17]
data[1][1] => mux_orc:auto_generated.data[18]
data[1][2] => mux_orc:auto_generated.data[19]
data[1][3] => mux_orc:auto_generated.data[20]
data[1][4] => mux_orc:auto_generated.data[21]
data[1][5] => mux_orc:auto_generated.data[22]
data[1][6] => mux_orc:auto_generated.data[23]
data[1][7] => mux_orc:auto_generated.data[24]
data[1][8] => mux_orc:auto_generated.data[25]
data[1][9] => mux_orc:auto_generated.data[26]
data[1][10] => mux_orc:auto_generated.data[27]
data[1][11] => mux_orc:auto_generated.data[28]
data[1][12] => mux_orc:auto_generated.data[29]
data[1][13] => mux_orc:auto_generated.data[30]
data[1][14] => mux_orc:auto_generated.data[31]
data[1][15] => mux_orc:auto_generated.data[32]
data[1][16] => mux_orc:auto_generated.data[33]
data[2][0] => mux_orc:auto_generated.data[34]
data[2][1] => mux_orc:auto_generated.data[35]
data[2][2] => mux_orc:auto_generated.data[36]
data[2][3] => mux_orc:auto_generated.data[37]
data[2][4] => mux_orc:auto_generated.data[38]
data[2][5] => mux_orc:auto_generated.data[39]
data[2][6] => mux_orc:auto_generated.data[40]
data[2][7] => mux_orc:auto_generated.data[41]
data[2][8] => mux_orc:auto_generated.data[42]
data[2][9] => mux_orc:auto_generated.data[43]
data[2][10] => mux_orc:auto_generated.data[44]
data[2][11] => mux_orc:auto_generated.data[45]
data[2][12] => mux_orc:auto_generated.data[46]
data[2][13] => mux_orc:auto_generated.data[47]
data[2][14] => mux_orc:auto_generated.data[48]
data[2][15] => mux_orc:auto_generated.data[49]
data[2][16] => mux_orc:auto_generated.data[50]
data[3][0] => mux_orc:auto_generated.data[51]
data[3][1] => mux_orc:auto_generated.data[52]
data[3][2] => mux_orc:auto_generated.data[53]
data[3][3] => mux_orc:auto_generated.data[54]
data[3][4] => mux_orc:auto_generated.data[55]
data[3][5] => mux_orc:auto_generated.data[56]
data[3][6] => mux_orc:auto_generated.data[57]
data[3][7] => mux_orc:auto_generated.data[58]
data[3][8] => mux_orc:auto_generated.data[59]
data[3][9] => mux_orc:auto_generated.data[60]
data[3][10] => mux_orc:auto_generated.data[61]
data[3][11] => mux_orc:auto_generated.data[62]
data[3][12] => mux_orc:auto_generated.data[63]
data[3][13] => mux_orc:auto_generated.data[64]
data[3][14] => mux_orc:auto_generated.data[65]
data[3][15] => mux_orc:auto_generated.data[66]
data[3][16] => mux_orc:auto_generated.data[67]
sel[0] => mux_orc:auto_generated.sel[0]
sel[1] => mux_orc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_orc:auto_generated.result[0]
result[1] <= mux_orc:auto_generated.result[1]
result[2] <= mux_orc:auto_generated.result[2]
result[3] <= mux_orc:auto_generated.result[3]
result[4] <= mux_orc:auto_generated.result[4]
result[5] <= mux_orc:auto_generated.result[5]
result[6] <= mux_orc:auto_generated.result[6]
result[7] <= mux_orc:auto_generated.result[7]
result[8] <= mux_orc:auto_generated.result[8]
result[9] <= mux_orc:auto_generated.result[9]
result[10] <= mux_orc:auto_generated.result[10]
result[11] <= mux_orc:auto_generated.result[11]
result[12] <= mux_orc:auto_generated.result[12]
result[13] <= mux_orc:auto_generated.result[13]
result[14] <= mux_orc:auto_generated.result[14]
result[15] <= mux_orc:auto_generated.result[15]
result[16] <= mux_orc:auto_generated.result[16]


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_orc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_p9f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_p9f:auto_generated.cnt_en
updown => cntr_p9f:auto_generated.updown
aclr => cntr_p9f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_p9f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_p9f:auto_generated.q[0]
q[1] <= cntr_p9f:auto_generated.q[1]
q[2] <= cntr_p9f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_p9f:auto_generated
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_vdg:auto_generated.dataa[0]
dataa[1] => cmpr_vdg:auto_generated.dataa[1]
dataa[2] => cmpr_vdg:auto_generated.dataa[2]
datab[0] => cmpr_vdg:auto_generated.datab[0]
datab[1] => cmpr_vdg:auto_generated.datab[1]
datab[2] => cmpr_vdg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_vdg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_vdg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_vdg:auto_generated.dataa[0]
dataa[1] => cmpr_vdg:auto_generated.dataa[1]
dataa[2] => cmpr_vdg:auto_generated.dataa[2]
datab[0] => cmpr_vdg:auto_generated.datab[0]
datab[1] => cmpr_vdg:auto_generated.datab[1]
datab[2] => cmpr_vdg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_vdg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_vdg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int1[18].CLK
clk => data_int1[19].CLK
clk => data_int1[20].CLK
clk => data_int1[21].CLK
clk => data_int1[22].CLK
clk => data_int1[23].CLK
clk => data_int1[24].CLK
clk => data_int1[25].CLK
clk => data_int1[26].CLK
clk => data_int1[27].CLK
clk => data_int1[28].CLK
clk => data_int1[29].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => data_int[18].CLK
clk => data_int[19].CLK
clk => data_int[20].CLK
clk => data_int[21].CLK
clk => data_int[22].CLK
clk => data_int[23].CLK
clk => data_int[24].CLK
clk => data_int[25].CLK
clk => data_int[26].CLK
clk => data_int[27].CLK
clk => data_int[28].CLK
clk => data_int[29].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => at_source_data[18]~reg0.CLK
clk => at_source_data[19]~reg0.CLK
clk => at_source_data[20]~reg0.CLK
clk => at_source_data[21]~reg0.CLK
clk => at_source_data[22]~reg0.CLK
clk => at_source_data[23]~reg0.CLK
clk => at_source_data[24]~reg0.CLK
clk => at_source_data[25]~reg0.CLK
clk => at_source_data[26]~reg0.CLK
clk => at_source_data[27]~reg0.CLK
clk => at_source_data[28]~reg0.CLK
clk => at_source_data[29]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => at_source_data[18]~reg0.ACLR
reset_n => at_source_data[19]~reg0.ACLR
reset_n => at_source_data[20]~reg0.ACLR
reset_n => at_source_data[21]~reg0.ACLR
reset_n => at_source_data[22]~reg0.ACLR
reset_n => at_source_data[23]~reg0.ACLR
reset_n => at_source_data[24]~reg0.ACLR
reset_n => at_source_data[25]~reg0.ACLR
reset_n => at_source_data[26]~reg0.ACLR
reset_n => at_source_data[27]~reg0.ACLR
reset_n => at_source_data[28]~reg0.ACLR
reset_n => at_source_data[29]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int[18].ACLR
reset_n => data_int[19].ACLR
reset_n => data_int[20].ACLR
reset_n => data_int[21].ACLR
reset_n => data_int[22].ACLR
reset_n => data_int[23].ACLR
reset_n => data_int[24].ACLR
reset_n => data_int[25].ACLR
reset_n => data_int[26].ACLR
reset_n => data_int[27].ACLR
reset_n => data_int[28].ACLR
reset_n => data_int[29].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => data_int1[18].ACLR
reset_n => data_int1[19].ACLR
reset_n => data_int1[20].ACLR
reset_n => data_int1[21].ACLR
reset_n => data_int1[22].ACLR
reset_n => data_int1[23].ACLR
reset_n => data_int1[24].ACLR
reset_n => data_int1[25].ACLR
reset_n => data_int1[26].ACLR
reset_n => data_int1[27].ACLR
reset_n => data_int1[28].ACLR
reset_n => data_int1[29].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data[18] => data_int[18].DATAIN
data[18] => data_int1[18].DATAIN
data[19] => data_int[19].DATAIN
data[19] => data_int1[19].DATAIN
data[20] => data_int[20].DATAIN
data[20] => data_int1[20].DATAIN
data[21] => data_int[21].DATAIN
data[21] => data_int1[21].DATAIN
data[22] => data_int[22].DATAIN
data[22] => data_int1[22].DATAIN
data[23] => data_int[23].DATAIN
data[23] => data_int1[23].DATAIN
data[24] => data_int[24].DATAIN
data[24] => data_int1[24].DATAIN
data[25] => data_int[25].DATAIN
data[25] => data_int1[25].DATAIN
data[26] => data_int[26].DATAIN
data[26] => data_int1[26].DATAIN
data[27] => data_int[27].DATAIN
data[27] => data_int1[27].DATAIN
data[28] => data_int[28].DATAIN
data[28] => data_int1[28].DATAIN
data[29] => data_int[29].DATAIN
data[29] => data_int1[29].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= at_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= at_source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= at_source_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= at_source_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= at_source_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= at_source_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= at_source_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= at_source_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= at_source_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= at_source_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= at_source_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[27] <= at_source_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[28] <= at_source_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[29] <= at_source_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore
clk => clk.IN477
rst => rst.IN82
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
clk_en => clk_en.IN395
rdy_to_ld <= par_ctrl:Uctrl.rdy_to_ld
done <= par_ctrl:Uctrl.done
fir_result[0] <= mac_tl:Umtl.data_out
fir_result[1] <= mac_tl:Umtl.data_out
fir_result[2] <= mac_tl:Umtl.data_out
fir_result[3] <= mac_tl:Umtl.data_out
fir_result[4] <= mac_tl:Umtl.data_out
fir_result[5] <= mac_tl:Umtl.data_out
fir_result[6] <= mac_tl:Umtl.data_out
fir_result[7] <= mac_tl:Umtl.data_out
fir_result[8] <= mac_tl:Umtl.data_out
fir_result[9] <= mac_tl:Umtl.data_out
fir_result[10] <= mac_tl:Umtl.data_out
fir_result[11] <= mac_tl:Umtl.data_out
fir_result[12] <= mac_tl:Umtl.data_out
fir_result[13] <= mac_tl:Umtl.data_out
fir_result[14] <= mac_tl:Umtl.data_out
fir_result[15] <= mac_tl:Umtl.data_out
fir_result[16] <= mac_tl:Umtl.data_out
fir_result[17] <= mac_tl:Umtl.data_out
fir_result[18] <= mac_tl:Umtl.data_out
fir_result[19] <= mac_tl:Umtl.data_out
fir_result[20] <= mac_tl:Umtl.data_out
fir_result[21] <= mac_tl:Umtl.data_out
fir_result[22] <= mac_tl:Umtl.data_out
fir_result[23] <= mac_tl:Umtl.data_out
fir_result[24] <= mac_tl:Umtl.data_out
fir_result[25] <= mac_tl:Umtl.data_out
fir_result[26] <= mac_tl:Umtl.data_out
fir_result[27] <= mac_tl:Umtl.data_out
fir_result[28] <= mac_tl:Umtl.data_out
fir_result[29] <= mac_tl:Umtl.data_out


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc0n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc1n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc2n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc3n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc4n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc5n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc6n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc7n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc8n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc9n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc10n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc11n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc12n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc13n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc14n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc15n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc16n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc17n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc18n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc19n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc20n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc21n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc22n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc23n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc24n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc25n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc26n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc27n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc28n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc29n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc30n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc31n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc32n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc33n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc34n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc35n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc36n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc37n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc38n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc39n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc40n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc41n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc42n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc43n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc44n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc45n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc46n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc47n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc48n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc49n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc50n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc51n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc52n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc53n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc54n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc55n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc56n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc57n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc58n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc59n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc60n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc61n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc62n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc63n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc64n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc65n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc66n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc67n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc68n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc69n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc70n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc71n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc72n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc73n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc74n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc75n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc76n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc77n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc78n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc79n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|tdl_da_lc:Utdldalc80n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_0_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_1_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_2_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_3_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_4_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_5_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_6_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_7_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_8_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_9_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_10_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_11_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_12_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_13_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_14_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_15_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_16_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_17_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_18_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_19_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_20_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_21_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_22_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_23_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_24_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_25_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_26_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_27_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_28_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_29_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_30_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_31_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_32_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_33_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_34_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_35_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_36_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_37_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_38_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_39_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|uadd_cen:U_40_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur0_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur1_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur2_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN1
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[3]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur3_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur4_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder2.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur5_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[1] => Decoder2.IN1
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur6_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur7_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN1
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN0
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur8_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur9_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN2
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder3.IN2
addr_in[0] => Decoder4.IN1
addr_in[1] => Decoder0.IN1
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder2.IN2
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN1
addr_in[2] => data_out[0]~reg0.DATAIN
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
addr_in[3] => Decoder3.IN0
addr_in[3] => Decoder4.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|rom_lut_r_cen:Ur10_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_6_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_6_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_6_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_6_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_6_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_6_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_6_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_6_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_6_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_6_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_6_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_6_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_6_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_6_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_6_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_7_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_8_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_9_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_9_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_9_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_9_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_9_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_9_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_9_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_9_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_9_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_9_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_9_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_9_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_9_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_9_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_9_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_10_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_10_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_10_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_10_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_10_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_10_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_10_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_10_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_10_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_10_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_10_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_10_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_10_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_10_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_10_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_cen_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_cen_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|sadd_lpm_cen:Uadd_cen_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
ain[0] => Add0.IN35
ain[1] => Add0.IN34
ain[2] => Add0.IN33
ain[3] => Add0.IN32
ain[4] => Add0.IN31
ain[5] => Add0.IN30
ain[6] => Add0.IN29
ain[7] => Add0.IN28
ain[8] => Add0.IN27
ain[9] => Add0.IN26
ain[10] => Add0.IN25
ain[11] => Add0.IN24
ain[12] => Add0.IN23
ain[13] => Add0.IN22
ain[14] => Add0.IN21
ain[15] => Add0.IN20
ain[16] => Add0.IN19
ain[17] => Add0.IN18
ain[18] => Add0.IN17
ain[19] => Add0.IN16
ain[20] => Add0.IN15
ain[21] => Add0.IN14
ain[22] => Add0.IN13
ain[23] => Add0.IN12
ain[24] => Add0.IN11
ain[25] => Add0.IN10
ain[26] => Add0.IN9
ain[27] => Add0.IN8
ain[28] => Add0.IN7
ain[29] => Add0.IN6
ain[30] => Add0.IN5
ain[31] => Add0.IN4
ain[32] => Add0.IN3
ain[33] => Add0.IN1
ain[33] => Add0.IN2
bin[0] => Add0.IN70
bin[1] => Add0.IN69
bin[2] => Add0.IN68
bin[3] => Add0.IN67
bin[4] => Add0.IN66
bin[5] => Add0.IN65
bin[6] => Add0.IN64
bin[7] => Add0.IN63
bin[8] => Add0.IN62
bin[9] => Add0.IN61
bin[10] => Add0.IN60
bin[11] => Add0.IN59
bin[12] => Add0.IN58
bin[13] => Add0.IN57
bin[14] => Add0.IN56
bin[15] => Add0.IN55
bin[16] => Add0.IN54
bin[17] => Add0.IN53
bin[18] => Add0.IN52
bin[19] => Add0.IN51
bin[20] => Add0.IN50
bin[21] => Add0.IN49
bin[22] => Add0.IN48
bin[23] => Add0.IN47
bin[24] => Add0.IN46
bin[25] => Add0.IN45
bin[26] => Add0.IN44
bin[27] => Add0.IN43
bin[28] => Add0.IN42
bin[29] => Add0.IN41
bin[30] => Add0.IN40
bin[31] => Add0.IN39
bin[32] => Add0.IN38
bin[33] => Add0.IN36
bin[33] => Add0.IN37
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|mac_tl:Umtl
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|matchfilter:MatchFilter_Inst|matchfilter_ast:matchfilter_ast_inst|matchfilter_st:fircore|par_ctrl:Uctrl
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => rdy_to_ld.OUTPUTSELECT
rst => done_early.OUTPUTSELECT
rst => rdy_int.OUTPUTSELECT
rst => done.OUTPUTSELECT
clk => done~reg0.CLK
clk => rdy_int~reg0.CLK
clk => done_early.CLK
clk => rdy_to_ld~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk_en => always0.IN1
clk_en => always1.IN1
clk_en => done_early.OUTPUTSELECT
clk_en => rdy_int.OUTPUTSELECT
clk_en => done.OUTPUTSELECT
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_to_ld <= rdy_to_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_int <= rdy_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_ch_id[0] <= <GND>
input_ch_id[-1] <= <GND>
output_ch_id[0] <= <GND>
output_ch_id[-1] <= <GND>


|ArrayUltrasound|ABS:ABS_inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
result[0] <= lpm_abs:lpm_abs_component.result
result[1] <= lpm_abs:lpm_abs_component.result
result[2] <= lpm_abs:lpm_abs_component.result
result[3] <= lpm_abs:lpm_abs_component.result
result[4] <= lpm_abs:lpm_abs_component.result
result[5] <= lpm_abs:lpm_abs_component.result
result[6] <= lpm_abs:lpm_abs_component.result
result[7] <= lpm_abs:lpm_abs_component.result
result[8] <= lpm_abs:lpm_abs_component.result
result[9] <= lpm_abs:lpm_abs_component.result
result[10] <= lpm_abs:lpm_abs_component.result
result[11] <= lpm_abs:lpm_abs_component.result
result[12] <= lpm_abs:lpm_abs_component.result
result[13] <= lpm_abs:lpm_abs_component.result
result[14] <= lpm_abs:lpm_abs_component.result
result[15] <= lpm_abs:lpm_abs_component.result
result[16] <= lpm_abs:lpm_abs_component.result
result[17] <= lpm_abs:lpm_abs_component.result
result[18] <= lpm_abs:lpm_abs_component.result
result[19] <= lpm_abs:lpm_abs_component.result
result[20] <= lpm_abs:lpm_abs_component.result
result[21] <= lpm_abs:lpm_abs_component.result
result[22] <= lpm_abs:lpm_abs_component.result
result[23] <= lpm_abs:lpm_abs_component.result
result[24] <= lpm_abs:lpm_abs_component.result
result[25] <= lpm_abs:lpm_abs_component.result
result[26] <= lpm_abs:lpm_abs_component.result
result[27] <= lpm_abs:lpm_abs_component.result
result[28] <= lpm_abs:lpm_abs_component.result
result[29] <= lpm_abs:lpm_abs_component.result


|ArrayUltrasound|ABS:ABS_inst|lpm_abs:lpm_abs_component
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[29] => lpm_add_sub:adder.cin
data[29] => overflow~0.IN1
result[0] <= lpm_add_sub:adder.result[0]
result[1] <= lpm_add_sub:adder.result[1]
result[2] <= lpm_add_sub:adder.result[2]
result[3] <= lpm_add_sub:adder.result[3]
result[4] <= lpm_add_sub:adder.result[4]
result[5] <= lpm_add_sub:adder.result[5]
result[6] <= lpm_add_sub:adder.result[6]
result[7] <= lpm_add_sub:adder.result[7]
result[8] <= lpm_add_sub:adder.result[8]
result[9] <= lpm_add_sub:adder.result[9]
result[10] <= lpm_add_sub:adder.result[10]
result[11] <= lpm_add_sub:adder.result[11]
result[12] <= lpm_add_sub:adder.result[12]
result[13] <= lpm_add_sub:adder.result[13]
result[14] <= lpm_add_sub:adder.result[14]
result[15] <= lpm_add_sub:adder.result[15]
result[16] <= lpm_add_sub:adder.result[16]
result[17] <= lpm_add_sub:adder.result[17]
result[18] <= lpm_add_sub:adder.result[18]
result[19] <= lpm_add_sub:adder.result[19]
result[20] <= lpm_add_sub:adder.result[20]
result[21] <= lpm_add_sub:adder.result[21]
result[22] <= lpm_add_sub:adder.result[22]
result[23] <= lpm_add_sub:adder.result[23]
result[24] <= lpm_add_sub:adder.result[24]
result[25] <= lpm_add_sub:adder.result[25]
result[26] <= lpm_add_sub:adder.result[26]
result[27] <= lpm_add_sub:adder.result[27]
result[28] <= lpm_add_sub:adder.result[28]
result[29] <= lpm_add_sub:adder.result[29]
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|ABS:ABS_inst|lpm_abs:lpm_abs_component|lpm_add_sub:adder
dataa[0] => add_sub_o0d:auto_generated.dataa[0]
dataa[1] => add_sub_o0d:auto_generated.dataa[1]
dataa[2] => add_sub_o0d:auto_generated.dataa[2]
dataa[3] => add_sub_o0d:auto_generated.dataa[3]
dataa[4] => add_sub_o0d:auto_generated.dataa[4]
dataa[5] => add_sub_o0d:auto_generated.dataa[5]
dataa[6] => add_sub_o0d:auto_generated.dataa[6]
dataa[7] => add_sub_o0d:auto_generated.dataa[7]
dataa[8] => add_sub_o0d:auto_generated.dataa[8]
dataa[9] => add_sub_o0d:auto_generated.dataa[9]
dataa[10] => add_sub_o0d:auto_generated.dataa[10]
dataa[11] => add_sub_o0d:auto_generated.dataa[11]
dataa[12] => add_sub_o0d:auto_generated.dataa[12]
dataa[13] => add_sub_o0d:auto_generated.dataa[13]
dataa[14] => add_sub_o0d:auto_generated.dataa[14]
dataa[15] => add_sub_o0d:auto_generated.dataa[15]
dataa[16] => add_sub_o0d:auto_generated.dataa[16]
dataa[17] => add_sub_o0d:auto_generated.dataa[17]
dataa[18] => add_sub_o0d:auto_generated.dataa[18]
dataa[19] => add_sub_o0d:auto_generated.dataa[19]
dataa[20] => add_sub_o0d:auto_generated.dataa[20]
dataa[21] => add_sub_o0d:auto_generated.dataa[21]
dataa[22] => add_sub_o0d:auto_generated.dataa[22]
dataa[23] => add_sub_o0d:auto_generated.dataa[23]
dataa[24] => add_sub_o0d:auto_generated.dataa[24]
dataa[25] => add_sub_o0d:auto_generated.dataa[25]
dataa[26] => add_sub_o0d:auto_generated.dataa[26]
dataa[27] => add_sub_o0d:auto_generated.dataa[27]
dataa[28] => add_sub_o0d:auto_generated.dataa[28]
dataa[29] => add_sub_o0d:auto_generated.dataa[29]
datab[0] => add_sub_o0d:auto_generated.datab[0]
datab[1] => add_sub_o0d:auto_generated.datab[1]
datab[2] => add_sub_o0d:auto_generated.datab[2]
datab[3] => add_sub_o0d:auto_generated.datab[3]
datab[4] => add_sub_o0d:auto_generated.datab[4]
datab[5] => add_sub_o0d:auto_generated.datab[5]
datab[6] => add_sub_o0d:auto_generated.datab[6]
datab[7] => add_sub_o0d:auto_generated.datab[7]
datab[8] => add_sub_o0d:auto_generated.datab[8]
datab[9] => add_sub_o0d:auto_generated.datab[9]
datab[10] => add_sub_o0d:auto_generated.datab[10]
datab[11] => add_sub_o0d:auto_generated.datab[11]
datab[12] => add_sub_o0d:auto_generated.datab[12]
datab[13] => add_sub_o0d:auto_generated.datab[13]
datab[14] => add_sub_o0d:auto_generated.datab[14]
datab[15] => add_sub_o0d:auto_generated.datab[15]
datab[16] => add_sub_o0d:auto_generated.datab[16]
datab[17] => add_sub_o0d:auto_generated.datab[17]
datab[18] => add_sub_o0d:auto_generated.datab[18]
datab[19] => add_sub_o0d:auto_generated.datab[19]
datab[20] => add_sub_o0d:auto_generated.datab[20]
datab[21] => add_sub_o0d:auto_generated.datab[21]
datab[22] => add_sub_o0d:auto_generated.datab[22]
datab[23] => add_sub_o0d:auto_generated.datab[23]
datab[24] => add_sub_o0d:auto_generated.datab[24]
datab[25] => add_sub_o0d:auto_generated.datab[25]
datab[26] => add_sub_o0d:auto_generated.datab[26]
datab[27] => add_sub_o0d:auto_generated.datab[27]
datab[28] => add_sub_o0d:auto_generated.datab[28]
datab[29] => add_sub_o0d:auto_generated.datab[29]
cin => add_sub_o0d:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_o0d:auto_generated.result[0]
result[1] <= add_sub_o0d:auto_generated.result[1]
result[2] <= add_sub_o0d:auto_generated.result[2]
result[3] <= add_sub_o0d:auto_generated.result[3]
result[4] <= add_sub_o0d:auto_generated.result[4]
result[5] <= add_sub_o0d:auto_generated.result[5]
result[6] <= add_sub_o0d:auto_generated.result[6]
result[7] <= add_sub_o0d:auto_generated.result[7]
result[8] <= add_sub_o0d:auto_generated.result[8]
result[9] <= add_sub_o0d:auto_generated.result[9]
result[10] <= add_sub_o0d:auto_generated.result[10]
result[11] <= add_sub_o0d:auto_generated.result[11]
result[12] <= add_sub_o0d:auto_generated.result[12]
result[13] <= add_sub_o0d:auto_generated.result[13]
result[14] <= add_sub_o0d:auto_generated.result[14]
result[15] <= add_sub_o0d:auto_generated.result[15]
result[16] <= add_sub_o0d:auto_generated.result[16]
result[17] <= add_sub_o0d:auto_generated.result[17]
result[18] <= add_sub_o0d:auto_generated.result[18]
result[19] <= add_sub_o0d:auto_generated.result[19]
result[20] <= add_sub_o0d:auto_generated.result[20]
result[21] <= add_sub_o0d:auto_generated.result[21]
result[22] <= add_sub_o0d:auto_generated.result[22]
result[23] <= add_sub_o0d:auto_generated.result[23]
result[24] <= add_sub_o0d:auto_generated.result[24]
result[25] <= add_sub_o0d:auto_generated.result[25]
result[26] <= add_sub_o0d:auto_generated.result[26]
result[27] <= add_sub_o0d:auto_generated.result[27]
result[28] <= add_sub_o0d:auto_generated.result[28]
result[29] <= add_sub_o0d:auto_generated.result[29]
cout <= <GND>
overflow <= <GND>


|ArrayUltrasound|ABS:ABS_inst|lpm_abs:lpm_abs_component|lpm_add_sub:adder|add_sub_o0d:auto_generated
cin => op_1.IN60
cin => op_1.IN61
dataa[0] => op_1.IN58
dataa[1] => op_1.IN56
dataa[2] => op_1.IN54
dataa[3] => op_1.IN52
dataa[4] => op_1.IN50
dataa[5] => op_1.IN48
dataa[6] => op_1.IN46
dataa[7] => op_1.IN44
dataa[8] => op_1.IN42
dataa[9] => op_1.IN40
dataa[10] => op_1.IN38
dataa[11] => op_1.IN36
dataa[12] => op_1.IN34
dataa[13] => op_1.IN32
dataa[14] => op_1.IN30
dataa[15] => op_1.IN28
dataa[16] => op_1.IN26
dataa[17] => op_1.IN24
dataa[18] => op_1.IN22
dataa[19] => op_1.IN20
dataa[20] => op_1.IN18
dataa[21] => op_1.IN16
dataa[22] => op_1.IN14
dataa[23] => op_1.IN12
dataa[24] => op_1.IN10
dataa[25] => op_1.IN8
dataa[26] => op_1.IN6
dataa[27] => op_1.IN4
dataa[28] => op_1.IN2
dataa[29] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
datab[13] => ~NO_FANOUT~
datab[14] => ~NO_FANOUT~
datab[15] => ~NO_FANOUT~
datab[16] => ~NO_FANOUT~
datab[17] => ~NO_FANOUT~
datab[18] => ~NO_FANOUT~
datab[19] => ~NO_FANOUT~
datab[20] => ~NO_FANOUT~
datab[21] => ~NO_FANOUT~
datab[22] => ~NO_FANOUT~
datab[23] => ~NO_FANOUT~
datab[24] => ~NO_FANOUT~
datab[25] => ~NO_FANOUT~
datab[26] => ~NO_FANOUT~
datab[27] => ~NO_FANOUT~
datab[28] => ~NO_FANOUT~
datab[29] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst
clk => clk.IN1
reset_n => reset_n.IN1
ast_sink_data[0] => ast_sink_data[0].IN1
ast_sink_data[1] => ast_sink_data[1].IN1
ast_sink_data[2] => ast_sink_data[2].IN1
ast_sink_data[3] => ast_sink_data[3].IN1
ast_sink_data[4] => ast_sink_data[4].IN1
ast_sink_data[5] => ast_sink_data[5].IN1
ast_sink_data[6] => ast_sink_data[6].IN1
ast_sink_data[7] => ast_sink_data[7].IN1
ast_sink_data[8] => ast_sink_data[8].IN1
ast_sink_data[9] => ast_sink_data[9].IN1
ast_sink_data[10] => ast_sink_data[10].IN1
ast_sink_data[11] => ast_sink_data[11].IN1
ast_sink_data[12] => ast_sink_data[12].IN1
ast_sink_data[13] => ast_sink_data[13].IN1
ast_sink_data[14] => ast_sink_data[14].IN1
ast_sink_valid => ast_sink_valid.IN1
ast_source_ready => ast_source_ready.IN1
ast_sink_error[0] => ast_sink_error[0].IN1
ast_sink_error[1] => ast_sink_error[1].IN1
ast_source_data[0] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[1] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[2] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[3] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[4] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[5] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[6] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[7] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[8] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[9] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[10] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[11] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[12] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[13] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[14] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[15] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[16] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[17] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[18] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[19] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[20] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[21] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[22] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[23] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[24] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[25] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[26] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[27] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[28] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[29] <= lf_ast:lf_ast_inst.ast_source_data
ast_source_data[30] <= lf_ast:lf_ast_inst.ast_source_data
ast_sink_ready <= lf_ast:lf_ast_inst.ast_sink_ready
ast_source_valid <= lf_ast:lf_ast_inst.ast_source_valid
ast_source_error[0] <= lf_ast:lf_ast_inst.ast_source_error
ast_source_error[1] <= lf_ast:lf_ast_inst.ast_source_error


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst
clk => auk_dspip_avalon_streaming_sink_fir_90:sink.clk
clk => auk_dspip_avalon_streaming_source_fir_90:source.clk
clk => auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl.clk
clk => lf_st:fircore.clk
reset_n => auk_dspip_avalon_streaming_sink_fir_90:sink.reset_n
reset_n => auk_dspip_avalon_streaming_source_fir_90:source.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[11]
ast_source_data[12] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[12]
ast_source_data[13] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[13]
ast_source_data[14] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[14]
ast_source_data[15] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[15]
ast_source_data[16] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[16]
ast_source_data[17] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[17]
ast_source_data[18] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[18]
ast_source_data[19] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[19]
ast_source_data[20] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[20]
ast_source_data[21] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[21]
ast_source_data[22] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[22]
ast_source_data[23] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[23]
ast_source_data[24] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[24]
ast_source_data[25] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[25]
ast_source_data[26] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[26]
ast_source_data[27] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[27]
ast_source_data[28] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[28]
ast_source_data[29] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[29]
ast_source_data[30] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[30]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[11]
ast_sink_data[12] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[12]
ast_sink_data[13] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[13]
ast_sink_data[14] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[14]
ast_sink_valid => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_fir_90:source.at_source_ready
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_error[1]


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
clk => sink_start.CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[14]
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[15]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[16]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_valid => sink_comb_update_1.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => sink_next_state.OUTPUTSELECT
at_sink_error[0] => packet_error0.IN1
at_sink_error[1] => ~NO_FANOUT~


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
data[7] => a_fffifo:subfifo.data[7]
data[8] => a_fffifo:subfifo.data[8]
data[9] => a_fffifo:subfifo.data[9]
data[10] => a_fffifo:subfifo.data[10]
data[11] => a_fffifo:subfifo.data[11]
data[12] => a_fffifo:subfifo.data[12]
data[13] => a_fffifo:subfifo.data[13]
data[14] => a_fffifo:subfifo.data[14]
data[15] => a_fffifo:subfifo.data[15]
data[16] => a_fffifo:subfifo.data[16]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
q[3] <= a_fffifo:subfifo.q[3]
q[4] <= a_fffifo:subfifo.q[4]
q[5] <= a_fffifo:subfifo.q[5]
q[6] <= a_fffifo:subfifo.q[6]
q[7] <= a_fffifo:subfifo.q[7]
q[8] <= a_fffifo:subfifo.q[8]
q[9] <= a_fffifo:subfifo.q[9]
q[10] <= a_fffifo:subfifo.q[10]
q[11] <= a_fffifo:subfifo.q[11]
q[12] <= a_fffifo:subfifo.q[12]
q[13] <= a_fffifo:subfifo.q[13]
q[14] <= a_fffifo:subfifo.q[14]
q[15] <= a_fffifo:subfifo.q[15]
q[16] <= a_fffifo:subfifo.q[16]
wrreq => a_fffifo:subfifo.wreq
wrreq => _.IN1
wrreq => _.IN0
rdreq => a_fffifo:subfifo.rreq
rdreq => _.IN0
rdreq => _.IN1
clock => a_fffifo:subfifo.clock
clock => sm_almost_full.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full.IN1
sclr => a_fffifo:subfifo.sclr
sclr => _.IN0
sclr => _.IN0
empty <= a_fffifo:subfifo.empty
full <= full.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
data[3] => lpm_ff:data_node[0][0].data[3]
data[3] => lpm_ff:data_node[0][1].data[3]
data[4] => lpm_ff:data_node[0][0].data[4]
data[4] => lpm_ff:data_node[0][1].data[4]
data[5] => lpm_ff:data_node[0][0].data[5]
data[5] => lpm_ff:data_node[0][1].data[5]
data[6] => lpm_ff:data_node[0][0].data[6]
data[6] => lpm_ff:data_node[0][1].data[6]
data[7] => lpm_ff:data_node[0][0].data[7]
data[7] => lpm_ff:data_node[0][1].data[7]
data[8] => lpm_ff:data_node[0][0].data[8]
data[8] => lpm_ff:data_node[0][1].data[8]
data[9] => lpm_ff:data_node[0][0].data[9]
data[9] => lpm_ff:data_node[0][1].data[9]
data[10] => lpm_ff:data_node[0][0].data[10]
data[10] => lpm_ff:data_node[0][1].data[10]
data[11] => lpm_ff:data_node[0][0].data[11]
data[11] => lpm_ff:data_node[0][1].data[11]
data[12] => lpm_ff:data_node[0][0].data[12]
data[12] => lpm_ff:data_node[0][1].data[12]
data[13] => lpm_ff:data_node[0][0].data[13]
data[13] => lpm_ff:data_node[0][1].data[13]
data[14] => lpm_ff:data_node[0][0].data[14]
data[14] => lpm_ff:data_node[0][1].data[14]
data[15] => lpm_ff:data_node[0][0].data[15]
data[15] => lpm_ff:data_node[0][1].data[15]
data[16] => lpm_ff:data_node[0][0].data[16]
data[16] => lpm_ff:data_node[0][1].data[16]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
q[3] <= lpm_ff:output_buffer.q[3]
q[4] <= lpm_ff:output_buffer.q[4]
q[5] <= lpm_ff:output_buffer.q[5]
q[6] <= lpm_ff:output_buffer.q[6]
q[7] <= lpm_ff:output_buffer.q[7]
q[8] <= lpm_ff:output_buffer.q[8]
q[9] <= lpm_ff:output_buffer.q[9]
q[10] <= lpm_ff:output_buffer.q[10]
q[11] <= lpm_ff:output_buffer.q[11]
q[12] <= lpm_ff:output_buffer.q[12]
q[13] <= lpm_ff:output_buffer.q[13]
q[14] <= lpm_ff:output_buffer.q[14]
q[15] <= lpm_ff:output_buffer.q[15]
q[16] <= lpm_ff:output_buffer.q[16]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_orc:auto_generated.data[0]
data[0][1] => mux_orc:auto_generated.data[1]
data[0][2] => mux_orc:auto_generated.data[2]
data[0][3] => mux_orc:auto_generated.data[3]
data[0][4] => mux_orc:auto_generated.data[4]
data[0][5] => mux_orc:auto_generated.data[5]
data[0][6] => mux_orc:auto_generated.data[6]
data[0][7] => mux_orc:auto_generated.data[7]
data[0][8] => mux_orc:auto_generated.data[8]
data[0][9] => mux_orc:auto_generated.data[9]
data[0][10] => mux_orc:auto_generated.data[10]
data[0][11] => mux_orc:auto_generated.data[11]
data[0][12] => mux_orc:auto_generated.data[12]
data[0][13] => mux_orc:auto_generated.data[13]
data[0][14] => mux_orc:auto_generated.data[14]
data[0][15] => mux_orc:auto_generated.data[15]
data[0][16] => mux_orc:auto_generated.data[16]
data[1][0] => mux_orc:auto_generated.data[17]
data[1][1] => mux_orc:auto_generated.data[18]
data[1][2] => mux_orc:auto_generated.data[19]
data[1][3] => mux_orc:auto_generated.data[20]
data[1][4] => mux_orc:auto_generated.data[21]
data[1][5] => mux_orc:auto_generated.data[22]
data[1][6] => mux_orc:auto_generated.data[23]
data[1][7] => mux_orc:auto_generated.data[24]
data[1][8] => mux_orc:auto_generated.data[25]
data[1][9] => mux_orc:auto_generated.data[26]
data[1][10] => mux_orc:auto_generated.data[27]
data[1][11] => mux_orc:auto_generated.data[28]
data[1][12] => mux_orc:auto_generated.data[29]
data[1][13] => mux_orc:auto_generated.data[30]
data[1][14] => mux_orc:auto_generated.data[31]
data[1][15] => mux_orc:auto_generated.data[32]
data[1][16] => mux_orc:auto_generated.data[33]
data[2][0] => mux_orc:auto_generated.data[34]
data[2][1] => mux_orc:auto_generated.data[35]
data[2][2] => mux_orc:auto_generated.data[36]
data[2][3] => mux_orc:auto_generated.data[37]
data[2][4] => mux_orc:auto_generated.data[38]
data[2][5] => mux_orc:auto_generated.data[39]
data[2][6] => mux_orc:auto_generated.data[40]
data[2][7] => mux_orc:auto_generated.data[41]
data[2][8] => mux_orc:auto_generated.data[42]
data[2][9] => mux_orc:auto_generated.data[43]
data[2][10] => mux_orc:auto_generated.data[44]
data[2][11] => mux_orc:auto_generated.data[45]
data[2][12] => mux_orc:auto_generated.data[46]
data[2][13] => mux_orc:auto_generated.data[47]
data[2][14] => mux_orc:auto_generated.data[48]
data[2][15] => mux_orc:auto_generated.data[49]
data[2][16] => mux_orc:auto_generated.data[50]
data[3][0] => mux_orc:auto_generated.data[51]
data[3][1] => mux_orc:auto_generated.data[52]
data[3][2] => mux_orc:auto_generated.data[53]
data[3][3] => mux_orc:auto_generated.data[54]
data[3][4] => mux_orc:auto_generated.data[55]
data[3][5] => mux_orc:auto_generated.data[56]
data[3][6] => mux_orc:auto_generated.data[57]
data[3][7] => mux_orc:auto_generated.data[58]
data[3][8] => mux_orc:auto_generated.data[59]
data[3][9] => mux_orc:auto_generated.data[60]
data[3][10] => mux_orc:auto_generated.data[61]
data[3][11] => mux_orc:auto_generated.data[62]
data[3][12] => mux_orc:auto_generated.data[63]
data[3][13] => mux_orc:auto_generated.data[64]
data[3][14] => mux_orc:auto_generated.data[65]
data[3][15] => mux_orc:auto_generated.data[66]
data[3][16] => mux_orc:auto_generated.data[67]
sel[0] => mux_orc:auto_generated.sel[0]
sel[1] => mux_orc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_orc:auto_generated.result[0]
result[1] <= mux_orc:auto_generated.result[1]
result[2] <= mux_orc:auto_generated.result[2]
result[3] <= mux_orc:auto_generated.result[3]
result[4] <= mux_orc:auto_generated.result[4]
result[5] <= mux_orc:auto_generated.result[5]
result[6] <= mux_orc:auto_generated.result[6]
result[7] <= mux_orc:auto_generated.result[7]
result[8] <= mux_orc:auto_generated.result[8]
result[9] <= mux_orc:auto_generated.result[9]
result[10] <= mux_orc:auto_generated.result[10]
result[11] <= mux_orc:auto_generated.result[11]
result[12] <= mux_orc:auto_generated.result[12]
result[13] <= mux_orc:auto_generated.result[13]
result[14] <= mux_orc:auto_generated.result[14]
result[15] <= mux_orc:auto_generated.result[15]
result[16] <= mux_orc:auto_generated.result[16]


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_orc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_lrc:auto_generated.data[0]
data[0][1] => mux_lrc:auto_generated.data[1]
data[0][2] => mux_lrc:auto_generated.data[2]
data[0][3] => mux_lrc:auto_generated.data[3]
data[0][4] => mux_lrc:auto_generated.data[4]
data[0][5] => mux_lrc:auto_generated.data[5]
data[0][6] => mux_lrc:auto_generated.data[6]
data[0][7] => mux_lrc:auto_generated.data[7]
data[0][8] => mux_lrc:auto_generated.data[8]
data[0][9] => mux_lrc:auto_generated.data[9]
data[0][10] => mux_lrc:auto_generated.data[10]
data[0][11] => mux_lrc:auto_generated.data[11]
data[0][12] => mux_lrc:auto_generated.data[12]
data[0][13] => mux_lrc:auto_generated.data[13]
data[0][14] => mux_lrc:auto_generated.data[14]
data[0][15] => mux_lrc:auto_generated.data[15]
data[0][16] => mux_lrc:auto_generated.data[16]
data[1][0] => mux_lrc:auto_generated.data[17]
data[1][1] => mux_lrc:auto_generated.data[18]
data[1][2] => mux_lrc:auto_generated.data[19]
data[1][3] => mux_lrc:auto_generated.data[20]
data[1][4] => mux_lrc:auto_generated.data[21]
data[1][5] => mux_lrc:auto_generated.data[22]
data[1][6] => mux_lrc:auto_generated.data[23]
data[1][7] => mux_lrc:auto_generated.data[24]
data[1][8] => mux_lrc:auto_generated.data[25]
data[1][9] => mux_lrc:auto_generated.data[26]
data[1][10] => mux_lrc:auto_generated.data[27]
data[1][11] => mux_lrc:auto_generated.data[28]
data[1][12] => mux_lrc:auto_generated.data[29]
data[1][13] => mux_lrc:auto_generated.data[30]
data[1][14] => mux_lrc:auto_generated.data[31]
data[1][15] => mux_lrc:auto_generated.data[32]
data[1][16] => mux_lrc:auto_generated.data[33]
sel[0] => mux_lrc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_lrc:auto_generated.result[0]
result[1] <= mux_lrc:auto_generated.result[1]
result[2] <= mux_lrc:auto_generated.result[2]
result[3] <= mux_lrc:auto_generated.result[3]
result[4] <= mux_lrc:auto_generated.result[4]
result[5] <= mux_lrc:auto_generated.result[5]
result[6] <= mux_lrc:auto_generated.result[6]
result[7] <= mux_lrc:auto_generated.result[7]
result[8] <= mux_lrc:auto_generated.result[8]
result[9] <= mux_lrc:auto_generated.result[9]
result[10] <= mux_lrc:auto_generated.result[10]
result[11] <= mux_lrc:auto_generated.result[11]
result[12] <= mux_lrc:auto_generated.result[12]
result[13] <= mux_lrc:auto_generated.result[13]
result[14] <= mux_lrc:auto_generated.result[14]
result[15] <= mux_lrc:auto_generated.result[15]
result[16] <= mux_lrc:auto_generated.result[16]


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_lrc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[0].IN1
data[18] => result_node[1].IN1
data[19] => result_node[2].IN1
data[20] => result_node[3].IN1
data[21] => result_node[4].IN1
data[22] => result_node[5].IN1
data[23] => result_node[6].IN1
data[24] => result_node[7].IN1
data[25] => result_node[8].IN1
data[26] => result_node[9].IN1
data[27] => result_node[10].IN1
data[28] => result_node[11].IN1
data[29] => result_node[12].IN1
data[30] => result_node[13].IN1
data[31] => result_node[14].IN1
data[32] => result_node[15].IN1
data[33] => result_node[16].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_orc:auto_generated.data[0]
data[0][1] => mux_orc:auto_generated.data[1]
data[0][2] => mux_orc:auto_generated.data[2]
data[0][3] => mux_orc:auto_generated.data[3]
data[0][4] => mux_orc:auto_generated.data[4]
data[0][5] => mux_orc:auto_generated.data[5]
data[0][6] => mux_orc:auto_generated.data[6]
data[0][7] => mux_orc:auto_generated.data[7]
data[0][8] => mux_orc:auto_generated.data[8]
data[0][9] => mux_orc:auto_generated.data[9]
data[0][10] => mux_orc:auto_generated.data[10]
data[0][11] => mux_orc:auto_generated.data[11]
data[0][12] => mux_orc:auto_generated.data[12]
data[0][13] => mux_orc:auto_generated.data[13]
data[0][14] => mux_orc:auto_generated.data[14]
data[0][15] => mux_orc:auto_generated.data[15]
data[0][16] => mux_orc:auto_generated.data[16]
data[1][0] => mux_orc:auto_generated.data[17]
data[1][1] => mux_orc:auto_generated.data[18]
data[1][2] => mux_orc:auto_generated.data[19]
data[1][3] => mux_orc:auto_generated.data[20]
data[1][4] => mux_orc:auto_generated.data[21]
data[1][5] => mux_orc:auto_generated.data[22]
data[1][6] => mux_orc:auto_generated.data[23]
data[1][7] => mux_orc:auto_generated.data[24]
data[1][8] => mux_orc:auto_generated.data[25]
data[1][9] => mux_orc:auto_generated.data[26]
data[1][10] => mux_orc:auto_generated.data[27]
data[1][11] => mux_orc:auto_generated.data[28]
data[1][12] => mux_orc:auto_generated.data[29]
data[1][13] => mux_orc:auto_generated.data[30]
data[1][14] => mux_orc:auto_generated.data[31]
data[1][15] => mux_orc:auto_generated.data[32]
data[1][16] => mux_orc:auto_generated.data[33]
data[2][0] => mux_orc:auto_generated.data[34]
data[2][1] => mux_orc:auto_generated.data[35]
data[2][2] => mux_orc:auto_generated.data[36]
data[2][3] => mux_orc:auto_generated.data[37]
data[2][4] => mux_orc:auto_generated.data[38]
data[2][5] => mux_orc:auto_generated.data[39]
data[2][6] => mux_orc:auto_generated.data[40]
data[2][7] => mux_orc:auto_generated.data[41]
data[2][8] => mux_orc:auto_generated.data[42]
data[2][9] => mux_orc:auto_generated.data[43]
data[2][10] => mux_orc:auto_generated.data[44]
data[2][11] => mux_orc:auto_generated.data[45]
data[2][12] => mux_orc:auto_generated.data[46]
data[2][13] => mux_orc:auto_generated.data[47]
data[2][14] => mux_orc:auto_generated.data[48]
data[2][15] => mux_orc:auto_generated.data[49]
data[2][16] => mux_orc:auto_generated.data[50]
data[3][0] => mux_orc:auto_generated.data[51]
data[3][1] => mux_orc:auto_generated.data[52]
data[3][2] => mux_orc:auto_generated.data[53]
data[3][3] => mux_orc:auto_generated.data[54]
data[3][4] => mux_orc:auto_generated.data[55]
data[3][5] => mux_orc:auto_generated.data[56]
data[3][6] => mux_orc:auto_generated.data[57]
data[3][7] => mux_orc:auto_generated.data[58]
data[3][8] => mux_orc:auto_generated.data[59]
data[3][9] => mux_orc:auto_generated.data[60]
data[3][10] => mux_orc:auto_generated.data[61]
data[3][11] => mux_orc:auto_generated.data[62]
data[3][12] => mux_orc:auto_generated.data[63]
data[3][13] => mux_orc:auto_generated.data[64]
data[3][14] => mux_orc:auto_generated.data[65]
data[3][15] => mux_orc:auto_generated.data[66]
data[3][16] => mux_orc:auto_generated.data[67]
sel[0] => mux_orc:auto_generated.sel[0]
sel[1] => mux_orc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_orc:auto_generated.result[0]
result[1] <= mux_orc:auto_generated.result[1]
result[2] <= mux_orc:auto_generated.result[2]
result[3] <= mux_orc:auto_generated.result[3]
result[4] <= mux_orc:auto_generated.result[4]
result[5] <= mux_orc:auto_generated.result[5]
result[6] <= mux_orc:auto_generated.result[6]
result[7] <= mux_orc:auto_generated.result[7]
result[8] <= mux_orc:auto_generated.result[8]
result[9] <= mux_orc:auto_generated.result[9]
result[10] <= mux_orc:auto_generated.result[10]
result[11] <= mux_orc:auto_generated.result[11]
result[12] <= mux_orc:auto_generated.result[12]
result[13] <= mux_orc:auto_generated.result[13]
result[14] <= mux_orc:auto_generated.result[14]
result[15] <= mux_orc:auto_generated.result[15]
result[16] <= mux_orc:auto_generated.result[16]


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_orc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_p9f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_p9f:auto_generated.cnt_en
updown => cntr_p9f:auto_generated.updown
aclr => cntr_p9f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_p9f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_p9f:auto_generated.q[0]
q[1] <= cntr_p9f:auto_generated.q[1]
q[2] <= cntr_p9f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_p9f:auto_generated
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[16].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_vdg:auto_generated.dataa[0]
dataa[1] => cmpr_vdg:auto_generated.dataa[1]
dataa[2] => cmpr_vdg:auto_generated.dataa[2]
datab[0] => cmpr_vdg:auto_generated.datab[0]
datab[1] => cmpr_vdg:auto_generated.datab[1]
datab[2] => cmpr_vdg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_vdg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_vdg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_vdg:auto_generated.dataa[0]
dataa[1] => cmpr_vdg:auto_generated.dataa[1]
dataa[2] => cmpr_vdg:auto_generated.dataa[2]
datab[0] => cmpr_vdg:auto_generated.datab[0]
datab[1] => cmpr_vdg:auto_generated.datab[1]
datab[2] => cmpr_vdg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_vdg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_vdg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int1[18].CLK
clk => data_int1[19].CLK
clk => data_int1[20].CLK
clk => data_int1[21].CLK
clk => data_int1[22].CLK
clk => data_int1[23].CLK
clk => data_int1[24].CLK
clk => data_int1[25].CLK
clk => data_int1[26].CLK
clk => data_int1[27].CLK
clk => data_int1[28].CLK
clk => data_int1[29].CLK
clk => data_int1[30].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => data_int[18].CLK
clk => data_int[19].CLK
clk => data_int[20].CLK
clk => data_int[21].CLK
clk => data_int[22].CLK
clk => data_int[23].CLK
clk => data_int[24].CLK
clk => data_int[25].CLK
clk => data_int[26].CLK
clk => data_int[27].CLK
clk => data_int[28].CLK
clk => data_int[29].CLK
clk => data_int[30].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => at_source_data[18]~reg0.CLK
clk => at_source_data[19]~reg0.CLK
clk => at_source_data[20]~reg0.CLK
clk => at_source_data[21]~reg0.CLK
clk => at_source_data[22]~reg0.CLK
clk => at_source_data[23]~reg0.CLK
clk => at_source_data[24]~reg0.CLK
clk => at_source_data[25]~reg0.CLK
clk => at_source_data[26]~reg0.CLK
clk => at_source_data[27]~reg0.CLK
clk => at_source_data[28]~reg0.CLK
clk => at_source_data[29]~reg0.CLK
clk => at_source_data[30]~reg0.CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => at_source_data[18]~reg0.ACLR
reset_n => at_source_data[19]~reg0.ACLR
reset_n => at_source_data[20]~reg0.ACLR
reset_n => at_source_data[21]~reg0.ACLR
reset_n => at_source_data[22]~reg0.ACLR
reset_n => at_source_data[23]~reg0.ACLR
reset_n => at_source_data[24]~reg0.ACLR
reset_n => at_source_data[25]~reg0.ACLR
reset_n => at_source_data[26]~reg0.ACLR
reset_n => at_source_data[27]~reg0.ACLR
reset_n => at_source_data[28]~reg0.ACLR
reset_n => at_source_data[29]~reg0.ACLR
reset_n => at_source_data[30]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int[18].ACLR
reset_n => data_int[19].ACLR
reset_n => data_int[20].ACLR
reset_n => data_int[21].ACLR
reset_n => data_int[22].ACLR
reset_n => data_int[23].ACLR
reset_n => data_int[24].ACLR
reset_n => data_int[25].ACLR
reset_n => data_int[26].ACLR
reset_n => data_int[27].ACLR
reset_n => data_int[28].ACLR
reset_n => data_int[29].ACLR
reset_n => data_int[30].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => data_int1[18].ACLR
reset_n => data_int1[19].ACLR
reset_n => data_int1[20].ACLR
reset_n => data_int1[21].ACLR
reset_n => data_int1[22].ACLR
reset_n => data_int1[23].ACLR
reset_n => data_int1[24].ACLR
reset_n => data_int1[25].ACLR
reset_n => data_int1[26].ACLR
reset_n => data_int1[27].ACLR
reset_n => data_int1[28].ACLR
reset_n => data_int1[29].ACLR
reset_n => data_int1[30].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data[18] => data_int[18].DATAIN
data[18] => data_int1[18].DATAIN
data[19] => data_int[19].DATAIN
data[19] => data_int1[19].DATAIN
data[20] => data_int[20].DATAIN
data[20] => data_int1[20].DATAIN
data[21] => data_int[21].DATAIN
data[21] => data_int1[21].DATAIN
data[22] => data_int[22].DATAIN
data[22] => data_int1[22].DATAIN
data[23] => data_int[23].DATAIN
data[23] => data_int1[23].DATAIN
data[24] => data_int[24].DATAIN
data[24] => data_int1[24].DATAIN
data[25] => data_int[25].DATAIN
data[25] => data_int1[25].DATAIN
data[26] => data_int[26].DATAIN
data[26] => data_int1[26].DATAIN
data[27] => data_int[27].DATAIN
data[27] => data_int1[27].DATAIN
data[28] => data_int[28].DATAIN
data[28] => data_int1[28].DATAIN
data[29] => data_int[29].DATAIN
data[29] => data_int1[29].DATAIN
data[30] => data_int[30].DATAIN
data[30] => data_int1[30].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => source_state.start.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= at_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= at_source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= at_source_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= at_source_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= at_source_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= at_source_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= at_source_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= at_source_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= at_source_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= at_source_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= at_source_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[27] <= at_source_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[28] <= at_source_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[29] <= at_source_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[30] <= at_source_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore
clk => clk.IN265
rst => rst.IN48
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
clk_en => clk_en.IN217
rdy_to_ld <= par_ctrl:Uctrl.rdy_to_ld
done <= par_ctrl:Uctrl.done
fir_result[0] <= mac_tl:Umtl.data_out
fir_result[1] <= mac_tl:Umtl.data_out
fir_result[2] <= mac_tl:Umtl.data_out
fir_result[3] <= mac_tl:Umtl.data_out
fir_result[4] <= mac_tl:Umtl.data_out
fir_result[5] <= mac_tl:Umtl.data_out
fir_result[6] <= mac_tl:Umtl.data_out
fir_result[7] <= mac_tl:Umtl.data_out
fir_result[8] <= mac_tl:Umtl.data_out
fir_result[9] <= mac_tl:Umtl.data_out
fir_result[10] <= mac_tl:Umtl.data_out
fir_result[11] <= mac_tl:Umtl.data_out
fir_result[12] <= mac_tl:Umtl.data_out
fir_result[13] <= mac_tl:Umtl.data_out
fir_result[14] <= mac_tl:Umtl.data_out
fir_result[15] <= mac_tl:Umtl.data_out
fir_result[16] <= mac_tl:Umtl.data_out
fir_result[17] <= mac_tl:Umtl.data_out
fir_result[18] <= mac_tl:Umtl.data_out
fir_result[19] <= mac_tl:Umtl.data_out
fir_result[20] <= mac_tl:Umtl.data_out
fir_result[21] <= mac_tl:Umtl.data_out
fir_result[22] <= mac_tl:Umtl.data_out
fir_result[23] <= mac_tl:Umtl.data_out
fir_result[24] <= mac_tl:Umtl.data_out
fir_result[25] <= mac_tl:Umtl.data_out
fir_result[26] <= mac_tl:Umtl.data_out
fir_result[27] <= mac_tl:Umtl.data_out
fir_result[28] <= mac_tl:Umtl.data_out
fir_result[29] <= mac_tl:Umtl.data_out
fir_result[30] <= mac_tl:Umtl.data_out


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc0n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc1n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc2n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc3n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc4n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc5n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc6n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc7n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc8n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc9n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc10n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc11n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc12n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc13n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc14n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc15n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc16n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc17n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc18n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc19n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc20n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc21n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc22n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc23n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc24n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc25n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc26n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc27n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc28n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc29n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc30n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc31n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc32n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc33n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc34n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc35n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc36n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc37n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc38n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc39n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc40n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc41n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc42n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc43n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc44n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc45n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|tdl_da_lc:Utdldalc46n
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
clk_en => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_0_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_1_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_2_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_3_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_4_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_5_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_6_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_7_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_8_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_9_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_10_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_11_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_12_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_13_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_14_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_15_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_16_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_17_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_18_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_19_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_20_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_21_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_22_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|uadd_cen:U_23_sym_add
clk => res[0]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[12]~reg0.CLK
clk => res[13]~reg0.CLK
clk => res[14]~reg0.CLK
clk => res[15]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
gclk_en => res[13]~reg0.ENA
gclk_en => res[14]~reg0.ENA
gclk_en => res[15]~reg0.ENA
ain[0] => Add0.IN15
ain[1] => Add0.IN14
ain[2] => Add0.IN13
ain[3] => Add0.IN12
ain[4] => Add0.IN11
ain[5] => Add0.IN10
ain[6] => Add0.IN9
ain[7] => Add0.IN8
ain[8] => Add0.IN7
ain[9] => Add0.IN6
ain[10] => Add0.IN5
ain[11] => Add0.IN4
ain[12] => Add0.IN3
ain[13] => Add0.IN2
ain[14] => Add0.IN1
bin[0] => Add0.IN30
bin[1] => Add0.IN29
bin[2] => Add0.IN28
bin[3] => Add0.IN27
bin[4] => Add0.IN26
bin[5] => Add0.IN25
bin[6] => Add0.IN24
bin[7] => Add0.IN23
bin[8] => Add0.IN22
bin[9] => Add0.IN21
bin[10] => Add0.IN20
bin[11] => Add0.IN19
bin[12] => Add0.IN18
bin[13] => Add0.IN17
bin[14] => Add0.IN16
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur0_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur1_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur2_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => data_out[0]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur3_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[1] => Decoder0.IN2
addr_in[1] => data_out[1]~reg0.DATAIN
addr_in[1] => data_out[0]~reg0.DATAIN
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur4_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder1.IN3
addr_in[0] => Decoder2.IN2
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN2
addr_in[1] => Decoder3.IN1
addr_in[2] => Decoder0.IN1
addr_in[2] => Decoder1.IN1
addr_in[2] => Decoder2.IN1
addr_in[2] => Decoder3.IN0
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_0_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_1_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_2_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_3_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_4_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_5_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_6_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_7_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_8_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_9_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_10_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_11_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_12_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_13_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_14_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|rom_lut_r_cen:Ur5_n_15_pp
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
gclk_en => data_out[3]~reg0.ENA
gclk_en => data_out[2]~reg0.ENA
gclk_en => data_out[1]~reg0.ENA
gclk_en => data_out[0]~reg0.ENA
gclk_en => data_out[4]~reg0.ENA
gclk_en => data_out[5]~reg0.ENA
gclk_en => data_out[6]~reg0.ENA
gclk_en => data_out[7]~reg0.ENA
gclk_en => data_out[8]~reg0.ENA
gclk_en => data_out[9]~reg0.ENA
gclk_en => data_out[10]~reg0.ENA
gclk_en => data_out[11]~reg0.ENA
gclk_en => data_out[12]~reg0.ENA
gclk_en => data_out[13]~reg0.ENA
addr_in[0] => Decoder0.IN3
addr_in[0] => Decoder1.IN2
addr_in[0] => Decoder2.IN1
addr_in[0] => data_out[0]~reg0.DATAIN
addr_in[1] => Decoder0.IN2
addr_in[1] => Decoder1.IN1
addr_in[2] => Decoder0.IN1
addr_in[3] => Decoder0.IN0
addr_in[3] => Decoder1.IN0
addr_in[3] => Decoder2.IN0
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_4_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_5_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_6_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_0_n_7_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_1_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_1_n_3_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_2_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
ain[0] => Add0.IN32
ain[1] => Add0.IN31
ain[2] => Add0.IN30
ain[3] => Add0.IN29
ain[4] => Add0.IN28
ain[5] => Add0.IN27
ain[6] => Add0.IN26
ain[7] => Add0.IN25
ain[8] => Add0.IN24
ain[9] => Add0.IN23
ain[10] => Add0.IN22
ain[11] => Add0.IN21
ain[12] => Add0.IN20
ain[13] => Add0.IN19
ain[14] => Add0.IN18
ain[15] => Add0.IN17
ain[16] => Add0.IN16
ain[17] => Add0.IN15
ain[18] => Add0.IN14
ain[19] => Add0.IN13
ain[20] => Add0.IN12
ain[21] => Add0.IN11
ain[22] => Add0.IN10
ain[23] => Add0.IN9
ain[24] => Add0.IN8
ain[25] => Add0.IN7
ain[26] => Add0.IN6
ain[27] => Add0.IN5
ain[28] => Add0.IN4
ain[29] => Add0.IN3
ain[30] => Add0.IN1
ain[30] => Add0.IN2
bin[0] => Add0.IN64
bin[1] => Add0.IN63
bin[2] => Add0.IN62
bin[3] => Add0.IN61
bin[4] => Add0.IN60
bin[5] => Add0.IN59
bin[6] => Add0.IN58
bin[7] => Add0.IN57
bin[8] => Add0.IN56
bin[9] => Add0.IN55
bin[10] => Add0.IN54
bin[11] => Add0.IN53
bin[12] => Add0.IN52
bin[13] => Add0.IN51
bin[14] => Add0.IN50
bin[15] => Add0.IN49
bin[16] => Add0.IN48
bin[17] => Add0.IN47
bin[18] => Add0.IN46
bin[19] => Add0.IN45
bin[20] => Add0.IN44
bin[21] => Add0.IN43
bin[22] => Add0.IN42
bin[23] => Add0.IN41
bin[24] => Add0.IN40
bin[25] => Add0.IN39
bin[26] => Add0.IN38
bin[27] => Add0.IN37
bin[28] => Add0.IN36
bin[29] => Add0.IN35
bin[30] => Add0.IN33
bin[30] => Add0.IN34
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_5_lut_l_3_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
ain[0] => Add0.IN33
ain[1] => Add0.IN32
ain[2] => Add0.IN31
ain[3] => Add0.IN30
ain[4] => Add0.IN29
ain[5] => Add0.IN28
ain[6] => Add0.IN27
ain[7] => Add0.IN26
ain[8] => Add0.IN25
ain[9] => Add0.IN24
ain[10] => Add0.IN23
ain[11] => Add0.IN22
ain[12] => Add0.IN21
ain[13] => Add0.IN20
ain[14] => Add0.IN19
ain[15] => Add0.IN18
ain[16] => Add0.IN17
ain[17] => Add0.IN16
ain[18] => Add0.IN15
ain[19] => Add0.IN14
ain[20] => Add0.IN13
ain[21] => Add0.IN12
ain[22] => Add0.IN11
ain[23] => Add0.IN10
ain[24] => Add0.IN9
ain[25] => Add0.IN8
ain[26] => Add0.IN7
ain[27] => Add0.IN6
ain[28] => Add0.IN5
ain[29] => Add0.IN4
ain[30] => Add0.IN3
ain[31] => Add0.IN1
ain[31] => Add0.IN2
bin[0] => Add0.IN66
bin[1] => Add0.IN65
bin[2] => Add0.IN64
bin[3] => Add0.IN63
bin[4] => Add0.IN62
bin[5] => Add0.IN61
bin[6] => Add0.IN60
bin[7] => Add0.IN59
bin[8] => Add0.IN58
bin[9] => Add0.IN57
bin[10] => Add0.IN56
bin[11] => Add0.IN55
bin[12] => Add0.IN54
bin[13] => Add0.IN53
bin[14] => Add0.IN52
bin[15] => Add0.IN51
bin[16] => Add0.IN50
bin[17] => Add0.IN49
bin[18] => Add0.IN48
bin[19] => Add0.IN47
bin[20] => Add0.IN46
bin[21] => Add0.IN45
bin[22] => Add0.IN44
bin[23] => Add0.IN43
bin[24] => Add0.IN42
bin[25] => Add0.IN41
bin[26] => Add0.IN40
bin[27] => Add0.IN39
bin[28] => Add0.IN38
bin[29] => Add0.IN37
bin[30] => Add0.IN36
bin[31] => Add0.IN34
bin[31] => Add0.IN35
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_2_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
ain[0] => Add0.IN34
ain[1] => Add0.IN33
ain[2] => Add0.IN32
ain[3] => Add0.IN31
ain[4] => Add0.IN30
ain[5] => Add0.IN29
ain[6] => Add0.IN28
ain[7] => Add0.IN27
ain[8] => Add0.IN26
ain[9] => Add0.IN25
ain[10] => Add0.IN24
ain[11] => Add0.IN23
ain[12] => Add0.IN22
ain[13] => Add0.IN21
ain[14] => Add0.IN20
ain[15] => Add0.IN19
ain[16] => Add0.IN18
ain[17] => Add0.IN17
ain[18] => Add0.IN16
ain[19] => Add0.IN15
ain[20] => Add0.IN14
ain[21] => Add0.IN13
ain[22] => Add0.IN12
ain[23] => Add0.IN11
ain[24] => Add0.IN10
ain[25] => Add0.IN9
ain[26] => Add0.IN8
ain[27] => Add0.IN7
ain[28] => Add0.IN6
ain[29] => Add0.IN5
ain[30] => Add0.IN4
ain[31] => Add0.IN3
ain[32] => Add0.IN1
ain[32] => Add0.IN2
bin[0] => Add0.IN68
bin[1] => Add0.IN67
bin[2] => Add0.IN66
bin[3] => Add0.IN65
bin[4] => Add0.IN64
bin[5] => Add0.IN63
bin[6] => Add0.IN62
bin[7] => Add0.IN61
bin[8] => Add0.IN60
bin[9] => Add0.IN59
bin[10] => Add0.IN58
bin[11] => Add0.IN57
bin[12] => Add0.IN56
bin[13] => Add0.IN55
bin[14] => Add0.IN54
bin[15] => Add0.IN53
bin[16] => Add0.IN52
bin[17] => Add0.IN51
bin[18] => Add0.IN50
bin[19] => Add0.IN49
bin[20] => Add0.IN48
bin[21] => Add0.IN47
bin[22] => Add0.IN46
bin[23] => Add0.IN45
bin[24] => Add0.IN44
bin[25] => Add0.IN43
bin[26] => Add0.IN42
bin[27] => Add0.IN41
bin[28] => Add0.IN40
bin[29] => Add0.IN39
bin[30] => Add0.IN38
bin[31] => Add0.IN37
bin[32] => Add0.IN35
bin[32] => Add0.IN36
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
ain[0] => Add0.IN35
ain[1] => Add0.IN34
ain[2] => Add0.IN33
ain[3] => Add0.IN32
ain[4] => Add0.IN31
ain[5] => Add0.IN30
ain[6] => Add0.IN29
ain[7] => Add0.IN28
ain[8] => Add0.IN27
ain[9] => Add0.IN26
ain[10] => Add0.IN25
ain[11] => Add0.IN24
ain[12] => Add0.IN23
ain[13] => Add0.IN22
ain[14] => Add0.IN21
ain[15] => Add0.IN20
ain[16] => Add0.IN19
ain[17] => Add0.IN18
ain[18] => Add0.IN17
ain[19] => Add0.IN16
ain[20] => Add0.IN15
ain[21] => Add0.IN14
ain[22] => Add0.IN13
ain[23] => Add0.IN12
ain[24] => Add0.IN11
ain[25] => Add0.IN10
ain[26] => Add0.IN9
ain[27] => Add0.IN8
ain[28] => Add0.IN7
ain[29] => Add0.IN6
ain[30] => Add0.IN5
ain[31] => Add0.IN4
ain[32] => Add0.IN3
ain[33] => Add0.IN1
ain[33] => Add0.IN2
bin[0] => Add0.IN70
bin[1] => Add0.IN69
bin[2] => Add0.IN68
bin[3] => Add0.IN67
bin[4] => Add0.IN66
bin[5] => Add0.IN65
bin[6] => Add0.IN64
bin[7] => Add0.IN63
bin[8] => Add0.IN62
bin[9] => Add0.IN61
bin[10] => Add0.IN60
bin[11] => Add0.IN59
bin[12] => Add0.IN58
bin[13] => Add0.IN57
bin[14] => Add0.IN56
bin[15] => Add0.IN55
bin[16] => Add0.IN54
bin[17] => Add0.IN53
bin[18] => Add0.IN52
bin[19] => Add0.IN51
bin[20] => Add0.IN50
bin[21] => Add0.IN49
bin[22] => Add0.IN48
bin[23] => Add0.IN47
bin[24] => Add0.IN46
bin[25] => Add0.IN45
bin[26] => Add0.IN44
bin[27] => Add0.IN43
bin[28] => Add0.IN42
bin[29] => Add0.IN41
bin[30] => Add0.IN40
bin[31] => Add0.IN39
bin[32] => Add0.IN38
bin[33] => Add0.IN36
bin[33] => Add0.IN37
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_1_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
ain[0] => Add0.IN35
ain[1] => Add0.IN34
ain[2] => Add0.IN33
ain[3] => Add0.IN32
ain[4] => Add0.IN31
ain[5] => Add0.IN30
ain[6] => Add0.IN29
ain[7] => Add0.IN28
ain[8] => Add0.IN27
ain[9] => Add0.IN26
ain[10] => Add0.IN25
ain[11] => Add0.IN24
ain[12] => Add0.IN23
ain[13] => Add0.IN22
ain[14] => Add0.IN21
ain[15] => Add0.IN20
ain[16] => Add0.IN19
ain[17] => Add0.IN18
ain[18] => Add0.IN17
ain[19] => Add0.IN16
ain[20] => Add0.IN15
ain[21] => Add0.IN14
ain[22] => Add0.IN13
ain[23] => Add0.IN12
ain[24] => Add0.IN11
ain[25] => Add0.IN10
ain[26] => Add0.IN9
ain[27] => Add0.IN8
ain[28] => Add0.IN7
ain[29] => Add0.IN6
ain[30] => Add0.IN5
ain[31] => Add0.IN4
ain[32] => Add0.IN3
ain[33] => Add0.IN1
ain[33] => Add0.IN2
bin[0] => Add0.IN70
bin[1] => Add0.IN69
bin[2] => Add0.IN68
bin[3] => Add0.IN67
bin[4] => Add0.IN66
bin[5] => Add0.IN65
bin[6] => Add0.IN64
bin[7] => Add0.IN63
bin[8] => Add0.IN62
bin[9] => Add0.IN61
bin[10] => Add0.IN60
bin[11] => Add0.IN59
bin[12] => Add0.IN58
bin[13] => Add0.IN57
bin[14] => Add0.IN56
bin[15] => Add0.IN55
bin[16] => Add0.IN54
bin[17] => Add0.IN53
bin[18] => Add0.IN52
bin[19] => Add0.IN51
bin[20] => Add0.IN50
bin[21] => Add0.IN49
bin[22] => Add0.IN48
bin[23] => Add0.IN47
bin[24] => Add0.IN46
bin[25] => Add0.IN45
bin[26] => Add0.IN44
bin[27] => Add0.IN43
bin[28] => Add0.IN42
bin[29] => Add0.IN41
bin[30] => Add0.IN40
bin[31] => Add0.IN39
bin[32] => Add0.IN38
bin[33] => Add0.IN36
bin[33] => Add0.IN37
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|sadd_lpm_cen:Uadd_cen_l_2_n_0_n
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
clk => pipe[0][10].CLK
clk => pipe[0][11].CLK
clk => pipe[0][12].CLK
clk => pipe[0][13].CLK
clk => pipe[0][14].CLK
clk => pipe[0][15].CLK
clk => pipe[0][16].CLK
clk => pipe[0][17].CLK
clk => pipe[0][18].CLK
clk => pipe[0][19].CLK
clk => pipe[0][20].CLK
clk => pipe[0][21].CLK
clk => pipe[0][22].CLK
clk => pipe[0][23].CLK
clk => pipe[0][24].CLK
clk => pipe[0][25].CLK
clk => pipe[0][26].CLK
clk => pipe[0][27].CLK
clk => pipe[0][28].CLK
clk => pipe[0][29].CLK
clk => pipe[0][30].CLK
clk => pipe[0][31].CLK
clk => pipe[0][32].CLK
clk => pipe[0][33].CLK
clk => pipe[0][34].CLK
clk => pipe[0][35].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
gclk_en => pipe[0][31].ENA
gclk_en => pipe[0][32].ENA
gclk_en => pipe[0][33].ENA
gclk_en => pipe[0][34].ENA
gclk_en => pipe[0][35].ENA
ain[0] => Add0.IN36
ain[1] => Add0.IN35
ain[2] => Add0.IN34
ain[3] => Add0.IN33
ain[4] => Add0.IN32
ain[5] => Add0.IN31
ain[6] => Add0.IN30
ain[7] => Add0.IN29
ain[8] => Add0.IN28
ain[9] => Add0.IN27
ain[10] => Add0.IN26
ain[11] => Add0.IN25
ain[12] => Add0.IN24
ain[13] => Add0.IN23
ain[14] => Add0.IN22
ain[15] => Add0.IN21
ain[16] => Add0.IN20
ain[17] => Add0.IN19
ain[18] => Add0.IN18
ain[19] => Add0.IN17
ain[20] => Add0.IN16
ain[21] => Add0.IN15
ain[22] => Add0.IN14
ain[23] => Add0.IN13
ain[24] => Add0.IN12
ain[25] => Add0.IN11
ain[26] => Add0.IN10
ain[27] => Add0.IN9
ain[28] => Add0.IN8
ain[29] => Add0.IN7
ain[30] => Add0.IN6
ain[31] => Add0.IN5
ain[32] => Add0.IN4
ain[33] => Add0.IN3
ain[34] => Add0.IN1
ain[34] => Add0.IN2
bin[0] => Add0.IN72
bin[1] => Add0.IN71
bin[2] => Add0.IN70
bin[3] => Add0.IN69
bin[4] => Add0.IN68
bin[5] => Add0.IN67
bin[6] => Add0.IN66
bin[7] => Add0.IN65
bin[8] => Add0.IN64
bin[9] => Add0.IN63
bin[10] => Add0.IN62
bin[11] => Add0.IN61
bin[12] => Add0.IN60
bin[13] => Add0.IN59
bin[14] => Add0.IN58
bin[15] => Add0.IN57
bin[16] => Add0.IN56
bin[17] => Add0.IN55
bin[18] => Add0.IN54
bin[19] => Add0.IN53
bin[20] => Add0.IN52
bin[21] => Add0.IN51
bin[22] => Add0.IN50
bin[23] => Add0.IN49
bin[24] => Add0.IN48
bin[25] => Add0.IN47
bin[26] => Add0.IN46
bin[27] => Add0.IN45
bin[28] => Add0.IN44
bin[29] => Add0.IN43
bin[30] => Add0.IN42
bin[31] => Add0.IN41
bin[32] => Add0.IN40
bin[33] => Add0.IN39
bin[34] => Add0.IN37
bin[34] => Add0.IN38
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE
res[31] <= pipe[0][31].DB_MAX_OUTPUT_PORT_TYPE
res[32] <= pipe[0][32].DB_MAX_OUTPUT_PORT_TYPE
res[33] <= pipe[0][33].DB_MAX_OUTPUT_PORT_TYPE
res[34] <= pipe[0][34].DB_MAX_OUTPUT_PORT_TYPE
res[35] <= pipe[0][35].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|mac_tl:Umtl
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_in[31] => data_out[31].DATAIN
data_in[32] => data_out[32].DATAIN
data_in[33] => data_out[33].DATAIN
data_in[34] => data_out[34].DATAIN
data_in[35] => data_out[35].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_in[31].DB_MAX_OUTPUT_PORT_TYPE
data_out[32] <= data_in[32].DB_MAX_OUTPUT_PORT_TYPE
data_out[33] <= data_in[33].DB_MAX_OUTPUT_PORT_TYPE
data_out[34] <= data_in[34].DB_MAX_OUTPUT_PORT_TYPE
data_out[35] <= data_in[35].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|lf:LF_Inst|lf_ast:lf_ast_inst|lf_st:fircore|par_ctrl:Uctrl
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => rdy_to_ld.OUTPUTSELECT
rst => done_early.OUTPUTSELECT
rst => rdy_int.OUTPUTSELECT
rst => done.OUTPUTSELECT
clk => done~reg0.CLK
clk => rdy_int~reg0.CLK
clk => done_early.CLK
clk => rdy_to_ld~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk_en => always0.IN1
clk_en => always1.IN1
clk_en => done_early.OUTPUTSELECT
clk_en => rdy_int.OUTPUTSELECT
clk_en => done.OUTPUTSELECT
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_to_ld <= rdy_to_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_int <= rdy_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_ch_id[0] <= <GND>
input_ch_id[-1] <= <GND>
output_ch_id[0] <= <GND>
output_ch_id[-1] <= <GND>


|ArrayUltrasound|LOG_Table:LOG_Table_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ArrayUltrasound|LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fgb1:auto_generated.address_a[0]
address_a[1] => altsyncram_fgb1:auto_generated.address_a[1]
address_a[2] => altsyncram_fgb1:auto_generated.address_a[2]
address_a[3] => altsyncram_fgb1:auto_generated.address_a[3]
address_a[4] => altsyncram_fgb1:auto_generated.address_a[4]
address_a[5] => altsyncram_fgb1:auto_generated.address_a[5]
address_a[6] => altsyncram_fgb1:auto_generated.address_a[6]
address_a[7] => altsyncram_fgb1:auto_generated.address_a[7]
address_a[8] => altsyncram_fgb1:auto_generated.address_a[8]
address_a[9] => altsyncram_fgb1:auto_generated.address_a[9]
address_a[10] => altsyncram_fgb1:auto_generated.address_a[10]
address_a[11] => altsyncram_fgb1:auto_generated.address_a[11]
address_a[12] => altsyncram_fgb1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fgb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fgb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_fgb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_fgb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_fgb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_fgb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_fgb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_fgb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_fgb1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated
address_a[0] => altsyncram_s3d2:altsyncram1.address_a[0]
address_a[1] => altsyncram_s3d2:altsyncram1.address_a[1]
address_a[2] => altsyncram_s3d2:altsyncram1.address_a[2]
address_a[3] => altsyncram_s3d2:altsyncram1.address_a[3]
address_a[4] => altsyncram_s3d2:altsyncram1.address_a[4]
address_a[5] => altsyncram_s3d2:altsyncram1.address_a[5]
address_a[6] => altsyncram_s3d2:altsyncram1.address_a[6]
address_a[7] => altsyncram_s3d2:altsyncram1.address_a[7]
address_a[8] => altsyncram_s3d2:altsyncram1.address_a[8]
address_a[9] => altsyncram_s3d2:altsyncram1.address_a[9]
address_a[10] => altsyncram_s3d2:altsyncram1.address_a[10]
address_a[11] => altsyncram_s3d2:altsyncram1.address_a[11]
address_a[12] => altsyncram_s3d2:altsyncram1.address_a[12]
clock0 => altsyncram_s3d2:altsyncram1.clock0
q_a[0] <= altsyncram_s3d2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_s3d2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_s3d2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_s3d2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_s3d2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_s3d2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_s3d2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_s3d2:altsyncram1.q_a[7]


|ArrayUltrasound|LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|altsyncram_s3d2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ArrayUltrasound|LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => ram_rom_addr_reg[11].CLK
raw_tck => ram_rom_addr_reg[12].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[0] => ram_rom_addr_reg[11].ACLR
ir_in[0] => ram_rom_addr_reg[12].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|LOG_Table:LOG_Table_inst|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Test:Test_inst
address[0] => address[0].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|ArrayUltrasound|Test:Test_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tva1:auto_generated.address_a[0]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tva1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tva1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tva1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tva1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tva1:auto_generated.q_a[3]
q_a[4] <= altsyncram_tva1:auto_generated.q_a[4]
q_a[5] <= altsyncram_tva1:auto_generated.q_a[5]
q_a[6] <= altsyncram_tva1:auto_generated.q_a[6]
q_a[7] <= altsyncram_tva1:auto_generated.q_a[7]
q_a[8] <= altsyncram_tva1:auto_generated.q_a[8]
q_a[9] <= altsyncram_tva1:auto_generated.q_a[9]
q_a[10] <= altsyncram_tva1:auto_generated.q_a[10]
q_a[11] <= altsyncram_tva1:auto_generated.q_a[11]
q_a[12] <= altsyncram_tva1:auto_generated.q_a[12]
q_a[13] <= altsyncram_tva1:auto_generated.q_a[13]
q_a[14] <= altsyncram_tva1:auto_generated.q_a[14]
q_a[15] <= altsyncram_tva1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated
address_a[0] => altsyncram_6ac2:altsyncram1.address_a[0]
clock0 => altsyncram_6ac2:altsyncram1.clock0
q_a[0] <= altsyncram_6ac2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_6ac2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_6ac2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_6ac2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_6ac2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_6ac2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_6ac2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_6ac2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_6ac2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_6ac2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_6ac2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_6ac2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_6ac2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_6ac2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_6ac2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_6ac2:altsyncram1.q_a[15]


|ArrayUltrasound|Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|altsyncram_6ac2:altsyncram1
address_a[0] => ~NO_FANOUT~
address_b[0] => ~NO_FANOUT~
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|ArrayUltrasound|Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => e1dr.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ir_loaded_address_reg[0].ENA
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= <GND>
ir_out[3] <= <GND>
ir_out[4] <= <GND>
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|Test:Test_inst|altsyncram:altsyncram_component|altsyncram_tva1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ArrayUltrasound|IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress_a[0] => rdaddress_a[0].IN1
rdaddress_a[1] => rdaddress_a[1].IN1
rdaddress_a[2] => rdaddress_a[2].IN1
rdaddress_a[3] => rdaddress_a[3].IN1
rdaddress_a[4] => rdaddress_a[4].IN1
rdaddress_a[5] => rdaddress_a[5].IN1
rdaddress_a[6] => rdaddress_a[6].IN1
rdaddress_a[7] => rdaddress_a[7].IN1
rdaddress_a[8] => rdaddress_a[8].IN1
rdaddress_a[9] => rdaddress_a[9].IN1
rdaddress_a[10] => rdaddress_a[10].IN1
rdaddress_b[0] => rdaddress_b[0].IN1
rdaddress_b[1] => rdaddress_b[1].IN1
rdaddress_b[2] => rdaddress_b[2].IN1
rdaddress_b[3] => rdaddress_b[3].IN1
rdaddress_b[4] => rdaddress_b[4].IN1
rdaddress_b[5] => rdaddress_b[5].IN1
rdaddress_b[6] => rdaddress_b[6].IN1
rdaddress_b[7] => rdaddress_b[7].IN1
rdaddress_b[8] => rdaddress_b[8].IN1
rdaddress_b[9] => rdaddress_b[9].IN1
rdaddress_b[10] => rdaddress_b[10].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wrclock => wrclock.IN1
wren => wren.IN1
qa[0] <= alt3pram:alt3pram_component.qa
qa[1] <= alt3pram:alt3pram_component.qa
qa[2] <= alt3pram:alt3pram_component.qa
qa[3] <= alt3pram:alt3pram_component.qa
qa[4] <= alt3pram:alt3pram_component.qa
qa[5] <= alt3pram:alt3pram_component.qa
qa[6] <= alt3pram:alt3pram_component.qa
qa[7] <= alt3pram:alt3pram_component.qa
qb[0] <= alt3pram:alt3pram_component.qb
qb[1] <= alt3pram:alt3pram_component.qb
qb[2] <= alt3pram:alt3pram_component.qb
qb[3] <= alt3pram:alt3pram_component.qb
qb[4] <= alt3pram:alt3pram_component.qb
qb[5] <= alt3pram:alt3pram_component.qb
qb[6] <= alt3pram:alt3pram_component.qb
qb[7] <= alt3pram:alt3pram_component.qb


|ArrayUltrasound|IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst|alt3pram:alt3pram_component
wren => altdpram:altdpram_component1.wren
wren => altdpram:altdpram_component2.wren
data[0] => altdpram:altdpram_component1.data[0]
data[0] => altdpram:altdpram_component2.data[0]
data[1] => altdpram:altdpram_component1.data[1]
data[1] => altdpram:altdpram_component2.data[1]
data[2] => altdpram:altdpram_component1.data[2]
data[2] => altdpram:altdpram_component2.data[2]
data[3] => altdpram:altdpram_component1.data[3]
data[3] => altdpram:altdpram_component2.data[3]
data[4] => altdpram:altdpram_component1.data[4]
data[4] => altdpram:altdpram_component2.data[4]
data[5] => altdpram:altdpram_component1.data[5]
data[5] => altdpram:altdpram_component2.data[5]
data[6] => altdpram:altdpram_component1.data[6]
data[6] => altdpram:altdpram_component2.data[6]
data[7] => altdpram:altdpram_component1.data[7]
data[7] => altdpram:altdpram_component2.data[7]
wraddress[0] => altdpram:altdpram_component1.wraddress[0]
wraddress[0] => altdpram:altdpram_component2.wraddress[0]
wraddress[1] => altdpram:altdpram_component1.wraddress[1]
wraddress[1] => altdpram:altdpram_component2.wraddress[1]
wraddress[2] => altdpram:altdpram_component1.wraddress[2]
wraddress[2] => altdpram:altdpram_component2.wraddress[2]
wraddress[3] => altdpram:altdpram_component1.wraddress[3]
wraddress[3] => altdpram:altdpram_component2.wraddress[3]
wraddress[4] => altdpram:altdpram_component1.wraddress[4]
wraddress[4] => altdpram:altdpram_component2.wraddress[4]
wraddress[5] => altdpram:altdpram_component1.wraddress[5]
wraddress[5] => altdpram:altdpram_component2.wraddress[5]
wraddress[6] => altdpram:altdpram_component1.wraddress[6]
wraddress[6] => altdpram:altdpram_component2.wraddress[6]
wraddress[7] => altdpram:altdpram_component1.wraddress[7]
wraddress[7] => altdpram:altdpram_component2.wraddress[7]
wraddress[8] => altdpram:altdpram_component1.wraddress[8]
wraddress[8] => altdpram:altdpram_component2.wraddress[8]
wraddress[9] => altdpram:altdpram_component1.wraddress[9]
wraddress[9] => altdpram:altdpram_component2.wraddress[9]
wraddress[10] => altdpram:altdpram_component1.wraddress[10]
wraddress[10] => altdpram:altdpram_component2.wraddress[10]
inclock => altdpram:altdpram_component1.inclock
inclock => altdpram:altdpram_component2.inclock
inclocken => ~NO_FANOUT~
outclock => altdpram:altdpram_component1.outclock
outclock => altdpram:altdpram_component2.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
rdaddress_a[0] => altdpram:altdpram_component1.rdaddress[0]
rdaddress_a[1] => altdpram:altdpram_component1.rdaddress[1]
rdaddress_a[2] => altdpram:altdpram_component1.rdaddress[2]
rdaddress_a[3] => altdpram:altdpram_component1.rdaddress[3]
rdaddress_a[4] => altdpram:altdpram_component1.rdaddress[4]
rdaddress_a[5] => altdpram:altdpram_component1.rdaddress[5]
rdaddress_a[6] => altdpram:altdpram_component1.rdaddress[6]
rdaddress_a[7] => altdpram:altdpram_component1.rdaddress[7]
rdaddress_a[8] => altdpram:altdpram_component1.rdaddress[8]
rdaddress_a[9] => altdpram:altdpram_component1.rdaddress[9]
rdaddress_a[10] => altdpram:altdpram_component1.rdaddress[10]
rdaddress_b[0] => altdpram:altdpram_component2.rdaddress[0]
rdaddress_b[1] => altdpram:altdpram_component2.rdaddress[1]
rdaddress_b[2] => altdpram:altdpram_component2.rdaddress[2]
rdaddress_b[3] => altdpram:altdpram_component2.rdaddress[3]
rdaddress_b[4] => altdpram:altdpram_component2.rdaddress[4]
rdaddress_b[5] => altdpram:altdpram_component2.rdaddress[5]
rdaddress_b[6] => altdpram:altdpram_component2.rdaddress[6]
rdaddress_b[7] => altdpram:altdpram_component2.rdaddress[7]
rdaddress_b[8] => altdpram:altdpram_component2.rdaddress[8]
rdaddress_b[9] => altdpram:altdpram_component2.rdaddress[9]
rdaddress_b[10] => altdpram:altdpram_component2.rdaddress[10]
qa[0] <= altdpram:altdpram_component1.q[0]
qa[1] <= altdpram:altdpram_component1.q[1]
qa[2] <= altdpram:altdpram_component1.q[2]
qa[3] <= altdpram:altdpram_component1.q[3]
qa[4] <= altdpram:altdpram_component1.q[4]
qa[5] <= altdpram:altdpram_component1.q[5]
qa[6] <= altdpram:altdpram_component1.q[6]
qa[7] <= altdpram:altdpram_component1.q[7]
qb[0] <= altdpram:altdpram_component2.q[0]
qb[1] <= altdpram:altdpram_component2.q[1]
qb[2] <= altdpram:altdpram_component2.q[2]
qb[3] <= altdpram:altdpram_component2.q[3]
qb[4] <= altdpram:altdpram_component2.q[4]
qb[5] <= altdpram:altdpram_component2.q[5]
qb[6] <= altdpram:altdpram_component2.q[6]
qb[7] <= altdpram:altdpram_component2.q[7]


|ArrayUltrasound|IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst|alt3pram:alt3pram_component|altdpram:altdpram_component1
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
wraddress[5] => altsyncram:ram_block.address_a[5]
wraddress[6] => altsyncram:ram_block.address_a[6]
wraddress[7] => altsyncram:ram_block.address_a[7]
wraddress[8] => altsyncram:ram_block.address_a[8]
wraddress[9] => altsyncram:ram_block.address_a[9]
wraddress[10] => altsyncram:ram_block.address_a[10]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
rdaddress[5] => altsyncram:ram_block.address_b[5]
rdaddress[6] => altsyncram:ram_block.address_b[6]
rdaddress[7] => altsyncram:ram_block.address_b[7]
rdaddress[8] => altsyncram:ram_block.address_b[8]
rdaddress[9] => altsyncram:ram_block.address_b[9]
rdaddress[10] => altsyncram:ram_block.address_b[10]
outclock => altsyncram:ram_block.clock1
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]


|ArrayUltrasound|IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block
wren_a => altsyncram_m1p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m1p1:auto_generated.data_a[0]
data_a[1] => altsyncram_m1p1:auto_generated.data_a[1]
data_a[2] => altsyncram_m1p1:auto_generated.data_a[2]
data_a[3] => altsyncram_m1p1:auto_generated.data_a[3]
data_a[4] => altsyncram_m1p1:auto_generated.data_a[4]
data_a[5] => altsyncram_m1p1:auto_generated.data_a[5]
data_a[6] => altsyncram_m1p1:auto_generated.data_a[6]
data_a[7] => altsyncram_m1p1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_m1p1:auto_generated.address_a[0]
address_a[1] => altsyncram_m1p1:auto_generated.address_a[1]
address_a[2] => altsyncram_m1p1:auto_generated.address_a[2]
address_a[3] => altsyncram_m1p1:auto_generated.address_a[3]
address_a[4] => altsyncram_m1p1:auto_generated.address_a[4]
address_a[5] => altsyncram_m1p1:auto_generated.address_a[5]
address_a[6] => altsyncram_m1p1:auto_generated.address_a[6]
address_a[7] => altsyncram_m1p1:auto_generated.address_a[7]
address_a[8] => altsyncram_m1p1:auto_generated.address_a[8]
address_a[9] => altsyncram_m1p1:auto_generated.address_a[9]
address_a[10] => altsyncram_m1p1:auto_generated.address_a[10]
address_b[0] => altsyncram_m1p1:auto_generated.address_b[0]
address_b[1] => altsyncram_m1p1:auto_generated.address_b[1]
address_b[2] => altsyncram_m1p1:auto_generated.address_b[2]
address_b[3] => altsyncram_m1p1:auto_generated.address_b[3]
address_b[4] => altsyncram_m1p1:auto_generated.address_b[4]
address_b[5] => altsyncram_m1p1:auto_generated.address_b[5]
address_b[6] => altsyncram_m1p1:auto_generated.address_b[6]
address_b[7] => altsyncram_m1p1:auto_generated.address_b[7]
address_b[8] => altsyncram_m1p1:auto_generated.address_b[8]
address_b[9] => altsyncram_m1p1:auto_generated.address_b[9]
address_b[10] => altsyncram_m1p1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m1p1:auto_generated.clock0
clock1 => altsyncram_m1p1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_m1p1:auto_generated.q_b[0]
q_b[1] <= altsyncram_m1p1:auto_generated.q_b[1]
q_b[2] <= altsyncram_m1p1:auto_generated.q_b[2]
q_b[3] <= altsyncram_m1p1:auto_generated.q_b[3]
q_b[4] <= altsyncram_m1p1:auto_generated.q_b[4]
q_b[5] <= altsyncram_m1p1:auto_generated.q_b[5]
q_b[6] <= altsyncram_m1p1:auto_generated.q_b[6]
q_b[7] <= altsyncram_m1p1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_m1p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|ArrayUltrasound|IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst|alt3pram:alt3pram_component|altdpram:altdpram_component2
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
wraddress[5] => altsyncram:ram_block.address_a[5]
wraddress[6] => altsyncram:ram_block.address_a[6]
wraddress[7] => altsyncram:ram_block.address_a[7]
wraddress[8] => altsyncram:ram_block.address_a[8]
wraddress[9] => altsyncram:ram_block.address_a[9]
wraddress[10] => altsyncram:ram_block.address_a[10]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
rdaddress[5] => altsyncram:ram_block.address_b[5]
rdaddress[6] => altsyncram:ram_block.address_b[6]
rdaddress[7] => altsyncram:ram_block.address_b[7]
rdaddress[8] => altsyncram:ram_block.address_b[8]
rdaddress[9] => altsyncram:ram_block.address_b[9]
rdaddress[10] => altsyncram:ram_block.address_b[10]
outclock => altsyncram:ram_block.clock1
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]


|ArrayUltrasound|IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block
wren_a => altsyncram_m1p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m1p1:auto_generated.data_a[0]
data_a[1] => altsyncram_m1p1:auto_generated.data_a[1]
data_a[2] => altsyncram_m1p1:auto_generated.data_a[2]
data_a[3] => altsyncram_m1p1:auto_generated.data_a[3]
data_a[4] => altsyncram_m1p1:auto_generated.data_a[4]
data_a[5] => altsyncram_m1p1:auto_generated.data_a[5]
data_a[6] => altsyncram_m1p1:auto_generated.data_a[6]
data_a[7] => altsyncram_m1p1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_m1p1:auto_generated.address_a[0]
address_a[1] => altsyncram_m1p1:auto_generated.address_a[1]
address_a[2] => altsyncram_m1p1:auto_generated.address_a[2]
address_a[3] => altsyncram_m1p1:auto_generated.address_a[3]
address_a[4] => altsyncram_m1p1:auto_generated.address_a[4]
address_a[5] => altsyncram_m1p1:auto_generated.address_a[5]
address_a[6] => altsyncram_m1p1:auto_generated.address_a[6]
address_a[7] => altsyncram_m1p1:auto_generated.address_a[7]
address_a[8] => altsyncram_m1p1:auto_generated.address_a[8]
address_a[9] => altsyncram_m1p1:auto_generated.address_a[9]
address_a[10] => altsyncram_m1p1:auto_generated.address_a[10]
address_b[0] => altsyncram_m1p1:auto_generated.address_b[0]
address_b[1] => altsyncram_m1p1:auto_generated.address_b[1]
address_b[2] => altsyncram_m1p1:auto_generated.address_b[2]
address_b[3] => altsyncram_m1p1:auto_generated.address_b[3]
address_b[4] => altsyncram_m1p1:auto_generated.address_b[4]
address_b[5] => altsyncram_m1p1:auto_generated.address_b[5]
address_b[6] => altsyncram_m1p1:auto_generated.address_b[6]
address_b[7] => altsyncram_m1p1:auto_generated.address_b[7]
address_b[8] => altsyncram_m1p1:auto_generated.address_b[8]
address_b[9] => altsyncram_m1p1:auto_generated.address_b[9]
address_b[10] => altsyncram_m1p1:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m1p1:auto_generated.clock0
clock1 => altsyncram_m1p1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_m1p1:auto_generated.q_b[0]
q_b[1] <= altsyncram_m1p1:auto_generated.q_b[1]
q_b[2] <= altsyncram_m1p1:auto_generated.q_b[2]
q_b[3] <= altsyncram_m1p1:auto_generated.q_b[3]
q_b[4] <= altsyncram_m1p1:auto_generated.q_b[4]
q_b[5] <= altsyncram_m1p1:auto_generated.q_b[5]
q_b[6] <= altsyncram_m1p1:auto_generated.q_b[6]
q_b[7] <= altsyncram_m1p1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ArrayUltrasound|IMG_TRI_BUFFER:IMG_TRI_BUFFER_inst|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_m1p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


