$date
	Tue Aug 19 19:58:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_seq_detect_mealy $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$var reg 11 % vec [0:10] $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var wire 1 ! y $end
$var reg 2 ' state_next [1:0] $end
$var reg 2 ( state_present [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
bx &
b11011011101 %
1$
0#
0"
0!
$end
#5000
b0 (
1"
#10000
0"
#15000
1"
#20000
0"
#25000
0$
1"
#30000
0"
#35000
b1 '
1#
b0 &
1"
#40000
0"
#45000
b10 '
b1 (
b1 &
1"
#50000
0"
#55000
b11 '
b10 (
0#
b10 &
1"
#60000
0"
#65000
b1 '
1!
1#
b11 (
b11 &
1"
#70000
0"
#75000
b10 '
0!
b1 (
b100 &
1"
#80000
0"
#85000
b11 '
0#
b10 (
b101 &
1"
#90000
0"
#95000
1!
b1 '
b11 (
1#
b110 &
1"
#100000
0"
#105000
b10 '
0!
b1 (
b111 &
1"
#110000
0"
#115000
b10 (
b1000 &
1"
#120000
0"
#125000
b11 '
0#
b1001 &
1"
#130000
0"
#135000
1!
b1 '
b11 (
1#
b1010 &
1"
#140000
0"
#145000
b0 '
0!
0#
b1 (
b1011 &
1"
#150000
0"
#155000
b0 (
1"
#160000
0"
#165000
1"
#170000
0"
#175000
1"
#180000
0"
#185000
1"
#190000
0"
#195000
1"
