Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\DDP\Xilinx\ISE\counter_4bit_comp\main.v" into library work
Parsing module <d_flip_flop_edge_triggered>.
Parsing module <main>.
Parsing module <clkdivider>.
WARNING:HDLCompiler:751 - "E:\DDP\Xilinx\ISE\counter_4bit_comp\main.v" Line 120: Redeclaration of ansi port reducedclk is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <IBUFG>.

Elaborating module <clkdivider>.
WARNING:HDLCompiler:413 - "E:\DDP\Xilinx\ISE\counter_4bit_comp\main.v" Line 124: Result of 27-bit expression is truncated to fit in 26-bit target.

Elaborating module <BUFG>.

Elaborating module <d_flip_flop_edge_triggered>.
WARNING:HDLCompiler:1127 - "E:\DDP\Xilinx\ISE\counter_4bit_comp\main.v" Line 107: Assignment to q0bar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DDP\Xilinx\ISE\counter_4bit_comp\main.v" Line 108: Assignment to q1bar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DDP\Xilinx\ISE\counter_4bit_comp\main.v" Line 109: Assignment to q2bar ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\DDP\Xilinx\ISE\counter_4bit_comp\main.v" Line 110: Assignment to q2bar ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "E:\DDP\Xilinx\ISE\counter_4bit_comp\main.v".
INFO:Xst:3210 - "E:\DDP\Xilinx\ISE\counter_4bit_comp\main.v" line 107: Output port <Qn> of the instance <inst1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\DDP\Xilinx\ISE\counter_4bit_comp\main.v" line 108: Output port <Qn> of the instance <inst2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\DDP\Xilinx\ISE\counter_4bit_comp\main.v" line 109: Output port <Qn> of the instance <inst3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\DDP\Xilinx\ISE\counter_4bit_comp\main.v" line 110: Output port <Qn> of the instance <inst4> is unconnected or connected to loadless signal.
    Summary:
Unit <main> synthesized.

Synthesizing Unit <clkdivider>.
    Related source file is "E:\DDP\Xilinx\ISE\counter_4bit_comp\main.v".
    Found 1-bit register for signal <reducedclk>.
    Found 26-bit register for signal <re>.
    Found 26-bit adder for signal <re[25]_GND_3_o_add_1_OUT> created at line 124.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <clkdivider> synthesized.

Synthesizing Unit <d_flip_flop_edge_triggered>.
    Related source file is "E:\DDP\Xilinx\ISE\counter_4bit_comp\main.v".
    Found 1-bit register for signal <Qn>.
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <d_flip_flop_edge_triggered> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Registers                                            : 10
 1-bit register                                        : 9
 26-bit register                                       : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkdivider>.
The following registers are absorbed into counter <re>: 1 register on signal <re>.
Unit <clkdivider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <inst4/Qn> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <inst3/Qn> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <inst2/Qn> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <inst1/Qn> of sequential type is unconnected in block <main>.

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 117
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 25
#      LUT2                        : 27
#      LUT3                        : 2
#      LUT4                        : 1
#      LUT5                        : 1
#      LUT6                        : 7
#      MUXCY                       : 25
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 31
#      FD                          : 31
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 6
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              31  out of  54576     0%  
 Number of Slice LUTs:                   64  out of  27288     0%  
    Number used as Logic:                64  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     64
   Number with an unused Flip Flop:      33  out of     64    51%  
   Number with an unused LUT:             0  out of     64     0%  
   Number of fully used LUT-FF pairs:    31  out of     64    48%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    218     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkgen/reducedclk                  | BUFG                   | 4     |
clk                                | IBUFG+BUFG             | 27    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.998ns (Maximum Frequency: 250.150MHz)
   Minimum input arrival time before clock: 2.315ns
   Maximum output required time after clock: 3.732ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkgen/reducedclk'
  Clock period: 1.713ns (frequency: 583.686MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.713ns (Levels of Logic = 1)
  Source:            inst4/Q (FF)
  Destination:       inst4/Q (FF)
  Source Clock:      clkgen/reducedclk rising
  Destination Clock: clkgen/reducedclk rising

  Data Path: inst4/Q to inst4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  inst4/Q (inst4/Q)
     LUT5:I0->O            1   0.203   0.000  en_q3_XOR_30_o1 (en_q3_XOR_30_o)
     FD:D                      0.102          inst4/Q
    ----------------------------------------
    Total                      1.713ns (0.752ns logic, 0.961ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.998ns (frequency: 250.150MHz)
  Total number of paths / destination ports: 1055 / 27
-------------------------------------------------------------------------
Delay:               3.998ns (Levels of Logic = 3)
  Source:            clkgen/re_3 (FF)
  Destination:       clkgen/re_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clkgen/re_3 to clkgen/re_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  clkgen/re_3 (clkgen/re_3)
     LUT6:I0->O            3   0.203   0.898  clkgen/re[25]_PWR_3_o_equal_3_o<25>1 (clkgen/re[25]_PWR_3_o_equal_3_o<25>)
     LUT6:I2->O           14   0.203   0.958  clkgen/re[25]_PWR_3_o_equal_3_o<25>5 (clkgen/re[25]_PWR_3_o_equal_3_o)
     LUT2:I1->O            1   0.205   0.000  clkgen/re_0_rstpot (clkgen/re_0_rstpot)
     FD:D                      0.102          clkgen/re_0
    ----------------------------------------
    Total                      3.998ns (1.160ns logic, 2.838ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkgen/reducedclk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.315ns (Levels of Logic = 2)
  Source:            en (PAD)
  Destination:       inst1/Q (FF)
  Destination Clock: clkgen/reducedclk rising

  Data Path: en to inst1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.788  en_IBUF (en_IBUF)
     LUT2:I0->O            1   0.203   0.000  Mxor_en_q0_XOR_27_o_xo<0>1 (en_q0_XOR_27_o)
     FD:D                      0.102          inst1/Q
    ----------------------------------------
    Total                      2.315ns (1.527ns logic, 0.788ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkgen/reducedclk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 1)
  Source:            inst1/Q (FF)
  Destination:       q0 (PAD)
  Source Clock:      clkgen/reducedclk rising

  Data Path: inst1/Q to q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  inst1/Q (inst1/Q)
     OBUF:I->O                 2.571          q0_OBUF (q0)
    ----------------------------------------
    Total                      3.732ns (3.018ns logic, 0.714ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.998|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkgen/reducedclk
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clkgen/reducedclk|    1.713|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.02 secs
 
--> 

Total memory usage is 275068 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    4 (   0 filtered)

