#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61b5c4ba7470 .scope module, "processor_tb" "processor_tb" 2 3;
 .timescale -9 -12;
v0x61b5c4bd56d0_0 .var "clk", 0 0;
v0x61b5c4bd5790_0 .var/i "idx", 31 0;
v0x61b5c4bd5870_0 .net "instr_opcode", 5 0, L_0x61b5c4bea7b0;  1 drivers
v0x61b5c4bd5970_0 .var/i "passedTests", 31 0;
v0x61b5c4bd5a30_0 .net "prog_count", 31 0, L_0x61b5c4bea630;  1 drivers
v0x61b5c4bd5af0_0 .net "reg1_addr", 4 0, L_0x61b5c4be84f0;  1 drivers
v0x61b5c4bd5bc0_0 .net "reg1_data", 31 0, L_0x61b5c4bea840;  1 drivers
v0x61b5c4bd5c90_0 .net "reg2_addr", 4 0, L_0x61b5c4be85e0;  1 drivers
v0x61b5c4bd5d60_0 .net "reg2_data", 31 0, L_0x61b5c4bea940;  1 drivers
v0x61b5c4bd5ec0_0 .var "rst", 0 0;
v0x61b5c4bd5f60_0 .var/i "ticks", 31 0;
v0x61b5c4bd6020_0 .var/i "totalTests", 31 0;
v0x61b5c4bd6100_0 .net "write_reg_addr", 4 0, L_0x61b5c4bea9d0;  1 drivers
v0x61b5c4bd61f0_0 .net "write_reg_data", 31 0, L_0x61b5c4bea8d0;  1 drivers
E_0x61b5c4b2ad30 .event negedge, v0x61b5c4bc0b10_0;
S_0x61b5c4ba77f0 .scope module, "uut" "lab05_pipelined" 2 32, 3 721 0, S_0x61b5c4ba7470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 6 "opcode";
    .port_info 4 /OUTPUT 5 "src1_addr";
    .port_info 5 /OUTPUT 32 "src1_out";
    .port_info 6 /OUTPUT 5 "src2_addr";
    .port_info 7 /OUTPUT 32 "src2_out";
    .port_info 8 /OUTPUT 5 "dst_addr";
    .port_info 9 /OUTPUT 32 "dst_data";
L_0x61b5c4be8480 .functor BUFZ 1, v0x61b5c4bbfbf0_0, C4<0>, C4<0>, C4<0>;
L_0x61b5c4be8ce0 .functor BUFZ 1, v0x61b5c4bbf9b0_0, C4<0>, C4<0>, C4<0>;
L_0x61b5c4be8df0 .functor BUFZ 1, v0x61b5c4bbf720_0, C4<0>, C4<0>, C4<0>;
L_0x61b5c4be8eb0 .functor BUFZ 1, v0x61b5c4bbf8a0_0, C4<0>, C4<0>, C4<0>;
L_0x61b5c4be9140 .functor BUFZ 1, v0x61b5c4bbfa70_0, C4<0>, C4<0>, C4<0>;
L_0x61b5c4be9250 .functor BUFZ 1, v0x61b5c4bbfb30_0, C4<0>, C4<0>, C4<0>;
L_0x61b5c4be9350 .functor BUFZ 2, v0x61b5c4bbf560_0, C4<00>, C4<00>, C4<00>;
L_0x61b5c4be9550 .functor BUFZ 1, v0x61b5c4bbf660_0, C4<0>, C4<0>, C4<0>;
L_0x61b5c4be9d50 .functor AND 1, L_0x61b5c4be9b80, v0x61b5c4bc4980_0, C4<1>, C4<1>;
L_0x61b5c4bea630 .functor BUFZ 32, v0x61b5c4bc60f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61b5c4bea7b0 .functor BUFZ 6, L_0x61b5c4be7ce0, C4<000000>, C4<000000>, C4<000000>;
L_0x61b5c4bea840 .functor BUFZ 32, L_0x61b5c4bd6500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61b5c4bea940 .functor BUFZ 32, L_0x61b5c4bd6870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61b5c4bea9d0 .functor BUFZ 5, v0x61b5c4bd0030_0, C4<00000>, C4<00000>, C4<00000>;
L_0x61b5c4bea8d0 .functor BUFZ 32, v0x61b5c4bbc0f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b5c4bd0bf0_0 .net "PC", 31 0, L_0x61b5c4bea630;  alias, 1 drivers
v0x61b5c4bd0cf0_0 .net "PCSrc", 0 0, L_0x61b5c4be9d50;  1 drivers
v0x61b5c4bd0db0_0 .net "PC_temp", 31 0, v0x61b5c4bc60f0_0;  1 drivers
L_0x7dce27ec81c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61b5c4bd0ea0_0 .net/2u *"_ivl_13", 1 0, L_0x7dce27ec81c8;  1 drivers
v0x61b5c4bd0f40_0 .net *"_ivl_42", 0 0, L_0x61b5c4be8480;  1 drivers
v0x61b5c4bd1070_0 .net *"_ivl_47", 0 0, L_0x61b5c4be8ce0;  1 drivers
v0x61b5c4bd1150_0 .net *"_ivl_51", 0 0, L_0x61b5c4be8df0;  1 drivers
v0x61b5c4bd1230_0 .net *"_ivl_55", 0 0, L_0x61b5c4be8eb0;  1 drivers
v0x61b5c4bd1310_0 .net *"_ivl_60", 0 0, L_0x61b5c4be9140;  1 drivers
v0x61b5c4bd13f0_0 .net *"_ivl_64", 0 0, L_0x61b5c4be9250;  1 drivers
v0x61b5c4bd14d0_0 .net *"_ivl_68", 1 0, L_0x61b5c4be9350;  1 drivers
v0x61b5c4bd15b0_0 .net *"_ivl_73", 0 0, L_0x61b5c4be9550;  1 drivers
v0x61b5c4bd1690_0 .net *"_ivl_75", 0 0, L_0x61b5c4be9b80;  1 drivers
v0x61b5c4bd1770_0 .net *"_ivl_9", 29 0, L_0x61b5c4be7b70;  1 drivers
v0x61b5c4bd1850_0 .net "alu_op", 1 0, L_0x61b5c4be8340;  1 drivers
v0x61b5c4bd1910_0 .net "alu_src", 0 0, L_0x61b5c4be83e0;  1 drivers
v0x61b5c4bd19b0_0 .net "branchAddr", 31 0, L_0x61b5c4be9790;  1 drivers
v0x61b5c4bd1b60_0 .net "clk", 0 0, v0x61b5c4bd56d0_0;  1 drivers
v0x61b5c4bd1c00_0 .net "data_val", 31 0, L_0x61b5c4be6d50;  1 drivers
v0x61b5c4bd1ca0_0 .net "dst_addr", 4 0, L_0x61b5c4bea9d0;  alias, 1 drivers
v0x61b5c4bd1d80_0 .net "dst_addr_temp", 4 0, v0x61b5c4bd0030_0;  1 drivers
v0x61b5c4bd1e40_0 .net "dst_data", 31 0, L_0x61b5c4bea8d0;  alias, 1 drivers
v0x61b5c4bd1f20_0 .net "dst_data_temp", 31 0, v0x61b5c4bbc0f0_0;  1 drivers
v0x61b5c4bd1fe0_0 .net "incrPC", 31 0, v0x61b5c4bbee70_0;  1 drivers
v0x61b5c4bd20a0_0 .net "instr", 31 0, v0x61b5c4bcd800_0;  1 drivers
v0x61b5c4bd2160_0 .net "mem_addr", 31 0, v0x61b5c4bc3270_0;  1 drivers
v0x61b5c4bd22b0_0 .net "mem_data", 31 0, L_0x61b5c4be99d0;  1 drivers
v0x61b5c4bd2370_0 .net "mem_read", 0 0, L_0x61b5c4bea250;  1 drivers
v0x61b5c4bd2410_0 .net "mem_write", 0 0, L_0x61b5c4be9cb0;  1 drivers
v0x61b5c4bd24b0_0 .net "opcode", 5 0, L_0x61b5c4bea7b0;  alias, 1 drivers
v0x61b5c4bd2550_0 .net "opcode_temp", 5 0, L_0x61b5c4be7ce0;  1 drivers
v0x61b5c4bd2610_0 .net "reg_dst", 0 0, L_0x61b5c4be81f0;  1 drivers
v0x61b5c4bd26b0_0 .net "reg_write", 0 0, L_0x61b5c4bea3a0;  1 drivers
v0x61b5c4bd2750_0 .net "rst", 0 0, v0x61b5c4bd5ec0_0;  1 drivers
v0x61b5c4bd27f0_0 .net "s0", 31 0, v0x61b5c4bbc860_0;  1 drivers
v0x61b5c4bd28e0_0 .net "s1", 0 0, v0x61b5c4bbfbf0_0;  1 drivers
v0x61b5c4bd2980_0 .net "s10", 4 0, L_0x61b5c4be7ee0;  1 drivers
v0x61b5c4bd2a20_0 .net "s11", 4 0, L_0x61b5c4be7fc0;  1 drivers
v0x61b5c4bd2b10_0 .net "s12", 15 0, L_0x61b5c4be8060;  1 drivers
v0x61b5c4bd2bb0_0 .net "s13", 31 0, L_0x61b5c4be8b10;  1 drivers
v0x61b5c4bd2c50_0 .net "s14", 4 0, L_0x61b5c4be78d0;  1 drivers
v0x61b5c4bd2d10_0 .net "s15", 4 0, L_0x61b5c4be7a20;  1 drivers
v0x61b5c4bd2dd0_0 .net "s16", 4 0, v0x61b5c4bbcff0_0;  1 drivers
v0x61b5c4bd2e90_0 .net "s17", 5 0, L_0x61b5c4be8150;  1 drivers
v0x61b5c4bd2f50_0 .net "s18", 3 0, v0x61b5c4bbd540_0;  1 drivers
v0x61b5c4bd3040_0 .net "s19", 31 0, v0x61b5c4bca1d0_0;  1 drivers
v0x61b5c4bd3100_0 .net "s2", 0 0, v0x61b5c4bbf9b0_0;  1 drivers
v0x61b5c4bd31a0_0 .net "s20", 31 0, L_0x61b5c4be7570;  1 drivers
v0x61b5c4bd3240_0 .net "s21", 31 0, v0x61b5c4bbb9a0_0;  1 drivers
v0x61b5c4bd3350_0 .net "s22", 0 0, v0x61b5c4bbe7e0_0;  1 drivers
v0x61b5c4bd33f0_0 .net "s23", 31 0, v0x61b5c4bbe660_0;  1 drivers
v0x61b5c4bd34b0_0 .net "s24", 31 0, L_0x61b5c4be76c0;  1 drivers
v0x61b5c4bd3570_0 .net "s25", 0 0, L_0x61b5c4bea590;  1 drivers
v0x61b5c4bd3610_0 .net "s26", 31 0, L_0x61b5c4be9f70;  1 drivers
v0x61b5c4bd36b0_0 .net "s27", 31 0, L_0x61b5c4be9e50;  1 drivers
v0x61b5c4bd3770_0 .net "s28", 31 0, L_0x61b5c4be7440;  1 drivers
v0x61b5c4bd3830_0 .net "s29", 31 0, L_0x61b5c4be7c40;  1 drivers
v0x61b5c4bd3920_0 .net "s3", 0 0, v0x61b5c4bbf720_0;  1 drivers
v0x61b5c4bd39f0_0 .net "s30", 31 0, v0x61b5c4bbdda0_0;  1 drivers
v0x61b5c4bd3a90_0 .net "s31", 0 0, v0x61b5c4bc4980_0;  1 drivers
v0x61b5c4bd3b80_0 .net "s32", 7 0, L_0x61b5c4bea1b0;  1 drivers
v0x61b5c4bd3c20_0 .net "s33", 7 0, L_0x61b5c4be69b0;  1 drivers
v0x61b5c4bd3cf0_0 .net "s34", 31 0, L_0x61b5c4be70e0;  1 drivers
v0x61b5c4bd3d90_0 .net "s35", 31 0, L_0x61b5c4be71e0;  1 drivers
v0x61b5c4bd3ee0_0 .net "s36", 1 0, L_0x61b5c4be8c40;  1 drivers
v0x61b5c4bd43b0_0 .net "s37", 2 0, L_0x61b5c4be8f70;  1 drivers
v0x61b5c4bd44c0_0 .net "s38", 3 0, L_0x61b5c4be9410;  1 drivers
v0x61b5c4bd45d0_0 .net "s39", 1 0, L_0x61b5c4be72c0;  1 drivers
v0x61b5c4bd4720_0 .net "s4", 0 0, v0x61b5c4bbf8a0_0;  1 drivers
v0x61b5c4bd47c0_0 .net "s40", 2 0, L_0x61b5c4be7330;  1 drivers
v0x61b5c4bd48f0_0 .net "s41", 3 0, v0x61b5c4bc7de0_0;  1 drivers
v0x61b5c4bd49b0_0 .net "s42", 1 0, L_0x61b5c4be96b0;  1 drivers
v0x61b5c4bd4b00_0 .net "s43", 2 0, v0x61b5c4bc22c0_0;  1 drivers
v0x61b5c4bd4bc0_0 .net "s44", 4 0, L_0x61b5c4be9af0;  1 drivers
v0x61b5c4bd4d10_0 .net "s45", 1 0, v0x61b5c4bce8a0_0;  1 drivers
v0x61b5c4bd4dd0_0 .net "s5", 0 0, v0x61b5c4bbfa70_0;  1 drivers
v0x61b5c4bd4e70_0 .net "s6", 0 0, v0x61b5c4bbfb30_0;  1 drivers
v0x61b5c4bd4f10_0 .net "s7", 1 0, v0x61b5c4bbf560_0;  1 drivers
v0x61b5c4bd4fb0_0 .net "s8", 0 0, v0x61b5c4bbf660_0;  1 drivers
v0x61b5c4bd5050_0 .net "s9", 4 0, L_0x61b5c4be7e40;  1 drivers
v0x61b5c4bd50f0_0 .net "src1_addr", 4 0, L_0x61b5c4be84f0;  alias, 1 drivers
v0x61b5c4bd5190_0 .net "src1_out", 31 0, L_0x61b5c4bea840;  alias, 1 drivers
v0x61b5c4bd5250_0 .net "src1_out_temp", 31 0, L_0x61b5c4bd6500;  1 drivers
v0x61b5c4bd5310_0 .net "src2_addr", 4 0, L_0x61b5c4be85e0;  alias, 1 drivers
v0x61b5c4bd53f0_0 .net "src2_out", 31 0, L_0x61b5c4bea940;  alias, 1 drivers
v0x61b5c4bd54d0_0 .net "src2_out_temp", 31 0, L_0x61b5c4bd6870;  1 drivers
L_0x61b5c4be69b0 .part v0x61b5c4bc60f0_0, 2, 8;
L_0x61b5c4be7b70 .part v0x61b5c4bca1d0_0, 2, 30;
L_0x61b5c4be7c40 .concat8 [ 2 30 0 0], L_0x7dce27ec81c8, L_0x61b5c4be7b70;
L_0x61b5c4be7ce0 .part v0x61b5c4bcd800_0, 26, 6;
L_0x61b5c4be7e40 .part v0x61b5c4bcd800_0, 21, 5;
L_0x61b5c4be7ee0 .part v0x61b5c4bcd800_0, 16, 5;
L_0x61b5c4be7fc0 .part v0x61b5c4bcd800_0, 11, 5;
L_0x61b5c4be8060 .part v0x61b5c4bcd800_0, 0, 16;
L_0x61b5c4be8150 .part v0x61b5c4bca1d0_0, 0, 6;
L_0x61b5c4be81f0 .part v0x61b5c4bc7de0_0, 0, 1;
L_0x61b5c4be8340 .part v0x61b5c4bc7de0_0, 1, 2;
L_0x61b5c4be83e0 .part v0x61b5c4bc7de0_0, 3, 1;
L_0x61b5c4be84f0 .part v0x61b5c4bcd800_0, 21, 5;
L_0x61b5c4be85e0 .part v0x61b5c4bcd800_0, 16, 5;
L_0x61b5c4be8c40 .concat8 [ 1 1 0 0], L_0x61b5c4be8480, L_0x61b5c4be8ce0;
L_0x61b5c4be8f70 .concat8 [ 1 1 1 0], L_0x61b5c4be8df0, L_0x61b5c4be8eb0, L_0x61b5c4be9140;
L_0x61b5c4be9410 .concat8 [ 1 2 1 0], L_0x61b5c4be9250, L_0x61b5c4be9350, L_0x61b5c4be9550;
L_0x61b5c4be9b80 .part v0x61b5c4bc22c0_0, 0, 1;
L_0x61b5c4bea1b0 .part v0x61b5c4bc3270_0, 0, 8;
L_0x61b5c4bea250 .part v0x61b5c4bc22c0_0, 1, 1;
L_0x61b5c4be9cb0 .part v0x61b5c4bc22c0_0, 2, 1;
L_0x61b5c4bea3a0 .part v0x61b5c4bce8a0_0, 0, 1;
L_0x61b5c4bea590 .part v0x61b5c4bce8a0_0, 1, 1;
S_0x61b5c4ba6d70 .scope module, "DIG_BitExtender_i8" "DIG_BitExtender" 3 911, 3 493 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x61b5c4b84d00 .param/l "inputBits" 0 3 494, +C4<00000000000000000000000000010000>;
P_0x61b5c4b84d40 .param/l "outputBits" 0 3 495, +C4<00000000000000000000000000100000>;
v0x61b5c4ba06a0_0 .net *"_ivl_1", 0 0, L_0x61b5c4be8750;  1 drivers
v0x61b5c4b9fbf0_0 .net *"_ivl_2", 15 0, L_0x61b5c4be87f0;  1 drivers
v0x61b5c4b9bb00_0 .net "in", 15 0, L_0x61b5c4be8060;  alias, 1 drivers
v0x61b5c4b9a940_0 .net "out", 31 0, L_0x61b5c4be8b10;  alias, 1 drivers
L_0x61b5c4be8750 .part L_0x61b5c4be8060, 15, 1;
LS_0x61b5c4be87f0_0_0 .concat [ 1 1 1 1], L_0x61b5c4be8750, L_0x61b5c4be8750, L_0x61b5c4be8750, L_0x61b5c4be8750;
LS_0x61b5c4be87f0_0_4 .concat [ 1 1 1 1], L_0x61b5c4be8750, L_0x61b5c4be8750, L_0x61b5c4be8750, L_0x61b5c4be8750;
LS_0x61b5c4be87f0_0_8 .concat [ 1 1 1 1], L_0x61b5c4be8750, L_0x61b5c4be8750, L_0x61b5c4be8750, L_0x61b5c4be8750;
LS_0x61b5c4be87f0_0_12 .concat [ 1 1 1 1], L_0x61b5c4be8750, L_0x61b5c4be8750, L_0x61b5c4be8750, L_0x61b5c4be8750;
L_0x61b5c4be87f0 .concat [ 4 4 4 4], LS_0x61b5c4be87f0_0_0, LS_0x61b5c4be87f0_0_4, LS_0x61b5c4be87f0_0_8, LS_0x61b5c4be87f0_0_12;
L_0x61b5c4be8b10 .concat [ 16 16 0 0], L_0x61b5c4be8060, L_0x61b5c4be87f0;
S_0x61b5c4ba70f0 .scope module, "DIG_RAMDualAccess_i4" "DIG_RAMDualAccess" 3 840, 3 210 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 8 "1A";
    .port_info 3 /INPUT 8 "2A";
    .port_info 4 /INPUT 32 "1Din";
    .port_info 5 /INPUT 1 "str";
    .port_info 6 /OUTPUT 32 "1D";
    .port_info 7 /OUTPUT 32 "2D";
P_0x61b5c4b359f0 .param/l "AddrBits" 0 3 213, +C4<00000000000000000000000000001000>;
P_0x61b5c4b35a30 .param/l "Bits" 0 3 212, +C4<00000000000000000000000000100000>;
L_0x61b5c4be70e0 .functor BUFZ 32, L_0x61b5c4be6ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b5c4b9ada0_0 .net "1A", 7 0, L_0x61b5c4bea1b0;  alias, 1 drivers
v0x61b5c4b80e50_0 .net "1D", 31 0, L_0x61b5c4be6d50;  alias, 1 drivers
v0x61b5c4b84c60_0 .net "1Din", 31 0, L_0x61b5c4be99d0;  alias, 1 drivers
v0x61b5c4bba8a0_0 .net "2A", 7 0, L_0x61b5c4be69b0;  alias, 1 drivers
v0x61b5c4bba980_0 .net "2D", 31 0, L_0x61b5c4be70e0;  alias, 1 drivers
v0x61b5c4bbaa60_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bbab20_0 .net *"_ivl_0", 31 0, L_0x61b5c4be6aa0;  1 drivers
v0x61b5c4bbac00_0 .net *"_ivl_10", 31 0, L_0x61b5c4be6ed0;  1 drivers
v0x61b5c4bbace0_0 .net *"_ivl_12", 9 0, L_0x61b5c4be6fa0;  1 drivers
L_0x7dce27ec8180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61b5c4bbadc0_0 .net *"_ivl_15", 1 0, L_0x7dce27ec8180;  1 drivers
v0x61b5c4bbaea0_0 .net *"_ivl_2", 9 0, L_0x61b5c4be6b70;  1 drivers
L_0x7dce27ec8138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61b5c4bbaf80_0 .net *"_ivl_5", 1 0, L_0x7dce27ec8138;  1 drivers
o0x7dce27f11378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x61b5c4bbb060_0 name=_ivl_6
v0x61b5c4bbb140_0 .net "ld", 0 0, L_0x61b5c4bea250;  alias, 1 drivers
v0x61b5c4bbb200 .array "memory", 255 0, 31 0;
v0x61b5c4bbb2c0_0 .net "str", 0 0, L_0x61b5c4be9cb0;  alias, 1 drivers
E_0x61b5c4b2b390 .event posedge, v0x61b5c4bbaa60_0;
L_0x61b5c4be6aa0 .array/port v0x61b5c4bbb200, L_0x61b5c4be6b70;
L_0x61b5c4be6b70 .concat [ 8 2 0 0], L_0x61b5c4bea1b0, L_0x7dce27ec8138;
L_0x61b5c4be6d50 .functor MUXZ 32, o0x7dce27f11378, L_0x61b5c4be6aa0, L_0x61b5c4bea250, C4<>;
L_0x61b5c4be6ed0 .array/port v0x61b5c4bbb200, L_0x61b5c4be6fa0;
L_0x61b5c4be6fa0 .concat [ 8 2 0 0], L_0x61b5c4be69b0, L_0x7dce27ec8180;
S_0x61b5c4bbb480 .scope module, "Mux_2x1_NBits_i11" "Mux_2x1_NBits" 3 933, 3 191 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x61b5c4bbb610 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x61b5c4bbb7c0_0 .net "in_0", 31 0, L_0x61b5c4be76c0;  alias, 1 drivers
v0x61b5c4bbb8c0_0 .net "in_1", 31 0, v0x61b5c4bca1d0_0;  alias, 1 drivers
v0x61b5c4bbb9a0_0 .var "out", 31 0;
v0x61b5c4bbba90_0 .net "sel", 0 0, L_0x61b5c4be83e0;  alias, 1 drivers
E_0x61b5c4b2b920 .event anyedge, v0x61b5c4bbba90_0, v0x61b5c4bbb7c0_0, v0x61b5c4bbb8c0_0;
S_0x61b5c4bbbc20 .scope module, "Mux_2x1_NBits_i16" "Mux_2x1_NBits" 3 1003, 3 191 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x61b5c4bbbe00 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x61b5c4bbbf10_0 .net "in_0", 31 0, L_0x61b5c4be9f70;  alias, 1 drivers
v0x61b5c4bbc010_0 .net "in_1", 31 0, L_0x61b5c4be9e50;  alias, 1 drivers
v0x61b5c4bbc0f0_0 .var "out", 31 0;
v0x61b5c4bbc1e0_0 .net "sel", 0 0, L_0x61b5c4bea590;  alias, 1 drivers
E_0x61b5c4ae6a90 .event anyedge, v0x61b5c4bbc1e0_0, v0x61b5c4bbbf10_0, v0x61b5c4bbc010_0;
S_0x61b5c4bbc370 .scope module, "Mux_2x1_NBits_i3" "Mux_2x1_NBits" 3 829, 3 191 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x61b5c4bbc5a0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x61b5c4bbc680_0 .net "in_0", 31 0, v0x61b5c4bbee70_0;  alias, 1 drivers
v0x61b5c4bbc780_0 .net "in_1", 31 0, L_0x61b5c4be9790;  alias, 1 drivers
v0x61b5c4bbc860_0 .var "out", 31 0;
v0x61b5c4bbc950_0 .net "sel", 0 0, L_0x61b5c4be9d50;  alias, 1 drivers
E_0x61b5c4bab720 .event anyedge, v0x61b5c4bbc950_0, v0x61b5c4bbc680_0, v0x61b5c4bbc780_0;
S_0x61b5c4bbcae0 .scope module, "Mux_2x1_NBits_i9" "Mux_2x1_NBits" 3 918, 3 191 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "in_0";
    .port_info 2 /INPUT 5 "in_1";
    .port_info 3 /OUTPUT 5 "out";
P_0x61b5c4bbccc0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000000101>;
v0x61b5c4bbce10_0 .net "in_0", 4 0, L_0x61b5c4be78d0;  alias, 1 drivers
v0x61b5c4bbcf10_0 .net "in_1", 4 0, L_0x61b5c4be7a20;  alias, 1 drivers
v0x61b5c4bbcff0_0 .var "out", 4 0;
v0x61b5c4bbd0e0_0 .net "sel", 0 0, L_0x61b5c4be81f0;  alias, 1 drivers
E_0x61b5c4bbcd90 .event anyedge, v0x61b5c4bbd0e0_0, v0x61b5c4bbce10_0, v0x61b5c4bbcf10_0;
S_0x61b5c4bbd270 .scope module, "alu_control_i10" "alu_control" 3 925, 3 544 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0x61b5c4bbd540_0 .var "alu_control", 3 0;
v0x61b5c4bbd640_0 .net "alu_op", 1 0, L_0x61b5c4be8340;  alias, 1 drivers
v0x61b5c4bbd720_0 .net "funct", 5 0, L_0x61b5c4be8150;  alias, 1 drivers
E_0x61b5c4bbd4c0 .event anyedge, v0x61b5c4bbd640_0, v0x61b5c4bbd720_0;
S_0x61b5c4bbd860 .scope module, "alu_i12" "alu" 3 940, 3 155 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x61b5c4bbdad0_0 .net "A", 31 0, L_0x61b5c4be7440;  alias, 1 drivers
v0x61b5c4bbdbd0_0 .net "B", 31 0, L_0x61b5c4be7c40;  alias, 1 drivers
L_0x7dce27ec8210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x61b5c4bbdcb0_0 .net "alu_control", 3 0, L_0x7dce27ec8210;  1 drivers
v0x61b5c4bbdda0_0 .var "result", 31 0;
v0x61b5c4bbde80_0 .var "temp", 31 0;
v0x61b5c4bbdfb0_0 .var "zero", 0 0;
E_0x61b5c4bbda70 .event anyedge, v0x61b5c4bbdbd0_0, v0x61b5c4bbdad0_0, v0x61b5c4bbdcb0_0;
S_0x61b5c4bbe110 .scope module, "alu_i13" "alu" 3 947, 3 155 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x61b5c4bbe370_0 .net "A", 31 0, L_0x61b5c4be7570;  alias, 1 drivers
v0x61b5c4bbe470_0 .net "B", 31 0, v0x61b5c4bbb9a0_0;  alias, 1 drivers
v0x61b5c4bbe560_0 .net "alu_control", 3 0, v0x61b5c4bbd540_0;  alias, 1 drivers
v0x61b5c4bbe660_0 .var "result", 31 0;
v0x61b5c4bbe700_0 .var "temp", 31 0;
v0x61b5c4bbe7e0_0 .var "zero", 0 0;
E_0x61b5c4bbe2f0 .event anyedge, v0x61b5c4bbb9a0_0, v0x61b5c4bbe370_0, v0x61b5c4bbd540_0;
S_0x61b5c4bbe940 .scope module, "alu_i2" "alu" 3 819, 3 155 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x61b5c4bbeba0_0 .net "A", 31 0, v0x61b5c4bc60f0_0;  alias, 1 drivers
L_0x7dce27ec80f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x61b5c4bbeca0_0 .net "B", 31 0, L_0x7dce27ec80f0;  1 drivers
L_0x7dce27ec80a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x61b5c4bbed80_0 .net "alu_control", 3 0, L_0x7dce27ec80a8;  1 drivers
v0x61b5c4bbee70_0 .var "result", 31 0;
v0x61b5c4bbef60_0 .var "temp", 31 0;
v0x61b5c4bbf070_0 .var "zero", 0 0;
E_0x61b5c4bbeb20 .event anyedge, v0x61b5c4bbeca0_0, v0x61b5c4bbeba0_0, v0x61b5c4bbed80_0;
S_0x61b5c4bbf1d0 .scope module, "control_unit_i7" "control_unit" 3 896, 3 424 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x61b5c4bbf560_0 .var "alu_op", 1 0;
v0x61b5c4bbf660_0 .var "alu_src", 0 0;
v0x61b5c4bbf720_0 .var "branch", 0 0;
v0x61b5c4bbf7c0_0 .net "instr_op", 5 0, L_0x61b5c4be7ce0;  alias, 1 drivers
v0x61b5c4bbf8a0_0 .var "mem_read", 0 0;
v0x61b5c4bbf9b0_0 .var "mem_to_reg", 0 0;
v0x61b5c4bbfa70_0 .var "mem_write", 0 0;
v0x61b5c4bbfb30_0 .var "reg_dst", 0 0;
v0x61b5c4bbfbf0_0 .var "reg_write", 0 0;
E_0x61b5c4bbf4e0 .event anyedge, v0x61b5c4bbf7c0_0;
S_0x61b5c4bbfe60 .scope module, "cpu_registers_i1" "cpu_registers" 3 807, 3 81 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 5 "src1_addr";
    .port_info 4 /INPUT 5 "src2_addr";
    .port_info 5 /INPUT 5 "dst_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "src1_out";
    .port_info 8 /OUTPUT 32 "src2_out";
L_0x61b5c4bd6500 .functor BUFZ 32, L_0x61b5c4bd62c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61b5c4bd6870 .functor BUFZ 32, L_0x61b5c4bd6620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b5c4bc0120 .array "RFILE", 0 31, 31 0;
v0x61b5c4bc0200_0 .net *"_ivl_0", 31 0, L_0x61b5c4bd62c0;  1 drivers
v0x61b5c4bc02e0_0 .net *"_ivl_10", 6 0, L_0x61b5c4bd66c0;  1 drivers
L_0x7dce27ec8060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61b5c4bc03a0_0 .net *"_ivl_13", 1 0, L_0x7dce27ec8060;  1 drivers
v0x61b5c4bc0480_0 .net *"_ivl_2", 6 0, L_0x61b5c4bd63c0;  1 drivers
L_0x7dce27ec8018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61b5c4bc05b0_0 .net *"_ivl_5", 1 0, L_0x7dce27ec8018;  1 drivers
v0x61b5c4bc0690_0 .net *"_ivl_8", 31 0, L_0x61b5c4bd6620;  1 drivers
v0x61b5c4bc0770_0 .net "clk", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc0810_0 .net "data_in", 31 0, v0x61b5c4bbc0f0_0;  alias, 1 drivers
v0x61b5c4bc0970_0 .net "dst_addr", 4 0, v0x61b5c4bd0030_0;  alias, 1 drivers
v0x61b5c4bc0a30_0 .var/i "i", 31 0;
v0x61b5c4bc0b10_0 .net "rst", 0 0, v0x61b5c4bd5ec0_0;  alias, 1 drivers
v0x61b5c4bc0bd0_0 .net "src1_addr", 4 0, L_0x61b5c4be7e40;  alias, 1 drivers
v0x61b5c4bc0cb0_0 .net "src1_out", 31 0, L_0x61b5c4bd6500;  alias, 1 drivers
v0x61b5c4bc0d90_0 .net "src2_addr", 4 0, L_0x61b5c4be7ee0;  alias, 1 drivers
v0x61b5c4bc0e70_0 .net "src2_out", 31 0, L_0x61b5c4bd6870;  alias, 1 drivers
v0x61b5c4bc0f50_0 .net "write_en", 0 0, L_0x61b5c4bea3a0;  alias, 1 drivers
L_0x61b5c4bd62c0 .array/port v0x61b5c4bc0120, L_0x61b5c4bd63c0;
L_0x61b5c4bd63c0 .concat [ 5 2 0 0], L_0x61b5c4be7e40, L_0x7dce27ec8018;
L_0x61b5c4bd6620 .array/port v0x61b5c4bc0120, L_0x61b5c4bd66c0;
L_0x61b5c4bd66c0 .concat [ 5 2 0 0], L_0x61b5c4be7ee0, L_0x7dce27ec8060;
S_0x61b5c4bc1130 .scope module, "ex_mem_i14" "ex_mem" 3 963, 3 591 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "WB";
    .port_info 1 /INPUT 3 "M";
    .port_info 2 /INPUT 32 "ba_in";
    .port_info 3 /INPUT 32 "ar_in";
    .port_info 4 /INPUT 1 "z_in";
    .port_info 5 /INPUT 32 "rd2_in";
    .port_info 6 /INPUT 5 "dr_in";
    .port_info 7 /INPUT 1 "en";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 2 "WB_out";
    .port_info 10 /OUTPUT 3 "M_out";
    .port_info 11 /OUTPUT 32 "ba_out";
    .port_info 12 /OUTPUT 1 "z_out";
    .port_info 13 /OUTPUT 32 "ar_out";
    .port_info 14 /OUTPUT 32 "rd2_out";
    .port_info 15 /OUTPUT 5 "dr_out";
v0x61b5c4bc4ad0_0 .net "M", 2 0, L_0x61b5c4be7330;  alias, 1 drivers
v0x61b5c4bc4bb0_0 .net "M_out", 2 0, v0x61b5c4bc22c0_0;  alias, 1 drivers
v0x61b5c4bc4c80_0 .net "WB", 1 0, L_0x61b5c4be72c0;  alias, 1 drivers
v0x61b5c4bc4d80_0 .net "WB_out", 1 0, L_0x61b5c4be96b0;  alias, 1 drivers
v0x61b5c4bc4e50_0 .net "ar_in", 31 0, v0x61b5c4bbe660_0;  alias, 1 drivers
v0x61b5c4bc4f90_0 .net "ar_out", 31 0, v0x61b5c4bc3270_0;  alias, 1 drivers
v0x61b5c4bc5030_0 .net "ba_in", 31 0, v0x61b5c4bbdda0_0;  alias, 1 drivers
v0x61b5c4bc5120_0 .net "ba_out", 31 0, L_0x61b5c4be9790;  alias, 1 drivers
v0x61b5c4bc5230_0 .net "clk", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc54e0_0 .net "dr_in", 4 0, v0x61b5c4bbcff0_0;  alias, 1 drivers
v0x61b5c4bc55a0_0 .net "dr_out", 4 0, L_0x61b5c4be9af0;  alias, 1 drivers
v0x61b5c4bc5660_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc5700_0 .net "rd2_in", 31 0, L_0x61b5c4be76c0;  alias, 1 drivers
v0x61b5c4bc57f0_0 .net "rd2_out", 31 0, L_0x61b5c4be99d0;  alias, 1 drivers
v0x61b5c4bc5900_0 .net "z_in", 0 0, v0x61b5c4bbe7e0_0;  alias, 1 drivers
v0x61b5c4bc59f0_0 .net "z_out", 0 0, v0x61b5c4bc4980_0;  alias, 1 drivers
S_0x61b5c4bc1450 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 612, 3 240 0, S_0x61b5c4bc1130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x61b5c4bc1650 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
L_0x61b5c4be96b0 .functor BUFZ 2, v0x61b5c4bc1b30_0, C4<00>, C4<00>, C4<00>;
v0x61b5c4bc17e0_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc18f0_0 .net "D", 1 0, L_0x61b5c4be72c0;  alias, 1 drivers
v0x61b5c4bc19d0_0 .net "Q", 1 0, L_0x61b5c4be96b0;  alias, 1 drivers
v0x61b5c4bc1a90_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc1b30_0 .var "state", 1 0;
S_0x61b5c4bc1ce0 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 621, 3 240 0, S_0x61b5c4bc1130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "D";
    .port_info 3 /OUTPUT 3 "Q";
P_0x61b5c4bc1ee0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000011>;
v0x61b5c4bc1fb0_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc2050_0 .net "D", 2 0, L_0x61b5c4be7330;  alias, 1 drivers
v0x61b5c4bc2130_0 .net "Q", 2 0, v0x61b5c4bc22c0_0;  alias, 1 drivers
v0x61b5c4bc2220_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc22c0_0 .var "state", 2 0;
S_0x61b5c4bc2420 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 630, 3 240 0, S_0x61b5c4bc1130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x61b5c4bc2600 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x61b5c4be9790 .functor BUFZ 32, v0x61b5c4bc2ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b5c4bc2790_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc2830_0 .net "D", 31 0, v0x61b5c4bbdda0_0;  alias, 1 drivers
v0x61b5c4bc2920_0 .net "Q", 31 0, L_0x61b5c4be9790;  alias, 1 drivers
v0x61b5c4bc2a20_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc2ac0_0 .var "state", 31 0;
S_0x61b5c4bc2c30 .scope module, "DIG_Register_BUS_i4" "DIG_Register_BUS" 3 645, 3 240 0, S_0x61b5c4bc1130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x61b5c4bc2e10 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x61b5c4bc2f50_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc3010_0 .net "D", 31 0, v0x61b5c4bbe660_0;  alias, 1 drivers
v0x61b5c4bc3100_0 .net "Q", 31 0, v0x61b5c4bc3270_0;  alias, 1 drivers
v0x61b5c4bc31d0_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc3270_0 .var "state", 31 0;
S_0x61b5c4bc3420 .scope module, "DIG_Register_BUS_i5" "DIG_Register_BUS" 3 654, 3 240 0, S_0x61b5c4bc1130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x61b5c4bc3650 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x61b5c4be99d0 .functor BUFZ 32, v0x61b5c4bc3ab0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b5c4bc3760_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc3820_0 .net "D", 31 0, L_0x61b5c4be76c0;  alias, 1 drivers
v0x61b5c4bc3910_0 .net "Q", 31 0, L_0x61b5c4be99d0;  alias, 1 drivers
v0x61b5c4bc3a10_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc3ab0_0 .var "state", 31 0;
S_0x61b5c4bc3c20 .scope module, "DIG_Register_BUS_i6" "DIG_Register_BUS" 3 663, 3 240 0, S_0x61b5c4bc1130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x61b5c4bc3e00 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x61b5c4be9af0 .functor BUFZ 5, v0x61b5c4bc4260_0, C4<00000>, C4<00000>, C4<00000>;
v0x61b5c4bc3f40_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc4000_0 .net "D", 4 0, v0x61b5c4bbcff0_0;  alias, 1 drivers
v0x61b5c4bc40f0_0 .net "Q", 4 0, L_0x61b5c4be9af0;  alias, 1 drivers
v0x61b5c4bc41c0_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc4260_0 .var "state", 4 0;
S_0x61b5c4bc4410 .scope module, "DIG_Register_i3" "DIG_Register" 3 636, 3 573 0, S_0x61b5c4bc1130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /OUTPUT 1 "Q";
v0x61b5c4bc4660_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc4720_0 .net "D", 0 0, v0x61b5c4bbe7e0_0;  alias, 1 drivers
v0x61b5c4bc4810_0 .net "Q", 0 0, v0x61b5c4bc4980_0;  alias, 1 drivers
v0x61b5c4bc48e0_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc4980_0 .var "state", 0 0;
S_0x61b5c4bc5c70 .scope module, "gen_register_i0" "gen_register" 3 799, 3 29 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x61b5c4bc5e50 .param/l "WORD_SIZE" 0 3 31, +C4<00000000000000000000000000100000>;
v0x61b5c4bc5f70_0 .net "clk", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc6030_0 .net "data_in", 31 0, v0x61b5c4bbc860_0;  alias, 1 drivers
v0x61b5c4bc60f0_0 .var "data_out", 31 0;
v0x61b5c4bc6190_0 .net "rst", 0 0, v0x61b5c4bd5ec0_0;  alias, 1 drivers
v0x61b5c4bc6260_0 .net "write_en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
E_0x61b5c4bc5ef0 .event posedge, v0x61b5c4bbaa60_0, v0x61b5c4bc0b10_0;
S_0x61b5c4bc6390 .scope module, "id_ex_i6" "id_ex" 3 860, 3 290 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "WB";
    .port_info 3 /INPUT 3 "M";
    .port_info 4 /INPUT 4 "EX";
    .port_info 5 /INPUT 32 "ip_in";
    .port_info 6 /INPUT 32 "rd1_in";
    .port_info 7 /INPUT 32 "rd2_in";
    .port_info 8 /INPUT 32 "iv_in";
    .port_info 9 /INPUT 5 "dr1_in";
    .port_info 10 /INPUT 5 "dr2_in";
    .port_info 11 /OUTPUT 2 "WB_out";
    .port_info 12 /OUTPUT 3 "M_out";
    .port_info 13 /OUTPUT 4 "EX_out";
    .port_info 14 /OUTPUT 32 "ip_out";
    .port_info 15 /OUTPUT 32 "rd1_out";
    .port_info 16 /OUTPUT 32 "rd2_out";
    .port_info 17 /OUTPUT 32 "iv_out";
    .port_info 18 /OUTPUT 5 "dr1_out";
    .port_info 19 /OUTPUT 5 "dr2_out";
v0x61b5c4bcb350_0 .net "EX", 3 0, L_0x61b5c4be9410;  alias, 1 drivers
v0x61b5c4bcb430_0 .net "EX_out", 3 0, v0x61b5c4bc7de0_0;  alias, 1 drivers
v0x61b5c4bcb500_0 .net "M", 2 0, L_0x61b5c4be8f70;  alias, 1 drivers
v0x61b5c4bcb600_0 .net "M_out", 2 0, L_0x61b5c4be7330;  alias, 1 drivers
v0x61b5c4bcb6a0_0 .net "WB", 1 0, L_0x61b5c4be8c40;  alias, 1 drivers
v0x61b5c4bcb790_0 .net "WB_out", 1 0, L_0x61b5c4be72c0;  alias, 1 drivers
v0x61b5c4bcb830_0 .net "clk", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bcb8d0_0 .net "dr1_in", 4 0, L_0x61b5c4be7ee0;  alias, 1 drivers
v0x61b5c4bcb9e0_0 .net "dr1_out", 4 0, L_0x61b5c4be78d0;  alias, 1 drivers
v0x61b5c4bcbaa0_0 .net "dr2_in", 4 0, L_0x61b5c4be7fc0;  alias, 1 drivers
v0x61b5c4bcbb60_0 .net "dr2_out", 4 0, L_0x61b5c4be7a20;  alias, 1 drivers
v0x61b5c4bcbc50_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bcbcf0_0 .net "ip_in", 31 0, L_0x61b5c4be71e0;  alias, 1 drivers
v0x61b5c4bcbdb0_0 .net "ip_out", 31 0, L_0x61b5c4be7440;  alias, 1 drivers
v0x61b5c4bcbea0_0 .net "iv_in", 31 0, L_0x61b5c4be8b10;  alias, 1 drivers
v0x61b5c4bcbfb0_0 .net "iv_out", 31 0, v0x61b5c4bca1d0_0;  alias, 1 drivers
v0x61b5c4bcc0c0_0 .net "rd1_in", 31 0, L_0x61b5c4bd6500;  alias, 1 drivers
v0x61b5c4bcc1d0_0 .net "rd1_out", 31 0, L_0x61b5c4be7570;  alias, 1 drivers
v0x61b5c4bcc2e0_0 .net "rd2_in", 31 0, L_0x61b5c4bd6870;  alias, 1 drivers
v0x61b5c4bcc3f0_0 .net "rd2_out", 31 0, L_0x61b5c4be76c0;  alias, 1 drivers
S_0x61b5c4bc6760 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 315, 3 240 0, S_0x61b5c4bc6390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x61b5c4bc6960 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
L_0x61b5c4be72c0 .functor BUFZ 2, v0x61b5c4bc6e00_0, C4<00>, C4<00>, C4<00>;
v0x61b5c4bc6aa0_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc6b60_0 .net "D", 1 0, L_0x61b5c4be8c40;  alias, 1 drivers
v0x61b5c4bc6c40_0 .net "Q", 1 0, L_0x61b5c4be72c0;  alias, 1 drivers
v0x61b5c4bc6d60_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc6e00_0 .var "state", 1 0;
S_0x61b5c4bc6fb0 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 324, 3 240 0, S_0x61b5c4bc6390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 3 "D";
    .port_info 3 /OUTPUT 3 "Q";
P_0x61b5c4bc71b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000011>;
L_0x61b5c4be7330 .functor BUFZ 3, v0x61b5c4bc7600_0, C4<000>, C4<000>, C4<000>;
v0x61b5c4bc72c0_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc7360_0 .net "D", 2 0, L_0x61b5c4be8f70;  alias, 1 drivers
v0x61b5c4bc7440_0 .net "Q", 2 0, L_0x61b5c4be7330;  alias, 1 drivers
v0x61b5c4bc7560_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc7600_0 .var "state", 2 0;
S_0x61b5c4bc77b0 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 333, 3 240 0, S_0x61b5c4bc6390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 4 "D";
    .port_info 3 /OUTPUT 4 "Q";
P_0x61b5c4bc7990 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000100>;
v0x61b5c4bc7ad0_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc7b70_0 .net "D", 3 0, L_0x61b5c4be9410;  alias, 1 drivers
v0x61b5c4bc7c50_0 .net "Q", 3 0, v0x61b5c4bc7de0_0;  alias, 1 drivers
v0x61b5c4bc7d40_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc7de0_0 .var "state", 3 0;
S_0x61b5c4bc7f90 .scope module, "DIG_Register_BUS_i3" "DIG_Register_BUS" 3 342, 3 240 0, S_0x61b5c4bc6390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x61b5c4bc8170 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x61b5c4be7440 .functor BUFZ 32, v0x61b5c4bc85f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b5c4bc82b0_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc8370_0 .net "D", 31 0, L_0x61b5c4be71e0;  alias, 1 drivers
v0x61b5c4bc8450_0 .net "Q", 31 0, L_0x61b5c4be7440;  alias, 1 drivers
v0x61b5c4bc8550_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc85f0_0 .var "state", 31 0;
S_0x61b5c4bc8780 .scope module, "DIG_Register_BUS_i4" "DIG_Register_BUS" 3 351, 3 240 0, S_0x61b5c4bc6390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x61b5c4bc89b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x61b5c4be7570 .functor BUFZ 32, v0x61b5c4bc8e10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b5c4bc8ac0_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc8b80_0 .net "D", 31 0, L_0x61b5c4bd6500;  alias, 1 drivers
v0x61b5c4bc8c70_0 .net "Q", 31 0, L_0x61b5c4be7570;  alias, 1 drivers
v0x61b5c4bc8d70_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc8e10_0 .var "state", 31 0;
S_0x61b5c4bc8f80 .scope module, "DIG_Register_BUS_i5" "DIG_Register_BUS" 3 360, 3 240 0, S_0x61b5c4bc6390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x61b5c4bc9160 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x61b5c4be76c0 .functor BUFZ 32, v0x61b5c4bc95c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b5c4bc92a0_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc9360_0 .net "D", 31 0, L_0x61b5c4bd6870;  alias, 1 drivers
v0x61b5c4bc9450_0 .net "Q", 31 0, L_0x61b5c4be76c0;  alias, 1 drivers
v0x61b5c4bc9520_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc95c0_0 .var "state", 31 0;
S_0x61b5c4bc9750 .scope module, "DIG_Register_BUS_i6" "DIG_Register_BUS" 3 369, 3 240 0, S_0x61b5c4bc6390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x61b5c4bc9930 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x61b5c4bc9a70_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bc9f40_0 .net "D", 31 0, L_0x61b5c4be8b10;  alias, 1 drivers
v0x61b5c4bca030_0 .net "Q", 31 0, v0x61b5c4bca1d0_0;  alias, 1 drivers
v0x61b5c4bca130_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bca1d0_0 .var "state", 31 0;
S_0x61b5c4bca340 .scope module, "DIG_Register_BUS_i7" "DIG_Register_BUS" 3 378, 3 240 0, S_0x61b5c4bc6390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x61b5c4bca520 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x61b5c4be78d0 .functor BUFZ 5, v0x61b5c4bca9b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x61b5c4bca660_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bca720_0 .net "D", 4 0, L_0x61b5c4be7ee0;  alias, 1 drivers
v0x61b5c4bca810_0 .net "Q", 4 0, L_0x61b5c4be78d0;  alias, 1 drivers
v0x61b5c4bca910_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bca9b0_0 .var "state", 4 0;
S_0x61b5c4bcab20 .scope module, "DIG_Register_BUS_i8" "DIG_Register_BUS" 3 387, 3 240 0, S_0x61b5c4bc6390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x61b5c4bc8960 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
L_0x61b5c4be7a20 .functor BUFZ 5, v0x61b5c4bcb1c0_0, C4<00000>, C4<00000>, C4<00000>;
v0x61b5c4bcae80_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bcaf40_0 .net "D", 4 0, L_0x61b5c4be7fc0;  alias, 1 drivers
v0x61b5c4bcb020_0 .net "Q", 4 0, L_0x61b5c4be7a20;  alias, 1 drivers
v0x61b5c4bcb120_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bcb1c0_0 .var "state", 4 0;
S_0x61b5c4bcc730 .scope module, "if_id_i5" "if_id" 3 851, 3 260 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "ip_in";
    .port_info 3 /INPUT 32 "in_in";
    .port_info 4 /OUTPUT 32 "ip_out";
    .port_info 5 /OUTPUT 32 "in_out";
v0x61b5c4bcd9b0_0 .net "clk", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bcda70_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bcdb30_0 .net "in_in", 31 0, L_0x61b5c4be70e0;  alias, 1 drivers
v0x61b5c4bcdc20_0 .net "in_out", 31 0, v0x61b5c4bcd800_0;  alias, 1 drivers
v0x61b5c4bcdcc0_0 .net "ip_in", 31 0, v0x61b5c4bbee70_0;  alias, 1 drivers
v0x61b5c4bcddb0_0 .net "ip_out", 31 0, L_0x61b5c4be71e0;  alias, 1 drivers
S_0x61b5c4bcc9a0 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 272, 3 240 0, S_0x61b5c4bcc730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x61b5c4bccba0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x61b5c4be71e0 .functor BUFZ 32, v0x61b5c4bcd0a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b5c4bccd40_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bcce00_0 .net "D", 31 0, v0x61b5c4bbee70_0;  alias, 1 drivers
v0x61b5c4bccf10_0 .net "Q", 31 0, L_0x61b5c4be71e0;  alias, 1 drivers
v0x61b5c4bcd000_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bcd0a0_0 .var "state", 31 0;
S_0x61b5c4bcd250 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 282, 3 240 0, S_0x61b5c4bcc730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x61b5c4bcd450 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
v0x61b5c4bcd560_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bcd600_0 .net "D", 31 0, L_0x61b5c4be70e0;  alias, 1 drivers
v0x61b5c4bcd6c0_0 .net "Q", 31 0, v0x61b5c4bcd800_0;  alias, 1 drivers
v0x61b5c4bcd760_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bcd800_0 .var "state", 31 0;
S_0x61b5c4bcdf70 .scope module, "mem_wb_i15" "mem_wb" 3 983, 3 671 0, S_0x61b5c4ba77f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "WB";
    .port_info 1 /INPUT 32 "rd_in";
    .port_info 2 /INPUT 32 "ar_in";
    .port_info 3 /INPUT 5 "dr_in";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "en";
    .port_info 6 /OUTPUT 2 "WB_out";
    .port_info 7 /OUTPUT 32 "rd_out";
    .port_info 8 /OUTPUT 32 "ar_out";
    .port_info 9 /OUTPUT 5 "dr_out";
v0x61b5c4bd01c0_0 .net "WB", 1 0, L_0x61b5c4be96b0;  alias, 1 drivers
v0x61b5c4bd02a0_0 .net "WB_out", 1 0, v0x61b5c4bce8a0_0;  alias, 1 drivers
v0x61b5c4bd0360_0 .net "ar_in", 31 0, v0x61b5c4bc3270_0;  alias, 1 drivers
v0x61b5c4bd0430_0 .net "ar_out", 31 0, L_0x61b5c4be9f70;  alias, 1 drivers
v0x61b5c4bd0520_0 .net "clk", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bd0610_0 .net "dr_in", 4 0, L_0x61b5c4be9af0;  alias, 1 drivers
v0x61b5c4bd06d0_0 .net "dr_out", 4 0, v0x61b5c4bd0030_0;  alias, 1 drivers
v0x61b5c4bd07e0_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bd0880_0 .net "rd_in", 31 0, L_0x61b5c4be6d50;  alias, 1 drivers
v0x61b5c4bd0940_0 .net "rd_out", 31 0, L_0x61b5c4be9e50;  alias, 1 drivers
S_0x61b5c4bce260 .scope module, "DIG_Register_BUS_i0" "DIG_Register_BUS" 3 686, 3 240 0, S_0x61b5c4bcdf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 2 "D";
    .port_info 3 /OUTPUT 2 "Q";
P_0x61b5c4bce460 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000010>;
v0x61b5c4bce570_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bce630_0 .net "D", 1 0, L_0x61b5c4be96b0;  alias, 1 drivers
v0x61b5c4bce740_0 .net "Q", 1 0, v0x61b5c4bce8a0_0;  alias, 1 drivers
v0x61b5c4bce800_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bce8a0_0 .var "state", 1 0;
S_0x61b5c4bcea50 .scope module, "DIG_Register_BUS_i1" "DIG_Register_BUS" 3 695, 3 240 0, S_0x61b5c4bcdf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x61b5c4bcec50 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x61b5c4be9e50 .functor BUFZ 32, v0x61b5c4bcf060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b5c4bced60_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bcee00_0 .net "D", 31 0, L_0x61b5c4be6d50;  alias, 1 drivers
v0x61b5c4bceec0_0 .net "Q", 31 0, L_0x61b5c4be9e50;  alias, 1 drivers
v0x61b5c4bcefc0_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bcf060_0 .var "state", 31 0;
S_0x61b5c4bcf1d0 .scope module, "DIG_Register_BUS_i2" "DIG_Register_BUS" 3 704, 3 240 0, S_0x61b5c4bcdf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "D";
    .port_info 3 /OUTPUT 32 "Q";
P_0x61b5c4bcf3b0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000100000>;
L_0x61b5c4be9f70 .functor BUFZ 32, v0x61b5c4bcf840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61b5c4bcf520_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bcf5c0_0 .net "D", 31 0, v0x61b5c4bc3270_0;  alias, 1 drivers
v0x61b5c4bcf6d0_0 .net "Q", 31 0, L_0x61b5c4be9f70;  alias, 1 drivers
v0x61b5c4bcf7a0_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bcf840_0 .var "state", 31 0;
S_0x61b5c4bcf9d0 .scope module, "DIG_Register_BUS_i3" "DIG_Register_BUS" 3 713, 3 240 0, S_0x61b5c4bcdf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 5 "D";
    .port_info 3 /OUTPUT 5 "Q";
P_0x61b5c4bcfbb0 .param/l "Bits" 0 3 241, +C4<00000000000000000000000000000101>;
v0x61b5c4bcfcf0_0 .net "C", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bcfdb0_0 .net "D", 4 0, L_0x61b5c4be9af0;  alias, 1 drivers
v0x61b5c4bcfec0_0 .net "Q", 4 0, v0x61b5c4bd0030_0;  alias, 1 drivers
v0x61b5c4bcff90_0 .net "en", 0 0, v0x61b5c4bd56d0_0;  alias, 1 drivers
v0x61b5c4bd0030_0 .var "state", 4 0;
    .scope S_0x61b5c4bc5c70;
T_0 ;
    %wait E_0x61b5c4bc5ef0;
    %load/vec4 v0x61b5c4bc6190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61b5c4bc60f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x61b5c4bc5f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x61b5c4bc6260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x61b5c4bc6030_0;
    %assign/vec4 v0x61b5c4bc60f0_0, 0;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x61b5c4bbfe60;
T_1 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bc0b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bc0a30_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x61b5c4bc0a30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x61b5c4bc0a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61b5c4bc0120, 0, 4;
    %load/vec4 v0x61b5c4bc0a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61b5c4bc0a30_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x61b5c4bc0f50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x61b5c4bc0970_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x61b5c4bc0810_0;
    %load/vec4 v0x61b5c4bc0970_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61b5c4bc0120, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x61b5c4bbe940;
T_2 ;
    %wait E_0x61b5c4bbeb20;
    %load/vec4 v0x61b5c4bbed80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bbef60_0, 0, 32;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v0x61b5c4bbeba0_0;
    %load/vec4 v0x61b5c4bbeca0_0;
    %and;
    %store/vec4 v0x61b5c4bbee70_0, 0, 32;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v0x61b5c4bbeba0_0;
    %load/vec4 v0x61b5c4bbeca0_0;
    %or;
    %store/vec4 v0x61b5c4bbee70_0, 0, 32;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v0x61b5c4bbeba0_0;
    %load/vec4 v0x61b5c4bbeca0_0;
    %add;
    %store/vec4 v0x61b5c4bbee70_0, 0, 32;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v0x61b5c4bbeba0_0;
    %load/vec4 v0x61b5c4bbeca0_0;
    %sub;
    %store/vec4 v0x61b5c4bbee70_0, 0, 32;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x61b5c4bbeba0_0;
    %load/vec4 v0x61b5c4bbeca0_0;
    %or;
    %inv;
    %store/vec4 v0x61b5c4bbee70_0, 0, 32;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x61b5c4bbeba0_0;
    %load/vec4 v0x61b5c4bbeca0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v0x61b5c4bbee70_0, 0, 32;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %load/vec4 v0x61b5c4bbee70_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %pad/s 1;
    %store/vec4 v0x61b5c4bbf070_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x61b5c4bbc370;
T_3 ;
    %wait E_0x61b5c4bab720;
    %load/vec4 v0x61b5c4bbc950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bbc860_0, 0, 32;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x61b5c4bbc680_0;
    %store/vec4 v0x61b5c4bbc860_0, 0, 32;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x61b5c4bbc780_0;
    %store/vec4 v0x61b5c4bbc860_0, 0, 32;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x61b5c4ba70f0;
T_4 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bbb2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x61b5c4b84c60_0;
    %load/vec4 v0x61b5c4b9ada0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61b5c4bbb200, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x61b5c4bcc9a0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bcd0a0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x61b5c4bcc9a0;
T_6 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bcd000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x61b5c4bcce00_0;
    %assign/vec4 v0x61b5c4bcd0a0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x61b5c4bcd250;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bcd800_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x61b5c4bcd250;
T_8 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bcd760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x61b5c4bcd600_0;
    %assign/vec4 v0x61b5c4bcd800_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x61b5c4bc6760;
T_9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61b5c4bc6e00_0, 0, 2;
    %end;
    .thread T_9;
    .scope S_0x61b5c4bc6760;
T_10 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bc6d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x61b5c4bc6b60_0;
    %assign/vec4 v0x61b5c4bc6e00_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x61b5c4bc6fb0;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61b5c4bc7600_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x61b5c4bc6fb0;
T_12 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bc7560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x61b5c4bc7360_0;
    %assign/vec4 v0x61b5c4bc7600_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x61b5c4bc77b0;
T_13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61b5c4bc7de0_0, 0, 4;
    %end;
    .thread T_13;
    .scope S_0x61b5c4bc77b0;
T_14 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bc7d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x61b5c4bc7b70_0;
    %assign/vec4 v0x61b5c4bc7de0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x61b5c4bc7f90;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bc85f0_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x61b5c4bc7f90;
T_16 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bc8550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x61b5c4bc8370_0;
    %assign/vec4 v0x61b5c4bc85f0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x61b5c4bc8780;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bc8e10_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x61b5c4bc8780;
T_18 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bc8d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x61b5c4bc8b80_0;
    %assign/vec4 v0x61b5c4bc8e10_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x61b5c4bc8f80;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bc95c0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x61b5c4bc8f80;
T_20 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bc9520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x61b5c4bc9360_0;
    %assign/vec4 v0x61b5c4bc95c0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x61b5c4bc9750;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bca1d0_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x61b5c4bc9750;
T_22 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bca130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x61b5c4bc9f40_0;
    %assign/vec4 v0x61b5c4bca1d0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x61b5c4bca340;
T_23 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x61b5c4bca9b0_0, 0, 5;
    %end;
    .thread T_23;
    .scope S_0x61b5c4bca340;
T_24 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bca910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x61b5c4bca720_0;
    %assign/vec4 v0x61b5c4bca9b0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x61b5c4bcab20;
T_25 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x61b5c4bcb1c0_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x61b5c4bcab20;
T_26 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bcb120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x61b5c4bcaf40_0;
    %assign/vec4 v0x61b5c4bcb1c0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x61b5c4bbf1d0;
T_27 ;
    %wait E_0x61b5c4bbf4e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b5c4bbfb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b5c4bbf720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b5c4bbf8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b5c4bbf9b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61b5c4bbf560_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b5c4bbfa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b5c4bbf660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b5c4bbfbf0_0, 0, 1;
    %load/vec4 v0x61b5c4bbf7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b5c4bbf720_0, 0, 1;
    %jmp T_27.6;
T_27.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b5c4bbfb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b5c4bbfbf0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x61b5c4bbf560_0, 0, 2;
    %jmp T_27.6;
T_27.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b5c4bbf660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b5c4bbfbf0_0, 0, 1;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b5c4bbf660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b5c4bbf9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b5c4bbfbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b5c4bbf8a0_0, 0, 1;
    %jmp T_27.6;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b5c4bbf660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b5c4bbfa70_0, 0, 1;
    %jmp T_27.6;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b5c4bbfb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b5c4bbf720_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x61b5c4bbf560_0, 0, 2;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x61b5c4bbcae0;
T_28 ;
    %wait E_0x61b5c4bbcd90;
    %load/vec4 v0x61b5c4bbd0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x61b5c4bbcff0_0, 0, 5;
    %jmp T_28.3;
T_28.0 ;
    %load/vec4 v0x61b5c4bbce10_0;
    %store/vec4 v0x61b5c4bbcff0_0, 0, 5;
    %jmp T_28.3;
T_28.1 ;
    %load/vec4 v0x61b5c4bbcf10_0;
    %store/vec4 v0x61b5c4bbcff0_0, 0, 5;
    %jmp T_28.3;
T_28.3 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x61b5c4bbd270;
T_29 ;
    %wait E_0x61b5c4bbd4c0;
    %load/vec4 v0x61b5c4bbd640_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61b5c4bbd540_0, 0, 4;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x61b5c4bbd640_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x61b5c4bbd540_0, 0, 4;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x61b5c4bbd720_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61b5c4bbd540_0, 0, 4;
    %jmp T_29.11;
T_29.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x61b5c4bbd540_0, 0, 4;
    %jmp T_29.11;
T_29.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x61b5c4bbd540_0, 0, 4;
    %jmp T_29.11;
T_29.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x61b5c4bbd540_0, 0, 4;
    %jmp T_29.11;
T_29.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x61b5c4bbd540_0, 0, 4;
    %jmp T_29.11;
T_29.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x61b5c4bbd540_0, 0, 4;
    %jmp T_29.11;
T_29.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x61b5c4bbd540_0, 0, 4;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x61b5c4bbb480;
T_30 ;
    %wait E_0x61b5c4b2b920;
    %load/vec4 v0x61b5c4bbba90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bbb9a0_0, 0, 32;
    %jmp T_30.3;
T_30.0 ;
    %load/vec4 v0x61b5c4bbb7c0_0;
    %store/vec4 v0x61b5c4bbb9a0_0, 0, 32;
    %jmp T_30.3;
T_30.1 ;
    %load/vec4 v0x61b5c4bbb8c0_0;
    %store/vec4 v0x61b5c4bbb9a0_0, 0, 32;
    %jmp T_30.3;
T_30.3 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x61b5c4bbd860;
T_31 ;
    %wait E_0x61b5c4bbda70;
    %load/vec4 v0x61b5c4bbdcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bbde80_0, 0, 32;
    %jmp T_31.7;
T_31.0 ;
    %load/vec4 v0x61b5c4bbdad0_0;
    %load/vec4 v0x61b5c4bbdbd0_0;
    %and;
    %store/vec4 v0x61b5c4bbdda0_0, 0, 32;
    %jmp T_31.7;
T_31.1 ;
    %load/vec4 v0x61b5c4bbdad0_0;
    %load/vec4 v0x61b5c4bbdbd0_0;
    %or;
    %store/vec4 v0x61b5c4bbdda0_0, 0, 32;
    %jmp T_31.7;
T_31.2 ;
    %load/vec4 v0x61b5c4bbdad0_0;
    %load/vec4 v0x61b5c4bbdbd0_0;
    %add;
    %store/vec4 v0x61b5c4bbdda0_0, 0, 32;
    %jmp T_31.7;
T_31.3 ;
    %load/vec4 v0x61b5c4bbdad0_0;
    %load/vec4 v0x61b5c4bbdbd0_0;
    %sub;
    %store/vec4 v0x61b5c4bbdda0_0, 0, 32;
    %jmp T_31.7;
T_31.4 ;
    %load/vec4 v0x61b5c4bbdad0_0;
    %load/vec4 v0x61b5c4bbdbd0_0;
    %or;
    %inv;
    %store/vec4 v0x61b5c4bbdda0_0, 0, 32;
    %jmp T_31.7;
T_31.5 ;
    %load/vec4 v0x61b5c4bbdad0_0;
    %load/vec4 v0x61b5c4bbdbd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_31.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_31.9, 8;
T_31.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_31.9, 8;
 ; End of false expr.
    %blend;
T_31.9;
    %store/vec4 v0x61b5c4bbdda0_0, 0, 32;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
    %load/vec4 v0x61b5c4bbdda0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %pad/s 1;
    %store/vec4 v0x61b5c4bbdfb0_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x61b5c4bbe110;
T_32 ;
    %wait E_0x61b5c4bbe2f0;
    %load/vec4 v0x61b5c4bbe560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bbe700_0, 0, 32;
    %jmp T_32.7;
T_32.0 ;
    %load/vec4 v0x61b5c4bbe370_0;
    %load/vec4 v0x61b5c4bbe470_0;
    %and;
    %store/vec4 v0x61b5c4bbe660_0, 0, 32;
    %jmp T_32.7;
T_32.1 ;
    %load/vec4 v0x61b5c4bbe370_0;
    %load/vec4 v0x61b5c4bbe470_0;
    %or;
    %store/vec4 v0x61b5c4bbe660_0, 0, 32;
    %jmp T_32.7;
T_32.2 ;
    %load/vec4 v0x61b5c4bbe370_0;
    %load/vec4 v0x61b5c4bbe470_0;
    %add;
    %store/vec4 v0x61b5c4bbe660_0, 0, 32;
    %jmp T_32.7;
T_32.3 ;
    %load/vec4 v0x61b5c4bbe370_0;
    %load/vec4 v0x61b5c4bbe470_0;
    %sub;
    %store/vec4 v0x61b5c4bbe660_0, 0, 32;
    %jmp T_32.7;
T_32.4 ;
    %load/vec4 v0x61b5c4bbe370_0;
    %load/vec4 v0x61b5c4bbe470_0;
    %or;
    %inv;
    %store/vec4 v0x61b5c4bbe660_0, 0, 32;
    %jmp T_32.7;
T_32.5 ;
    %load/vec4 v0x61b5c4bbe370_0;
    %load/vec4 v0x61b5c4bbe470_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_32.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %store/vec4 v0x61b5c4bbe660_0, 0, 32;
    %jmp T_32.7;
T_32.7 ;
    %pop/vec4 1;
    %load/vec4 v0x61b5c4bbe660_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_32.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_32.11, 8;
T_32.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_32.11, 8;
 ; End of false expr.
    %blend;
T_32.11;
    %pad/s 1;
    %store/vec4 v0x61b5c4bbe7e0_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x61b5c4bc1450;
T_33 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61b5c4bc1b30_0, 0, 2;
    %end;
    .thread T_33;
    .scope S_0x61b5c4bc1450;
T_34 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bc1a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x61b5c4bc18f0_0;
    %assign/vec4 v0x61b5c4bc1b30_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x61b5c4bc1ce0;
T_35 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61b5c4bc22c0_0, 0, 3;
    %end;
    .thread T_35;
    .scope S_0x61b5c4bc1ce0;
T_36 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bc2220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x61b5c4bc2050_0;
    %assign/vec4 v0x61b5c4bc22c0_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x61b5c4bc2420;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bc2ac0_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x61b5c4bc2420;
T_38 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bc2a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x61b5c4bc2830_0;
    %assign/vec4 v0x61b5c4bc2ac0_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x61b5c4bc4410;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b5c4bc4980_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x61b5c4bc4410;
T_40 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bc48e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x61b5c4bc4720_0;
    %assign/vec4 v0x61b5c4bc4980_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x61b5c4bc2c30;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bc3270_0, 0, 32;
    %end;
    .thread T_41;
    .scope S_0x61b5c4bc2c30;
T_42 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bc31d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x61b5c4bc3010_0;
    %assign/vec4 v0x61b5c4bc3270_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x61b5c4bc3420;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bc3ab0_0, 0, 32;
    %end;
    .thread T_43;
    .scope S_0x61b5c4bc3420;
T_44 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bc3a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x61b5c4bc3820_0;
    %assign/vec4 v0x61b5c4bc3ab0_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x61b5c4bc3c20;
T_45 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x61b5c4bc4260_0, 0, 5;
    %end;
    .thread T_45;
    .scope S_0x61b5c4bc3c20;
T_46 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bc41c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x61b5c4bc4000_0;
    %assign/vec4 v0x61b5c4bc4260_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x61b5c4bce260;
T_47 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x61b5c4bce8a0_0, 0, 2;
    %end;
    .thread T_47;
    .scope S_0x61b5c4bce260;
T_48 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bce800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x61b5c4bce630_0;
    %assign/vec4 v0x61b5c4bce8a0_0, 0;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x61b5c4bcea50;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bcf060_0, 0, 32;
    %end;
    .thread T_49;
    .scope S_0x61b5c4bcea50;
T_50 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bcefc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x61b5c4bcee00_0;
    %assign/vec4 v0x61b5c4bcf060_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x61b5c4bcf1d0;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bcf840_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0x61b5c4bcf1d0;
T_52 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bcf7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x61b5c4bcf5c0_0;
    %assign/vec4 v0x61b5c4bcf840_0, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x61b5c4bcf9d0;
T_53 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x61b5c4bd0030_0, 0, 5;
    %end;
    .thread T_53;
    .scope S_0x61b5c4bcf9d0;
T_54 ;
    %wait E_0x61b5c4b2b390;
    %load/vec4 v0x61b5c4bcff90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x61b5c4bcfdb0_0;
    %assign/vec4 v0x61b5c4bd0030_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x61b5c4bbbc20;
T_55 ;
    %wait E_0x61b5c4ae6a90;
    %load/vec4 v0x61b5c4bbc1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bbc0f0_0, 0, 32;
    %jmp T_55.3;
T_55.0 ;
    %load/vec4 v0x61b5c4bbbf10_0;
    %store/vec4 v0x61b5c4bbc0f0_0, 0, 32;
    %jmp T_55.3;
T_55.1 ;
    %load/vec4 v0x61b5c4bbc010_0;
    %store/vec4 v0x61b5c4bbc0f0_0, 0, 32;
    %jmp T_55.3;
T_55.3 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x61b5c4ba7470;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bd5970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bd6020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bd5f60_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x61b5c4ba7470;
T_57 ;
    %vpi_call 2 21 "$dumpfile", "lab05.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bd5790_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x61b5c4bd5790_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_57.1, 5;
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x61b5c4bc0120, v0x61b5c4bd5790_0 > {0 0 0};
    %load/vec4 v0x61b5c4bd5790_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61b5c4bd5790_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61b5c4ba7470 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x61b5c4ba7470;
T_58 ;
    %vpi_call 2 29 "$readmemb", "init.coe", v0x61b5c4bbb200, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_58;
    .scope S_0x61b5c4ba7470;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b5c4bd56d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b5c4bd5ec0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b5c4bd56d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61b5c4bd5ec0_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b5c4bd5ec0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61b5c4bd56d0_0, 0, 1;
T_59.0 ;
    %delay 50000, 0;
    %load/vec4 v0x61b5c4bd56d0_0;
    %inv;
    %store/vec4 v0x61b5c4bd56d0_0, 0, 1;
    %jmp T_59.0;
    %end;
    .thread T_59;
    .scope S_0x61b5c4ba7470;
T_60 ;
    %wait E_0x61b5c4b2ad30;
    %wait E_0x61b5c4b2b390;
    %delay 100000, 0;
    %vpi_call 2 68 "$display", "------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61b5c4bd5f60_0, 0, 32;
T_60.0 ;
    %load/vec4 v0x61b5c4bd5f60_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_60.1, 5;
    %wait E_0x61b5c4b2b390;
    %vpi_call 2 71 "$display", "PC: %2d opcode: %06b write reg addr: %2d write reg data: %4h", v0x61b5c4bd5a30_0, v0x61b5c4bd5870_0, v0x61b5c4bd6100_0, v0x61b5c4bd61f0_0 {0 0 0};
    %load/vec4 v0x61b5c4bd5f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61b5c4bd5f60_0, 0, 32;
    %jmp T_60.0;
T_60.1 ;
    %vpi_call 2 73 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_60;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab05_tb.v";
    "lab05_pipelined.v";
