

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_77_9'
================================================================
* Date:           Fri May 10 16:14:57 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_15 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.015 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_77_9  |       16|       16|         3|          1|          1|    15|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2365|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    60|       0|    1210|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     171|    -|
|Register         |        -|     -|    1117|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    60|    1117|    3746|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U37  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U38  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U39  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U40  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U41  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U42  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U43  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U44  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U45  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U46  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U47  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U48  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U49  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U50  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U51  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_16_4_32_1_1_U52       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U53       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U54       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U55       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U56       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U57       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U58       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U59       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U60       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U61       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U62       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U63       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U64       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U65       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  60|  0|1210|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln77_fu_1026_p2        |         +|   0|  0|  12|           4|           2|
    |arr_39_fu_809_p2           |         +|   0|  0|  71|          64|          64|
    |arr_40_fu_854_p2           |         +|   0|  0|  71|          64|          64|
    |arr_41_fu_1130_p2          |         +|   0|  0|  71|          64|          64|
    |arr_42_fu_1187_p2          |         +|   0|  0|  71|          64|          64|
    |arr_43_fu_1243_p2          |         +|   0|  0|  71|          64|          64|
    |arr_44_fu_1298_p2          |         +|   0|  0|  71|          64|          64|
    |arr_45_fu_1352_p2          |         +|   0|  0|  71|          64|          64|
    |arr_46_fu_1405_p2          |         +|   0|  0|  71|          64|          64|
    |arr_47_fu_1457_p2          |         +|   0|  0|  71|          64|          64|
    |arr_48_fu_1517_p2          |         +|   0|  0|  71|          64|          64|
    |arr_49_fu_1577_p2          |         +|   0|  0|  71|          64|          64|
    |arr_50_fu_1701_p2          |         +|   0|  0|  71|          64|          64|
    |arr_51_fu_1749_p2          |         +|   0|  0|  71|          64|          64|
    |arr_52_fu_1805_p2          |         +|   0|  0|  71|          64|          64|
    |arr_53_fu_1848_p2          |         +|   0|  0|  71|          64|          64|
    |empty_fu_744_p2            |         +|   0|  0|  12|           5|           1|
    |k_1_fu_880_p2              |         -|   0|  0|  10|           3|           3|
    |k_fu_864_p2                |         -|   0|  0|  10|           3|           3|
    |sub_ln35_10_fu_1526_p2     |         -|   0|  0|  12|           4|           4|
    |sub_ln35_11_fu_1586_p2     |         -|   0|  0|  12|           4|           4|
    |sub_ln35_1_fu_1758_p2      |         -|   0|  0|  12|           4|           4|
    |sub_ln35_4_fu_900_p2       |         -|   0|  0|  12|           4|           4|
    |sub_ln35_5_fu_916_p2       |         -|   0|  0|  12|           4|           4|
    |sub_ln35_6_fu_932_p2       |         -|   0|  0|  12|           4|           4|
    |sub_ln35_7_fu_948_p2       |         -|   0|  0|  12|           4|           4|
    |sub_ln35_8_fu_964_p2       |         -|   0|  0|  12|           4|           4|
    |sub_ln35_9_fu_1466_p2      |         -|   0|  0|  12|           4|           4|
    |sub_ln35_fu_1595_p2        |         -|   0|  0|  12|           4|           4|
    |tmp_12_fu_1820_p17         |         -|   0|  0|  12|           4|           4|
    |and_ln90_10_fu_1571_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln90_11_fu_1695_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln90_12_fu_1743_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln90_13_fu_1799_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln90_1_fu_848_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln90_2_fu_1124_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln90_3_fu_1181_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln90_4_fu_1237_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln90_5_fu_1292_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln90_6_fu_1346_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln90_7_fu_1399_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln90_8_fu_1451_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln90_9_fu_1511_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln90_fu_803_p2         |       and|   0|  0|  64|          64|          64|
    |icmp_ln77_fu_728_p2        |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln90_10_fu_998_p2     |      icmp|   0|  0|  12|           5|           3|
    |icmp_ln90_11_fu_1014_p2    |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln90_12_fu_1020_p2    |      icmp|   0|  0|  12|           5|           2|
    |icmp_ln90_1_fu_870_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln90_2_fu_890_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln90_3_fu_906_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln90_4_fu_922_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln90_5_fu_938_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln90_6_fu_954_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln90_7_fu_980_p2      |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln90_8_fu_986_p2      |      icmp|   0|  0|  12|           5|           3|
    |icmp_ln90_9_fu_992_p2      |      icmp|   0|  0|  12|           5|           3|
    |icmp_ln90_fu_834_p2        |      icmp|   0|  0|  12|           5|           4|
    |select_ln90_10_fu_1444_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln90_11_fu_1504_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln90_12_fu_1564_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln90_13_fu_1688_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln90_14_fu_1736_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln90_15_fu_1792_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln90_1_fu_795_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln90_2_fu_815_p3    |    select|   0|  0|   3|           1|           3|
    |select_ln90_3_fu_840_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln90_4_fu_1117_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln90_5_fu_1174_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln90_6_fu_1230_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln90_7_fu_1285_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln90_8_fu_1339_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln90_9_fu_1392_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln90_fu_823_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|2365|        1996|        2016|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |arr_22_fu_184            |   9|          2|   64|        128|
    |arr_23_fu_188            |   9|          2|   64|        128|
    |arr_24_fu_192            |   9|          2|   64|        128|
    |arr_25_fu_196            |   9|          2|   64|        128|
    |arr_26_fu_200            |   9|          2|   64|        128|
    |arr_28_fu_204            |   9|          2|   64|        128|
    |arr_29_fu_208            |   9|          2|   64|        128|
    |arr_30_fu_212            |   9|          2|   64|        128|
    |arr_31_fu_216            |   9|          2|   64|        128|
    |arr_32_fu_220            |   9|          2|   64|        128|
    |arr_33_fu_224            |   9|          2|   64|        128|
    |arr_34_fu_228            |   9|          2|   64|        128|
    |arr_35_fu_232            |   9|          2|   64|        128|
    |arr_37_fu_236            |   9|          2|   64|        128|
    |arr_38_fu_240            |   9|          2|   64|        128|
    |i_fu_244                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 171|         38|  967|       1934|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |arr_22_fu_184                        |  64|   0|   64|          0|
    |arr_23_fu_188                        |  64|   0|   64|          0|
    |arr_24_fu_192                        |  64|   0|   64|          0|
    |arr_25_fu_196                        |  64|   0|   64|          0|
    |arr_26_fu_200                        |  64|   0|   64|          0|
    |arr_28_fu_204                        |  64|   0|   64|          0|
    |arr_29_fu_208                        |  64|   0|   64|          0|
    |arr_30_fu_212                        |  64|   0|   64|          0|
    |arr_31_fu_216                        |  64|   0|   64|          0|
    |arr_32_fu_220                        |  64|   0|   64|          0|
    |arr_33_fu_224                        |  64|   0|   64|          0|
    |arr_34_fu_228                        |  64|   0|   64|          0|
    |arr_35_fu_232                        |  64|   0|   64|          0|
    |arr_37_fu_236                        |  64|   0|   64|          0|
    |arr_38_fu_240                        |  64|   0|   64|          0|
    |conv36_cast_reg_2315                 |  32|   0|   64|         32|
    |i_fu_244                             |   4|   0|    4|          0|
    |icmp_ln77_reg_2320                   |   1|   0|    1|          0|
    |icmp_ln90_10_reg_2425                |   1|   0|    1|          0|
    |icmp_ln90_10_reg_2425_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln90_11_reg_2431                |   1|   0|    1|          0|
    |icmp_ln90_11_reg_2431_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln90_12_reg_2437                |   1|   0|    1|          0|
    |icmp_ln90_12_reg_2437_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln90_1_reg_2346                 |   1|   0|    1|          0|
    |icmp_ln90_2_reg_2356                 |   1|   0|    1|          0|
    |icmp_ln90_3_reg_2366                 |   1|   0|    1|          0|
    |icmp_ln90_4_reg_2376                 |   1|   0|    1|          0|
    |icmp_ln90_5_reg_2386                 |   1|   0|    1|          0|
    |icmp_ln90_6_reg_2396                 |   1|   0|    1|          0|
    |icmp_ln90_7_reg_2407                 |   1|   0|    1|          0|
    |icmp_ln90_8_reg_2413                 |   1|   0|    1|          0|
    |icmp_ln90_9_reg_2419                 |   1|   0|    1|          0|
    |k_reg_2341                           |   3|   0|    3|          0|
    |sext_ln35_1_reg_2351                 |   4|   0|    4|          0|
    |sub_ln35_11_reg_2443                 |   4|   0|    4|          0|
    |sub_ln35_4_reg_2361                  |   4|   0|    4|          0|
    |sub_ln35_5_reg_2371                  |   4|   0|    4|          0|
    |sub_ln35_6_reg_2381                  |   4|   0|    4|          0|
    |sub_ln35_7_reg_2391                  |   4|   0|    4|          0|
    |sub_ln35_8_reg_2401                  |   4|   0|    4|          0|
    |sub_ln35_reg_2448                    |   4|   0|    4|          0|
    |zext_ln90_reg_2324                   |  32|   0|   64|         32|
    |zext_ln90_reg_2324_pp0_iter2_reg     |  32|   0|   64|         32|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1117|   0| 1213|         96|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_77_9|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_77_9|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_77_9|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_77_9|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_77_9|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_77_9|  return value|
|arr_6                      |   in|   64|     ap_none|                          arr_6|        scalar|
|arr_5                      |   in|   64|     ap_none|                          arr_5|        scalar|
|arr_4                      |   in|   64|     ap_none|                          arr_4|        scalar|
|arr_3                      |   in|   64|     ap_none|                          arr_3|        scalar|
|arr_2                      |   in|   64|     ap_none|                          arr_2|        scalar|
|arr_1                      |   in|   64|     ap_none|                          arr_1|        scalar|
|arr                        |   in|   64|     ap_none|                            arr|        scalar|
|arg1_r_1_reload            |   in|   32|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_2_reload            |   in|   32|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_3_reload            |   in|   32|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_4_reload            |   in|   32|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_5_reload            |   in|   32|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_6_reload            |   in|   32|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_7_reload            |   in|   32|     ap_none|                arg1_r_7_reload|        scalar|
|arg1_r_8_reload            |   in|   32|     ap_none|                arg1_r_8_reload|        scalar|
|arg1_r_9_reload            |   in|   32|     ap_none|                arg1_r_9_reload|        scalar|
|arg1_r_10_reload           |   in|   32|     ap_none|               arg1_r_10_reload|        scalar|
|arg1_r_11_reload           |   in|   32|     ap_none|               arg1_r_11_reload|        scalar|
|arg1_r_12_reload           |   in|   32|     ap_none|               arg1_r_12_reload|        scalar|
|arg1_r_13_reload           |   in|   32|     ap_none|               arg1_r_13_reload|        scalar|
|arg1_r_14_reload           |   in|   32|     ap_none|               arg1_r_14_reload|        scalar|
|arg1_r_15_reload           |   in|   32|     ap_none|               arg1_r_15_reload|        scalar|
|conv36                     |   in|   32|     ap_none|                         conv36|        scalar|
|arg2_r_14_reload           |   in|   32|     ap_none|               arg2_r_14_reload|        scalar|
|arg2_r_15_reload           |   in|   32|     ap_none|               arg2_r_15_reload|        scalar|
|arg2_r_13_reload           |   in|   32|     ap_none|               arg2_r_13_reload|        scalar|
|arg2_r_12_reload           |   in|   32|     ap_none|               arg2_r_12_reload|        scalar|
|arg2_r_11_reload           |   in|   32|     ap_none|               arg2_r_11_reload|        scalar|
|arg2_r_10_reload           |   in|   32|     ap_none|               arg2_r_10_reload|        scalar|
|arg2_r_9_reload            |   in|   32|     ap_none|                arg2_r_9_reload|        scalar|
|arg2_r_8_reload            |   in|   32|     ap_none|                arg2_r_8_reload|        scalar|
|arg2_r_7_reload            |   in|   32|     ap_none|                arg2_r_7_reload|        scalar|
|arg2_r_6_reload            |   in|   32|     ap_none|                arg2_r_6_reload|        scalar|
|arg2_r_5_reload            |   in|   32|     ap_none|                arg2_r_5_reload|        scalar|
|arg2_r_4_reload            |   in|   32|     ap_none|                arg2_r_4_reload|        scalar|
|arg2_r_3_reload            |   in|   32|     ap_none|                arg2_r_3_reload|        scalar|
|arg2_r_2_reload            |   in|   32|     ap_none|                arg2_r_2_reload|        scalar|
|arg2_r_1_reload            |   in|   32|     ap_none|                arg2_r_1_reload|        scalar|
|add159_4_2354_out          |  out|   64|      ap_vld|              add159_4_2354_out|       pointer|
|add159_4_2354_out_ap_vld   |  out|    1|      ap_vld|              add159_4_2354_out|       pointer|
|add159_4_1353_out          |  out|   64|      ap_vld|              add159_4_1353_out|       pointer|
|add159_4_1353_out_ap_vld   |  out|    1|      ap_vld|              add159_4_1353_out|       pointer|
|add159_4352_out            |  out|   64|      ap_vld|                add159_4352_out|       pointer|
|add159_4352_out_ap_vld     |  out|    1|      ap_vld|                add159_4352_out|       pointer|
|add159_3_2351_out          |  out|   64|      ap_vld|              add159_3_2351_out|       pointer|
|add159_3_2351_out_ap_vld   |  out|    1|      ap_vld|              add159_3_2351_out|       pointer|
|add159_3_1350_out          |  out|   64|      ap_vld|              add159_3_1350_out|       pointer|
|add159_3_1350_out_ap_vld   |  out|    1|      ap_vld|              add159_3_1350_out|       pointer|
|add159_3349_out            |  out|   64|      ap_vld|                add159_3349_out|       pointer|
|add159_3349_out_ap_vld     |  out|    1|      ap_vld|                add159_3349_out|       pointer|
|add159_2_2348_out          |  out|   64|      ap_vld|              add159_2_2348_out|       pointer|
|add159_2_2348_out_ap_vld   |  out|    1|      ap_vld|              add159_2_2348_out|       pointer|
|add159_2_1347_out          |  out|   64|      ap_vld|              add159_2_1347_out|       pointer|
|add159_2_1347_out_ap_vld   |  out|    1|      ap_vld|              add159_2_1347_out|       pointer|
|add159_2346_out            |  out|   64|      ap_vld|                add159_2346_out|       pointer|
|add159_2346_out_ap_vld     |  out|    1|      ap_vld|                add159_2346_out|       pointer|
|add159_1_2345_out          |  out|   64|      ap_vld|              add159_1_2345_out|       pointer|
|add159_1_2345_out_ap_vld   |  out|    1|      ap_vld|              add159_1_2345_out|       pointer|
|add159_1_1344_out          |  out|   64|      ap_vld|              add159_1_1344_out|       pointer|
|add159_1_1344_out_ap_vld   |  out|    1|      ap_vld|              add159_1_1344_out|       pointer|
|add159_1343_out            |  out|   64|      ap_vld|                add159_1343_out|       pointer|
|add159_1343_out_ap_vld     |  out|    1|      ap_vld|                add159_1343_out|       pointer|
|add159_2152342_out         |  out|   64|      ap_vld|             add159_2152342_out|       pointer|
|add159_2152342_out_ap_vld  |  out|    1|      ap_vld|             add159_2152342_out|       pointer|
|add159_1138341_out         |  out|   64|      ap_vld|             add159_1138341_out|       pointer|
|add159_1138341_out_ap_vld  |  out|    1|      ap_vld|             add159_1138341_out|       pointer|
|add159340_out              |  out|   64|      ap_vld|                  add159340_out|       pointer|
|add159340_out_ap_vld       |  out|    1|      ap_vld|                  add159340_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------+--------------+

