Analysis & Synthesis report for DE2_115
Fri Mar 13 10:11:14 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_115|scr1_top_ahb:i_top|scr1_dmem_router:i_dmem_router|port_sel_r
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated
 17. Parameter Settings for User Entity Instance: plll:i_clock|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top
 19. Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys
 20. Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_tcm:i_tcm
 21. Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory
 22. Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_imem_router:i_imem_router
 23. Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_dmem_router:i_dmem_router
 24. Parameter Settings for User Entity Instance: ssrv_memory:i_memory_tb
 25. Parameter Settings for User Entity Instance: ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: rxtx:i_uart
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "rxtx:i_uart"
 30. Port Connectivity Checks: "ssrv_memory:i_memory_tb|dualram:i_dram"
 31. Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_imem_router:i_imem_router"
 32. Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr"
 33. Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys"
 34. Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf"
 35. Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch"
 36. Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell"
 37. Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_reset_buf_cell:i_reset_buf_cell"
 38. Port Connectivity Checks: "scr1_top_ahb:i_top"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 13 10:11:14 2020           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; DE2_115                                         ;
; Top-level Entity Name              ; DE2_115                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 24,270                                          ;
;     Total combinational functions  ; 24,199                                          ;
;     Dedicated logic registers      ; 4,382                                           ;
; Total registers                    ; 4382                                            ;
; Total pins                         ; 436                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 524,288                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; DE2_115            ; DE2_115            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+---------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                             ; Library ;
+---------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+---------+
; ../ram/dualram.v                            ; yes             ; User Wizard-Generated File             ; F:/proj/ssrv-fpga/fpga/ram/dualram.v                                     ;         ;
; ../test/ssrv_memory.v                       ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/fpga/test/ssrv_memory.v                                ;         ;
; ../test/rxtx.v                              ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/fpga/test/rxtx.v                                       ;         ;
; ../scr1/top/scr1_dmem_ahb.sv                ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/fpga/scr1/top/scr1_dmem_ahb.sv                         ;         ;
; ../scr1/top/scr1_imem_ahb.sv                ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/fpga/scr1/top/scr1_imem_ahb.sv                         ;         ;
; ../scr1/top/scr1_dmem_router.sv             ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/fpga/scr1/top/scr1_dmem_router.sv                      ;         ;
; ../scr1/top/scr1_imem_router.sv             ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/fpga/scr1/top/scr1_imem_router.sv                      ;         ;
; ../scr1/top/scr1_timer.sv                   ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/fpga/scr1/top/scr1_timer.sv                            ;         ;
; ../scr1/top/scr1_dp_memory.sv               ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/fpga/scr1/top/scr1_dp_memory.sv                        ;         ;
; ../scr1/top/scr1_tcm.sv                     ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/fpga/scr1/top/scr1_tcm.sv                              ;         ;
; ../scr1/pipeline/scr1_pipe_csr.sv           ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_csr.sv                    ;         ;
; ../rtl/sys_csr.v                            ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/fpga/rtl/sys_csr.v                                     ;         ;
; ../rtl/ssrv_top.v                           ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/fpga/rtl/ssrv_top.v                                    ;         ;
; ../rtl/schedule.v                           ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/fpga/rtl/schedule.v                                    ;         ;
; ../rtl/mul.v                                ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/fpga/rtl/mul.v                                         ;         ;
; ../rtl/mprf.v                               ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/fpga/rtl/mprf.v                                        ;         ;
; ../rtl/membuf.v                             ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/fpga/rtl/membuf.v                                      ;         ;
; ../rtl/instrman.v                           ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/fpga/rtl/instrman.v                                    ;         ;
; ../rtl/instrbits.v                          ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/fpga/rtl/instrbits.v                                   ;         ;
; ../rtl/alu.v                                ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/fpga/rtl/alu.v                                         ;         ;
; ../rtl/ssrv_pipe_top.sv                     ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/fpga/rtl/ssrv_pipe_top.sv                              ;         ;
; ../scr1/core/scr1_core_top.sv               ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/fpga/scr1/core/scr1_core_top.sv                        ;         ;
; ../scr1/core/primitives/scr1_reset_cells.sv ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/fpga/scr1/core/primitives/scr1_reset_cells.sv          ;         ;
; ../scr1/top/scr1_top_ahb.sv                 ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/fpga/scr1/top/scr1_top_ahb.sv                          ;         ;
; ../pll/plll.v                               ; yes             ; User Wizard-Generated File             ; F:/proj/ssrv-fpga/fpga/pll/plll.v                                        ;         ;
; scr1_memif.svh                              ; yes             ; Auto-Found Unspecified File            ; F:/proj/ssrv-fpga/fpga/scr1/includes/scr1_memif.svh                      ;         ;
; scr1_arch_description.svh                   ; yes             ; Auto-Found Unspecified File            ; F:/proj/ssrv-fpga/fpga/scr1/includes/scr1_arch_description.svh           ;         ;
; define.v                                    ; yes             ; Auto-Found Verilog HDL File            ; F:/proj/ssrv-fpga/fpga/rtl/define.v                                      ;         ;
; define_para.v                               ; yes             ; Auto-Found Verilog HDL File            ; F:/proj/ssrv-fpga/fpga/rtl/define_para.v                                 ;         ;
; scr1_ahb.svh                                ; yes             ; Auto-Found Unspecified File            ; F:/proj/ssrv-fpga/fpga/scr1/includes/scr1_ahb.svh                        ;         ;
; scr1_arch_types.svh                         ; yes             ; Auto-Found Unspecified File            ; F:/proj/ssrv-fpga/fpga/scr1/includes/scr1_arch_types.svh                 ;         ;
; scr1_csr.svh                                ; yes             ; Auto-Found Unspecified File            ; F:/proj/ssrv-fpga/fpga/scr1/includes/scr1_csr.svh                        ;         ;
; scr1_riscv_isa_decoding.svh                 ; yes             ; Auto-Found Unspecified File            ; F:/proj/ssrv-fpga/fpga/scr1/includes/scr1_riscv_isa_decoding.svh         ;         ;
; include_func.v                              ; yes             ; Auto-Found Verilog HDL File            ; F:/proj/ssrv-fpga/fpga/rtl/include_func.v                                ;         ;
; de2_115.v                                   ; yes             ; Auto-Found Verilog HDL File            ; F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v                                 ;         ;
; altpll.tdf                                  ; yes             ; Megafunction                           ; c:/myprog/altera18/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal180.inc                              ; yes             ; Megafunction                           ; c:/myprog/altera18/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; stratix_pll.inc                             ; yes             ; Megafunction                           ; c:/myprog/altera18/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                           ; yes             ; Megafunction                           ; c:/myprog/altera18/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                           ; yes             ; Megafunction                           ; c:/myprog/altera18/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/plll_altpll.v                            ; yes             ; Auto-Generated Megafunction            ; F:/proj/ssrv-fpga/fpga/DE2_115/db/plll_altpll.v                          ;         ;
; predictor.v                                 ; yes             ; Auto-Found Verilog HDL File            ; F:/proj/ssrv-fpga/fpga/rtl/predictor.v                                   ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                           ; c:/myprog/altera18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                           ; c:/myprog/altera18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                           ; c:/myprog/altera18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                           ; c:/myprog/altera18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                           ; c:/myprog/altera18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                  ; yes             ; Megafunction                           ; c:/myprog/altera18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                  ; yes             ; Megafunction                           ; c:/myprog/altera18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                ; yes             ; Megafunction                           ; c:/myprog/altera18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4ep2.tdf                      ; yes             ; Auto-Generated Megafunction            ; F:/proj/ssrv-fpga/fpga/DE2_115/db/altsyncram_4ep2.tdf                    ;         ;
; /proj/ssrv-fpga/fpga/ram/code.mif           ; yes             ; Auto-Found Memory Initialization File  ; /proj/ssrv-fpga/fpga/ram/code.mif                                        ;         ;
; db/decode_jsa.tdf                           ; yes             ; Auto-Generated Megafunction            ; F:/proj/ssrv-fpga/fpga/DE2_115/db/decode_jsa.tdf                         ;         ;
; db/mux_gob.tdf                              ; yes             ; Auto-Generated Megafunction            ; F:/proj/ssrv-fpga/fpga/DE2_115/db/mux_gob.tdf                            ;         ;
+---------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 24,270                                                                           ;
;                                             ;                                                                                  ;
; Total combinational functions               ; 24199                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                  ;
;     -- 4 input functions                    ; 16793                                                                            ;
;     -- 3 input functions                    ; 5894                                                                             ;
;     -- <=2 input functions                  ; 1512                                                                             ;
;                                             ;                                                                                  ;
; Logic elements by mode                      ;                                                                                  ;
;     -- normal mode                          ; 22607                                                                            ;
;     -- arithmetic mode                      ; 1592                                                                             ;
;                                             ;                                                                                  ;
; Total registers                             ; 4382                                                                             ;
;     -- Dedicated logic registers            ; 4382                                                                             ;
;     -- I/O registers                        ; 0                                                                                ;
;                                             ;                                                                                  ;
; I/O pins                                    ; 436                                                                              ;
; Total memory bits                           ; 524288                                                                           ;
;                                             ;                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                ;
;                                             ;                                                                                  ;
; Total PLLs                                  ; 1                                                                                ;
;     -- PLLs                                 ; 1                                                                                ;
;                                             ;                                                                                  ;
; Maximum fan-out node                        ; plll:i_clock|altpll:altpll_component|plll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4447                                                                             ;
; Total fan-out                               ; 108338                                                                           ;
; Average fan-out                             ; 3.65                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Entity Name              ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |DE2_115                                                      ; 24199 (9)           ; 4382 (1)                  ; 524288      ; 0            ; 0       ; 0         ; 436  ; 0            ; |DE2_115                                                                                                                                ; DE2_115                  ; work         ;
;    |plll:i_clock|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|plll:i_clock                                                                                                                   ; plll                     ; work         ;
;       |altpll:altpll_component|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|plll:i_clock|altpll:altpll_component                                                                                           ; altpll                   ; work         ;
;          |plll_altpll:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|plll:i_clock|altpll:altpll_component|plll_altpll:auto_generated                                                                ; plll_altpll              ; work         ;
;    |rxtx:i_uart|                                              ; 43 (43)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rxtx:i_uart                                                                                                                    ; rxtx                     ; work         ;
;    |scr1_top_ahb:i_top|                                       ; 23976 (0)           ; 4315 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top                                                                                                             ; scr1_top_ahb             ; work         ;
;       |scr1_core_top:i_core_top|                              ; 23354 (0)           ; 4010 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top                                                                                    ; scr1_core_top            ; work         ;
;          |scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell| ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell                                 ; scr1_reset_buf_qlfy_cell ; work         ;
;          |ssrv_pipe_top:i_pipe_top|                           ; 23354 (3)           ; 4006 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top                                                           ; ssrv_pipe_top            ; work         ;
;             |scr1_pipe_csr:i_pipe_csr|                        ; 713 (713)           ; 262 (262)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr                                  ; scr1_pipe_csr            ; work         ;
;             |ssrv_top:i_ssrv|                                 ; 22638 (0)           ; 3744 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv                                           ; ssrv_top                 ; work         ;
;                |alu:gen_alu[0].i_alu|                         ; 701 (701)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu                      ; alu                      ; work         ;
;                |alu:gen_alu[1].i_alu|                         ; 900 (900)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu                      ; alu                      ; work         ;
;                |instrbits:i_bits|                             ; 2879 (2879)         ; 709 (709)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits                          ; instrbits                ; work         ;
;                |instrman:i_man|                               ; 99 (99)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrman:i_man                            ; instrman                 ; work         ;
;                |membuf:i_membuf|                              ; 2549 (2549)         ; 587 (587)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf                           ; membuf                   ; work         ;
;                |mprf:i_mprf|                                  ; 8523 (8523)         ; 1290 (1290)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf                               ; mprf                     ; work         ;
;                |mul:gen_mul[0].i_mul|                         ; 1669 (1669)         ; 178 (178)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul                      ; mul                      ; work         ;
;                |predictor:i_pdt|                              ; 1797 (1797)         ; 290 (290)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|predictor:i_pdt                           ; predictor                ; work         ;
;                |schedule:i_sch|                               ; 3408 (3408)         ; 657 (657)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch                            ; schedule                 ; work         ;
;                |sys_csr:i_sys|                                ; 113 (113)           ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys                             ; sys_csr                  ; work         ;
;       |scr1_dmem_ahb:i_dmem_ahb|                              ; 134 (134)           ; 105 (105)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb                                                                                    ; scr1_dmem_ahb            ; work         ;
;       |scr1_dmem_router:i_dmem_router|                        ; 33 (33)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_router:i_dmem_router                                                                              ; scr1_dmem_router         ; work         ;
;       |scr1_imem_ahb:i_imem_ahb|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb                                                                                    ; scr1_imem_ahb            ; work         ;
;       |scr1_imem_router:i_imem_router|                        ; 28 (28)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_imem_router:i_imem_router                                                                              ; scr1_imem_router         ; work         ;
;       |scr1_reset_sync_cell:i_cpu_rstn_reset_sync|            ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_reset_sync_cell:i_cpu_rstn_reset_sync                                                                  ; scr1_reset_sync_cell     ; work         ;
;       |scr1_tcm:i_tcm|                                        ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_tcm:i_tcm                                                                                              ; scr1_tcm                 ; work         ;
;       |scr1_timer:i_timer|                                    ; 427 (427)           ; 189 (189)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_timer:i_timer                                                                                          ; scr1_timer               ; work         ;
;    |ssrv_memory:i_memory_tb|                                  ; 171 (156)           ; 33 (28)                   ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb                                                                                                        ; ssrv_memory              ; work         ;
;       |dualram:i_dram|                                        ; 15 (0)              ; 5 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram                                                                                         ; dualram                  ; work         ;
;          |altsyncram:altsyncram_component|                    ; 15 (0)              ; 5 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component                                                         ; altsyncram               ; work         ;
;             |altsyncram_4ep2:auto_generated|                  ; 15 (2)              ; 5 (5)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated                          ; altsyncram_4ep2          ; work         ;
;                |decode_jsa:decode3|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|decode_jsa:decode3       ; decode_jsa               ; work         ;
;                |decode_jsa:rden_decode_a|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|decode_jsa:rden_decode_a ; decode_jsa               ; work         ;
;                |decode_jsa:rden_decode_b|                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|decode_jsa:rden_decode_b ; decode_jsa               ; work         ;
;                |mux_gob:mux5|                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|mux_gob:mux5             ; mux_gob                  ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------+
; ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; ../ram/code.mif ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |DE2_115|plll:i_clock ; ../pll/plll.v   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|scr1_top_ahb:i_top|scr1_dmem_router:i_dmem_router|port_sel_r                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; port_sel_r.SCR1_SEL_PORT0 ; port_sel_r.SCR1_SEL_PORT2 ; port_sel_r.SCR1_SEL_PORT1 ;
+---------------------------+---------------------------+---------------------------+---------------------------+
; port_sel_r.SCR1_SEL_PORT0 ; 0                         ; 0                         ; 0                         ;
; port_sel_r.SCR1_SEL_PORT1 ; 1                         ; 0                         ; 1                         ;
; port_sel_r.SCR1_SEL_PORT2 ; 1                         ; 1                         ; 0                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|wren_a_store                                        ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb|req_fifo_r.hwidth[2]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_tcm:i_tcm|imem_resp[1]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_tcm:i_tcm|dmem_resp[1]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                           ;
; ssrv_memory:i_memory_tb|dnext_rd_para[4]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                           ;
; ssrv_memory:i_memory_tb|dcomb_rd_para[4]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrman:i_man|bus_keep_err                                          ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|calc_a_pos[5]                                   ; Lost fanout                                                                                                                      ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[13]                                                                                                                 ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[13]                                                                            ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[12]                                                                                                                 ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[12]                                                                            ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[11]                                                                                                                 ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[11]                                                                            ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[10]                                                                                                                 ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[10]                                                                            ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[9]                                                                                                                  ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[9]                                                                             ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[8]                                                                                                                  ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[8]                                                                             ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[7]                                                                                                                  ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[7]                                                                             ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[6]                                                                                                                  ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[6]                                                                             ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[5]                                                                                                                  ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[5]                                                                             ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[4]                                                                                                                  ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[4]                                                                             ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[3]                                                                                                                  ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[3]                                                                             ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[2]                                                                                                                  ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[2]                                                                             ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[1]                                                                                                                  ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[1]                                                                             ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[0]                                                                                                                  ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[0]                                                                             ;
; ssrv_memory:i_memory_tb|dnext_wr_byte_enable[3]                                                                                                           ; Merged with ssrv_memory:i_memory_tb|dnext_rd_byte_enable[3]                                                                      ;
; ssrv_memory:i_memory_tb|dnext_wr_byte_enable[2]                                                                                                           ; Merged with ssrv_memory:i_memory_tb|dnext_rd_byte_enable[2]                                                                      ;
; ssrv_memory:i_memory_tb|dnext_wr_byte_enable[1]                                                                                                           ; Merged with ssrv_memory:i_memory_tb|dnext_rd_byte_enable[1]                                                                      ;
; ssrv_memory:i_memory_tb|dnext_wr_byte_enable[0]                                                                                                           ; Merged with ssrv_memory:i_memory_tb|dnext_rd_byte_enable[0]                                                                      ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|dump_vld[1]                                         ; Merged with scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|dump_length[1] ;
; scr1_top_ahb:i_top|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                                                              ; Merged with scr1_top_ahb:i_top|scr1_reset_sync_cell:i_cpu_rstn_reset_sync|rst_n_dff[1]                                           ;
; scr1_top_ahb:i_top|scr1_reset_sync_cell:i_rstn_reset_sync|rst_n_dff[1]                                                                                    ; Merged with scr1_top_ahb:i_top|scr1_reset_sync_cell:i_cpu_rstn_reset_sync|rst_n_dff[1]                                           ;
; scr1_top_ahb:i_top|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[0]                                                                              ; Merged with scr1_top_ahb:i_top|scr1_reset_sync_cell:i_cpu_rstn_reset_sync|rst_n_dff[0]                                           ;
; scr1_top_ahb:i_top|scr1_reset_sync_cell:i_rstn_reset_sync|rst_n_dff[0]                                                                                    ; Merged with scr1_top_ahb:i_top|scr1_reset_sync_cell:i_cpu_rstn_reset_sync|rst_n_dff[0]                                           ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|calc_b_pos[5]                                   ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[2..31]                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                      ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mul_fetch_sel[5]                                     ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_err[7]                                        ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mul_fetch_sel[4]                                     ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_err[6]                                        ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mul_fetch_sel[3]                                     ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_err[5]                                        ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mul_fetch_sel[2]                                     ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_err[4]                                        ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mul_fetch_sel[1]                                     ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_err[3]                                        ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mul_fetch_sel[0]                                     ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_err[0..2]                                     ; Stuck at GND due to stuck port data_in                                                                                           ;
; scr1_top_ahb:i_top|scr1_tcm:i_tcm|dmem_rdata_shift_reg[0,1]                                                                                               ; Lost fanout                                                                                                                      ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|jcbuf_instr[15..24,47..56,79..88,111..120,143..152] ; Lost fanout                                                                                                                      ;
; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_full                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                           ;
; Total Number of Removed Registers = 129                                                                                                                   ;                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------+
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrman:i_man|bus_keep_err      ; Stuck at GND              ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[2],                                                       ;
;                                                                                                                       ; due to stuck port data_in ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[3],                                                       ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[4],                                                       ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[5],                                                       ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[6],                                                       ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[7],                                                       ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[8],                                                       ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[9],                                                       ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[10],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[11],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[12],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[13],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[14],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[15],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[16],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[17],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[18],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[19],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[20],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[21],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[22],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[23],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[24],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[25],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[26],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[27],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[28],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[29],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[30],                                                      ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[31]                                                       ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_err[7]    ; Stuck at GND              ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_err[6],    ;
;                                                                                                                       ; due to stuck port data_in ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_err[4],    ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_err[3],    ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_err[2],    ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_err[1],    ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_err[0]     ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mul_fetch_sel[5] ; Stuck at GND              ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mul_fetch_sel[4], ;
;                                                                                                                       ; due to stuck port data_in ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mul_fetch_sel[3], ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mul_fetch_sel[2], ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mul_fetch_sel[1], ;
;                                                                                                                       ;                           ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mul_fetch_sel[0]  ;
; scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb|req_fifo_r.hwidth[2]                                                      ; Stuck at GND              ; ssrv_memory:i_memory_tb|dcomb_rd_para[4]                                                                               ;
;                                                                                                                       ; due to stuck port data_in ;                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4382  ;
; Number of registers using Synchronous Clear  ; 684   ;
; Number of registers using Synchronous Load   ; 1189  ;
; Number of registers using Asynchronous Clear ; 4269  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1943  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                               ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; rxtx:i_uart|tx                                                                                                  ; 2       ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys|reset_state  ; 4       ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[6] ; 2       ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[7] ; 2       ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[8] ; 2       ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mstatus_mpie  ; 3       ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mcounten_ir   ; 4       ;
; scr1_top_ahb:i_top|scr1_timer:i_timer|timer_en                                                                  ; 2       ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mcounten_cy   ; 4       ;
; Total number of inverted registers = 9                                                                          ;         ;
+-----------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_check_rdnum_ch0[0]             ;
; 3:1                ; 74 bits   ; 148 LEs       ; 74 LEs               ; 74 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_wdata[185]                     ;
; 3:1                ; 301 bits  ; 602 LEs       ; 602 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_addr[148]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_level[17]                      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_level[7]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|rxtx:i_uart|tran_cnt[2]                                                                                                                   ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_pc[27]                        ;
; 3:1                ; 68 bits   ; 136 LEs       ; 68 LEs               ; 68 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_bits[71]                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|calc_b_pos[2]                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|calc_y[12]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|mulbuf_data[26]                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|dedicated_rs0[1]                    ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[14]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[59]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_timer:i_timer|mtime_reg[29]                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_timer:i_timer|mtime_reg[42]                                                                                       ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[12]                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[61]                          ;
; 3:1                ; 81 bits   ; 162 LEs       ; 81 LEs               ; 81 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|dump_para[8]                        ;
; 3:1                ; 81 bits   ; 162 LEs       ; 81 LEs               ; 81 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|dump_pc[59]                         ;
; 3:1                ; 65 bits   ; 130 LEs       ; 65 LEs               ; 65 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|jcbuf_pc[135]                       ;
; 3:1                ; 260 bits  ; 520 LEs       ; 520 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|jcbuf_pc[125]                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|calc_x[8]                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[16][6]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[8][15]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[24][11]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[4][11]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[20][3]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[12][12]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[28][22]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[2][27]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[18][25]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[10][15]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[26][4]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[6][21]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[22][21]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[14][16]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[30][26]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[1][22]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[17][23]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[9][8]                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[25][8]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[5][19]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[21][15]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[13][31]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[29][1]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[3][2]                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[19][23]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[11][1]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[27][9]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[7][26]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[23][30]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[15][20]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[31][2]                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb|data_fifo.hwidth[0]                                                                           ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_bits[33]                      ;
; 4:1                ; 74 bits   ; 148 LEs       ; 148 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_wdata[29]                      ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|calc_b[31]                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|dump_level[0]                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|dump_level[4]                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_level_rdnum[0]                 ;
; 5:1                ; 34 bits   ; 102 LEs       ; 102 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|inbuf_bits[23]                      ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mepc[29]                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtval[2]                                ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_timer:i_timer|timeclk_cnt[9]                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|exec_check_rdnum0[2]                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|exec_check_rdnum1[3]                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb|data_fifo.hwdata[26]                                                                          ;
; 34:1               ; 22 bits   ; 484 LEs       ; 66 LEs               ; 418 LEs                ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_timer:i_timer|dmem_rdata[24]                                                                                      ;
; 34:1               ; 8 bits    ; 176 LEs       ; 32 LEs               ; 144 LEs                ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_timer:i_timer|dmem_rdata[3]                                                                                       ;
; 34:1               ; 2 bits    ; 44 LEs        ; 8 LEs                ; 36 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_timer:i_timer|dmem_rdata[0]                                                                                       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft10                          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft10                          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft9                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|check_num[4]                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu|mem_imm[8]                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft0                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|mem_imm[10]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|mem_imm[5]                      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft5                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft4                           ;
; 3:1                ; 68 bits   ; 136 LEs       ; 68 LEs               ; 68 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft5                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft4                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft8                           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft8                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_level_rdlist                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_level_rdlist                   ;
; 3:1                ; 110 bits  ; 220 LEs       ; 110 LEs              ; 110 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft4                          ;
; 3:1                ; 55 bits   ; 110 LEs       ; 55 LEs               ; 55 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft3                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft11                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft11                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft11                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft11                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_router:i_dmem_router|port_sel_r                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft16                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft15                              ;
; 3:1                ; 34 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft15                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft15                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft23                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft22                              ;
; 3:1                ; 34 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft23                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft22                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft30                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft29                              ;
; 3:1                ; 34 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft30                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft29                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft37                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft36                              ;
; 3:1                ; 34 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft37                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft36                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft44                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft43                              ;
; 3:1                ; 34 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft44                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft43                              ;
; 3:1                ; 51 bits   ; 102 LEs       ; 51 LEs               ; 51 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft0                          ;
; 3:1                ; 68 bits   ; 136 LEs       ; 68 LEs               ; 68 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft0                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_imem_router:i_imem_router|imem_rdata[23]                                                                          ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|imem_data[16]                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector191                                 ;
; 3:1                ; 76 bits   ; 152 LEs       ; 76 LEs               ; 76 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft2                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft3                            ;
; 3:1                ; 166 bits  ; 332 LEs       ; 166 LEs              ; 166 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft2                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft3                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|sys_para[0]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft24                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|check_rdlist                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|check_rdlist                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_check_rdlist                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_check_rdlist                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft45                           ;
; 3:1                ; 82 bits   ; 164 LEs       ; 82 LEs               ; 82 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft33                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft33                           ;
; 3:1                ; 84 bits   ; 168 LEs       ; 84 LEs               ; 84 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft31                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft33                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft64                           ;
; 3:1                ; 82 bits   ; 164 LEs       ; 82 LEs               ; 82 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft51                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft53                           ;
; 3:1                ; 84 bits   ; 168 LEs       ; 84 LEs               ; 84 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft53                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft53                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft83                           ;
; 3:1                ; 82 bits   ; 164 LEs       ; 82 LEs               ; 82 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft71                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft73                           ;
; 3:1                ; 84 bits   ; 168 LEs       ; 84 LEs               ; 84 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft74                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft73                           ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft18                              ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft18                              ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft27                              ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft34                              ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft41                              ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft48                              ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft7                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft4                               ;
; 3:1                ; 38 bits   ; 76 LEs        ; 38 LEs               ; 38 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft7                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft4                               ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft53                              ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft53                              ;
; 3:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft53                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft19                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft19                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft19                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft31                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft31                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft38                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft38                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft45                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft45                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft50                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft50                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb|req_fifo_new.hwdata[22]                                                                       ;
; 3:1                ; 40 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|chain_bnch_pc[2][10]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|gen_inbuf[1].para[22]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|eval_offset[2][0]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|ShiftLeft1                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|Mux23                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft5                            ;
; 3:1                ; 79 bits   ; 158 LEs       ; 79 LEs               ; 79 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftRight22                        ;
; 3:1                ; 67 bits   ; 134 LEs       ; 134 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftRight21                        ;
; 3:1                ; 79 bits   ; 158 LEs       ; 79 LEs               ; 79 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft9                          ;
; 3:1                ; 66 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft10                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftRight24                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft12                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_check_rdlist_rg                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_check_rdlist_rg                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft18                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft19                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft22                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_level_rdlist_rg                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_level_rdlist_rg                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft6                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft6                          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|jcget_pc[2][22]                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft33                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft33                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft33                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft33                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft40                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft40                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft40                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft40                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft47                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft47                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft47                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft47                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft52                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft52                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft52                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft52                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft6                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft55                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft75                           ;
; 3:1                ; 89 bits   ; 178 LEs       ; 89 LEs               ; 89 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft36                           ;
; 3:1                ; 85 bits   ; 170 LEs       ; 85 LEs               ; 85 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft39                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft40                           ;
; 3:1                ; 164 bits  ; 328 LEs       ; 164 LEs              ; 164 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft58                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft60                           ;
; 3:1                ; 168 bits  ; 336 LEs       ; 168 LEs              ; 168 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft59                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft60                           ;
; 3:1                ; 164 bits  ; 328 LEs       ; 164 LEs              ; 164 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft80                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft80                           ;
; 3:1                ; 168 bits  ; 336 LEs       ; 168 LEs              ; 168 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft78                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft80                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft82                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft82                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|predictor:i_pdt|ShiftLeft16                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|predictor:i_pdt|ShiftLeft16                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|predictor:i_pdt|ShiftLeft17                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|predictor:i_pdt|ShiftLeft21                          ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|predictor:i_pdt|ShiftLeft21                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|predictor:i_pdt|ShiftLeft18                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|predictor:i_pdt|ShiftLeft18                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|predictor:i_pdt|ShiftLeft20                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|predictor:i_pdt|ShiftLeft20                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|rs0                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb|req_fifo_new.hwdata[15]                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft7                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_up[0]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_up[1]                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft17                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft17                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft24                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft24                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft26                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft26                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft26                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft26                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft35                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft62                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft62                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|Add71                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu|mem_imm[1]                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|mem_imm[0]                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft8                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft8                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft8                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft11                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft22                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft29                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft36                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft43                              ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft0                          ;
; 4:1                ; 85 bits   ; 170 LEs       ; 170 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft2                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft3                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft53                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft73                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys|jump_pc[5]                             ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys|jump_pc[15]                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft4                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft24                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft24                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft31                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft31                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft38                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft38                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft45                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft45                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft50                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft50                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb|req_fifo_new.hwdata[31]                                                                       ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|branch_pc[18]                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|ShiftLeft1                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft5                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft5                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftRight23                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft11                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftRight24                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft12                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft5                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft5                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft6                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft52                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft6                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft6                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft55                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft55                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft75                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft75                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft60                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft80                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft82                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft82                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft82                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2_115|ssrv_memory:i_memory_tb|dmem_hrdata[19]                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft4                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft7                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft7                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft15                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft33                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft17                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft17                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrman:i_man|imem_addr[22]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft35                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft35                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft62                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft62                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft62                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|gen_rs_data[0].chain_rs0_rfbuf_num[6][2] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu|mem_imm[3]                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|gen_rs_data[1].chain_rs0_rfbuf_num[6][2] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|mem_imm[4]                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|chain_es0_rfbuf_num[6][0]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|chain_es1_rfbuf_num[6][2]                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|imem_data[15]                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|gen_rs_data[0].chain_rs1_rfbuf_num[6][0] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|gen_rs_data[1].chain_rs1_rfbuf_num[6][2] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|ssrv_memory:i_memory_tb|dport_byte_enable[2]                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|ssrv_memory:i_memory_tb|dport_byte_enable[1]                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|jcond_offset                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|comb                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|comb                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|chain_get_order[6][2]                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|ShiftLeft1                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftRight23                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftRight24                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft11                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|Add69                           ;
; 6:1                ; 15 bits   ; 60 LEs        ; 45 LEs               ; 15 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|Add65                           ;
; 6:1                ; 31 bits   ; 124 LEs       ; 124 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|Add65                           ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mem_prep_data[25]                    ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mem_prep_data[8]                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|mem_para[4]                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|comb                                ;
; 7:1                ; 64 bits   ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftRight5                          ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft0                           ;
; 9:1                ; 32 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul|ShiftLeft4                      ;
; 9:1                ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mem_prep_data[4]                     ;
; 40:1               ; 32 bits   ; 832 LEs       ; 832 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|rs0_word[13]                             ;
; 40:1               ; 32 bits   ; 832 LEs       ; 832 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|rs0_word[63]                             ;
; 40:1               ; 32 bits   ; 832 LEs       ; 832 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|extra_rs1_word[0]                        ;
; 40:1               ; 32 bits   ; 832 LEs       ; 832 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|extra_rs0_word[12]                       ;
; 40:1               ; 32 bits   ; 832 LEs       ; 832 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|rs1_word[31]                             ;
; 40:1               ; 32 bits   ; 832 LEs       ; 832 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|rs1_word[52]                             ;
; 20:1               ; 8 bits    ; 104 LEs       ; 48 LEs               ; 56 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|rd_data[23]                     ;
; 20:1               ; 8 bits    ; 104 LEs       ; 48 LEs               ; 56 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|rd_data[12]                     ;
; 19:1               ; 3 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|eval_para[7]                        ;
; 17:1               ; 3 bits    ; 33 LEs        ; 12 LEs               ; 21 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|eval_para[24]                       ;
; 21:1               ; 8 bits    ; 112 LEs       ; 48 LEs               ; 64 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft3                               ;
; 21:1               ; 8 bits    ; 112 LEs       ; 48 LEs               ; 64 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft3                               ;
; 21:1               ; 4 bits    ; 56 LEs        ; 24 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|rd_data[27]                     ;
; 21:1               ; 4 bits    ; 56 LEs        ; 24 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|rd_data[4]                      ;
; 22:1               ; 4 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft3                               ;
; 22:1               ; 4 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft3                               ;
; 22:1               ; 2 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|rd_data[29]                     ;
; 22:1               ; 2 bits    ; 28 LEs        ; 12 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|rd_data[2]                      ;
; 23:1               ; 2 bits    ; 30 LEs        ; 16 LEs               ; 14 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft3                               ;
; 23:1               ; 2 bits    ; 30 LEs        ; 14 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft3                               ;
; 23:1               ; 2 bits    ; 30 LEs        ; 16 LEs               ; 14 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|rd_data[30]                     ;
; 35:1               ; 14 bits   ; 322 LEs       ; 56 LEs               ; 266 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu|operand2[27]                    ;
; 35:1               ; 2 bits    ; 46 LEs        ; 8 LEs                ; 38 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu|operand2[10]                    ;
; 35:1               ; 14 bits   ; 322 LEs       ; 56 LEs               ; 266 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|operand2[30]                    ;
; 35:1               ; 2 bits    ; 46 LEs        ; 8 LEs                ; 38 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|operand2[11]                    ;
; 24:1               ; 2 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft3                               ;
; 37:1               ; 4 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu|operand2[15]                    ;
; 37:1               ; 3 bits    ; 72 LEs        ; 15 LEs               ; 57 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu|operand2[6]                     ;
; 37:1               ; 4 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|operand2[15]                    ;
; 37:1               ; 3 bits    ; 72 LEs        ; 15 LEs               ; 57 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu|operand2[8]                     ;
; 48:1               ; 2 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|csr_rd_sel[1]                       ;
; 32:1               ; 2 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftRight4                          ;
; 47:1               ; 2 bits    ; 62 LEs        ; 24 LEs               ; 38 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector155                                 ;
; 48:1               ; 15 bits   ; 480 LEs       ; 195 LEs              ; 285 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector153                                 ;
; 49:1               ; 5 bits    ; 160 LEs       ; 70 LEs               ; 90 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector141                                 ;
; 49:1               ; 2 bits    ; 64 LEs        ; 28 LEs               ; 36 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector129                                 ;
; 43:1               ; 2 bits    ; 56 LEs        ; 54 LEs               ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|predictor:i_pdt|old_bits[2]                          ;
; 44:1               ; 2 bits    ; 58 LEs        ; 56 LEs               ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|predictor:i_pdt|old_bits[0]                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plll:i_clock|altpll:altpll_component ;
+-------------------------------+------------------------+--------------------------+
; Parameter Name                ; Value                  ; Type                     ;
+-------------------------------+------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                  ;
; PLL_TYPE                      ; AUTO                   ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=plll ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                  ;
; LOCK_HIGH                     ; 1                      ; Untyped                  ;
; LOCK_LOW                      ; 1                      ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                  ;
; SKIP_VCO                      ; OFF                    ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                  ;
; BANDWIDTH                     ; 0                      ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                  ;
; DOWN_SPREAD                   ; 0                      ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 3                      ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 3                      ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 500                    ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 5                      ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                  ;
; DPA_DIVIDER                   ; 0                      ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                  ;
; VCO_MIN                       ; 0                      ; Untyped                  ;
; VCO_MAX                       ; 0                      ; Untyped                  ;
; VCO_CENTER                    ; 0                      ; Untyped                  ;
; PFD_MIN                       ; 0                      ; Untyped                  ;
; PFD_MAX                       ; 0                      ; Untyped                  ;
; M_INITIAL                     ; 0                      ; Untyped                  ;
; M                             ; 0                      ; Untyped                  ;
; N                             ; 1                      ; Untyped                  ;
; M2                            ; 1                      ; Untyped                  ;
; N2                            ; 1                      ; Untyped                  ;
; SS                            ; 1                      ; Untyped                  ;
; C0_HIGH                       ; 0                      ; Untyped                  ;
; C1_HIGH                       ; 0                      ; Untyped                  ;
; C2_HIGH                       ; 0                      ; Untyped                  ;
; C3_HIGH                       ; 0                      ; Untyped                  ;
; C4_HIGH                       ; 0                      ; Untyped                  ;
; C5_HIGH                       ; 0                      ; Untyped                  ;
; C6_HIGH                       ; 0                      ; Untyped                  ;
; C7_HIGH                       ; 0                      ; Untyped                  ;
; C8_HIGH                       ; 0                      ; Untyped                  ;
; C9_HIGH                       ; 0                      ; Untyped                  ;
; C0_LOW                        ; 0                      ; Untyped                  ;
; C1_LOW                        ; 0                      ; Untyped                  ;
; C2_LOW                        ; 0                      ; Untyped                  ;
; C3_LOW                        ; 0                      ; Untyped                  ;
; C4_LOW                        ; 0                      ; Untyped                  ;
; C5_LOW                        ; 0                      ; Untyped                  ;
; C6_LOW                        ; 0                      ; Untyped                  ;
; C7_LOW                        ; 0                      ; Untyped                  ;
; C8_LOW                        ; 0                      ; Untyped                  ;
; C9_LOW                        ; 0                      ; Untyped                  ;
; C0_INITIAL                    ; 0                      ; Untyped                  ;
; C1_INITIAL                    ; 0                      ; Untyped                  ;
; C2_INITIAL                    ; 0                      ; Untyped                  ;
; C3_INITIAL                    ; 0                      ; Untyped                  ;
; C4_INITIAL                    ; 0                      ; Untyped                  ;
; C5_INITIAL                    ; 0                      ; Untyped                  ;
; C6_INITIAL                    ; 0                      ; Untyped                  ;
; C7_INITIAL                    ; 0                      ; Untyped                  ;
; C8_INITIAL                    ; 0                      ; Untyped                  ;
; C9_INITIAL                    ; 0                      ; Untyped                  ;
; C0_MODE                       ; BYPASS                 ; Untyped                  ;
; C1_MODE                       ; BYPASS                 ; Untyped                  ;
; C2_MODE                       ; BYPASS                 ; Untyped                  ;
; C3_MODE                       ; BYPASS                 ; Untyped                  ;
; C4_MODE                       ; BYPASS                 ; Untyped                  ;
; C5_MODE                       ; BYPASS                 ; Untyped                  ;
; C6_MODE                       ; BYPASS                 ; Untyped                  ;
; C7_MODE                       ; BYPASS                 ; Untyped                  ;
; C8_MODE                       ; BYPASS                 ; Untyped                  ;
; C9_MODE                       ; BYPASS                 ; Untyped                  ;
; C0_PH                         ; 0                      ; Untyped                  ;
; C1_PH                         ; 0                      ; Untyped                  ;
; C2_PH                         ; 0                      ; Untyped                  ;
; C3_PH                         ; 0                      ; Untyped                  ;
; C4_PH                         ; 0                      ; Untyped                  ;
; C5_PH                         ; 0                      ; Untyped                  ;
; C6_PH                         ; 0                      ; Untyped                  ;
; C7_PH                         ; 0                      ; Untyped                  ;
; C8_PH                         ; 0                      ; Untyped                  ;
; C9_PH                         ; 0                      ; Untyped                  ;
; L0_HIGH                       ; 1                      ; Untyped                  ;
; L1_HIGH                       ; 1                      ; Untyped                  ;
; G0_HIGH                       ; 1                      ; Untyped                  ;
; G1_HIGH                       ; 1                      ; Untyped                  ;
; G2_HIGH                       ; 1                      ; Untyped                  ;
; G3_HIGH                       ; 1                      ; Untyped                  ;
; E0_HIGH                       ; 1                      ; Untyped                  ;
; E1_HIGH                       ; 1                      ; Untyped                  ;
; E2_HIGH                       ; 1                      ; Untyped                  ;
; E3_HIGH                       ; 1                      ; Untyped                  ;
; L0_LOW                        ; 1                      ; Untyped                  ;
; L1_LOW                        ; 1                      ; Untyped                  ;
; G0_LOW                        ; 1                      ; Untyped                  ;
; G1_LOW                        ; 1                      ; Untyped                  ;
; G2_LOW                        ; 1                      ; Untyped                  ;
; G3_LOW                        ; 1                      ; Untyped                  ;
; E0_LOW                        ; 1                      ; Untyped                  ;
; E1_LOW                        ; 1                      ; Untyped                  ;
; E2_LOW                        ; 1                      ; Untyped                  ;
; E3_LOW                        ; 1                      ; Untyped                  ;
; L0_INITIAL                    ; 1                      ; Untyped                  ;
; L1_INITIAL                    ; 1                      ; Untyped                  ;
; G0_INITIAL                    ; 1                      ; Untyped                  ;
; G1_INITIAL                    ; 1                      ; Untyped                  ;
; G2_INITIAL                    ; 1                      ; Untyped                  ;
; G3_INITIAL                    ; 1                      ; Untyped                  ;
; E0_INITIAL                    ; 1                      ; Untyped                  ;
; E1_INITIAL                    ; 1                      ; Untyped                  ;
; E2_INITIAL                    ; 1                      ; Untyped                  ;
; E3_INITIAL                    ; 1                      ; Untyped                  ;
; L0_MODE                       ; BYPASS                 ; Untyped                  ;
; L1_MODE                       ; BYPASS                 ; Untyped                  ;
; G0_MODE                       ; BYPASS                 ; Untyped                  ;
; G1_MODE                       ; BYPASS                 ; Untyped                  ;
; G2_MODE                       ; BYPASS                 ; Untyped                  ;
; G3_MODE                       ; BYPASS                 ; Untyped                  ;
; E0_MODE                       ; BYPASS                 ; Untyped                  ;
; E1_MODE                       ; BYPASS                 ; Untyped                  ;
; E2_MODE                       ; BYPASS                 ; Untyped                  ;
; E3_MODE                       ; BYPASS                 ; Untyped                  ;
; L0_PH                         ; 0                      ; Untyped                  ;
; L1_PH                         ; 0                      ; Untyped                  ;
; G0_PH                         ; 0                      ; Untyped                  ;
; G1_PH                         ; 0                      ; Untyped                  ;
; G2_PH                         ; 0                      ; Untyped                  ;
; G3_PH                         ; 0                      ; Untyped                  ;
; E0_PH                         ; 0                      ; Untyped                  ;
; E1_PH                         ; 0                      ; Untyped                  ;
; E2_PH                         ; 0                      ; Untyped                  ;
; E3_PH                         ; 0                      ; Untyped                  ;
; M_PH                          ; 0                      ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; CLK0_COUNTER                  ; G0                     ; Untyped                  ;
; CLK1_COUNTER                  ; G0                     ; Untyped                  ;
; CLK2_COUNTER                  ; G0                     ; Untyped                  ;
; CLK3_COUNTER                  ; G0                     ; Untyped                  ;
; CLK4_COUNTER                  ; G0                     ; Untyped                  ;
; CLK5_COUNTER                  ; G0                     ; Untyped                  ;
; CLK6_COUNTER                  ; E0                     ; Untyped                  ;
; CLK7_COUNTER                  ; E1                     ; Untyped                  ;
; CLK8_COUNTER                  ; E2                     ; Untyped                  ;
; CLK9_COUNTER                  ; E3                     ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                  ;
; M_TIME_DELAY                  ; 0                      ; Untyped                  ;
; N_TIME_DELAY                  ; 0                      ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                  ;
; VCO_POST_SCALE                ; 0                      ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                  ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                  ;
; CBXI_PARAMETER                ; plll_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE           ;
+-------------------------------+------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top ;
+------------------------+-------+---------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                    ;
+------------------------+-------+---------------------------------------------------------+
; SCR1_RESET_INPUTS_SYNC ; 1     ; Unsigned Binary                                         ;
+------------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                        ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
; START_ADDR     ; 00000000000000000000001000000000 ; Unsigned Binary                                                                             ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_tcm:i_tcm ;
+----------------+----------------------------------+----------------------------+
; Parameter Name ; Value                            ; Type                       ;
+----------------+----------------------------------+----------------------------+
; SCR1_TCM_SIZE  ; 00000000000000010000000000000000 ; Unsigned Binary            ;
+----------------+----------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory ;
+----------------+----------------------------------+-------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                  ;
+----------------+----------------------------------+-------------------------------------------------------+
; SCR1_WIDTH     ; 32                               ; Signed Integer                                        ;
; SCR1_SIZE      ; 00000000000000010000000000000000 ; Unsigned Binary                                       ;
; SCR1_NBYTES    ; 4                                ; Signed Integer                                        ;
+----------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_imem_router:i_imem_router ;
+-------------------+----------------------------------+-----------------------------------------+
; Parameter Name    ; Value                            ; Type                                    ;
+-------------------+----------------------------------+-----------------------------------------+
; SCR1_ADDR_MASK    ; 11111111111111110000000000000000 ; Unsigned Binary                         ;
; SCR1_ADDR_PATTERN ; 00000000010010000000000000000000 ; Unsigned Binary                         ;
+-------------------+----------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_dmem_router:i_dmem_router ;
+-------------------------+----------------------------------+-----------------------------------+
; Parameter Name          ; Value                            ; Type                              ;
+-------------------------+----------------------------------+-----------------------------------+
; SCR1_PORT1_ADDR_MASK    ; 11111111111111110000000000000000 ; Unsigned Binary                   ;
; SCR1_PORT1_ADDR_PATTERN ; 00000000010010000000000000000000 ; Unsigned Binary                   ;
; SCR1_PORT2_ADDR_MASK    ; 11111111111111111111111111100000 ; Unsigned Binary                   ;
; SCR1_PORT2_ADDR_PATTERN ; 00000000010010010000000000000000 ; Unsigned Binary                   ;
+-------------------------+----------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ssrv_memory:i_memory_tb ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; SCR1_AHB_WIDTH ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                          ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; ../ram/code.mif      ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_4ep2      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxtx:i_uart ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; baud           ; 9600  ; Signed Integer                  ;
; mhz            ; 30    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; plll:i_clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                      ;
; Entity Instance                           ; ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 16384                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 16384                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "rxtx:i_uart"              ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; rx_vld  ; Output ; Info     ; Explicitly unconnected ;
; rx_data ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "ssrv_memory:i_memory_tb|dualram:i_dram" ;
+--------+-------+----------+----------------------------------------+
; Port   ; Type  ; Severity ; Details                                ;
+--------+-------+----------+----------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                           ;
; wren_a ; Input ; Info     ; Stuck at GND                           ;
+--------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_imem_router:i_imem_router"                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; port0_cmd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port1_cmd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr"        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr2exu_ip_ie          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; csr2exu_mstatus_mie_up ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instret_nexc           ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; int_pc ; Input ; Info     ; Stuck at GND                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf" ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------+
; mmbuf_intflag ; Output ; Info     ; Explicitly unconnected                                                                       ;
; mmbuf_intpc   ; Output ; Info     ; Explicitly unconnected                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------+
; schd_intflag ; Output ; Info     ; Explicitly unconnected                                                                       ;
; schd_intpc   ; Output ; Info     ; Explicitly unconnected                                                                       ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n_out_qlfy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_n_status   ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_reset_buf_cell:i_reset_buf_cell"                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n_in     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset_n_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_n_status ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_top"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; fuse_mhartid   ; Input  ; Info     ; Stuck at GND                                                                        ;
; ext_irq        ; Input  ; Info     ; Stuck at GND                                                                        ;
; soft_irq       ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_mode      ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_rst_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; imem_hprot     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; imem_hburst    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; imem_hmastlock ; Output ; Info     ; Explicitly unconnected                                                              ;
; dmem_hprot     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmem_hburst    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmem_hmastlock ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 436                         ;
; cycloneiii_ff         ; 4382                        ;
;     CLR               ; 1711                        ;
;     CLR SCLR          ; 667                         ;
;     CLR SCLR SLD      ; 17                          ;
;     CLR SLD           ; 36                          ;
;     ENA               ; 105                         ;
;     ENA CLR           ; 702                         ;
;     ENA CLR SLD       ; 1136                        ;
;     plain             ; 8                           ;
; cycloneiii_io_obuf    ; 139                         ;
; cycloneiii_lcell_comb ; 24200                       ;
;     arith             ; 1592                        ;
;         1 data inputs ; 331                         ;
;         2 data inputs ; 398                         ;
;         3 data inputs ; 863                         ;
;     normal            ; 22608                       ;
;         0 data inputs ; 20                          ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 742                         ;
;         3 data inputs ; 5031                        ;
;         4 data inputs ; 16793                       ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 33.30                       ;
; Average LUT depth     ; 22.49                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:03:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Fri Mar 13 10:07:31 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/pipeline/scr1_tracelog.sv
    Info (12023): Found entity 1: scr1_tracelog File: F:/proj/ssrv-fpga/fpga/scr1/pipeline/scr1_tracelog.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_top.sv
    Info (12023): Found entity 1: scr1_pipe_top File: F:/proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_top.sv Line: 23
Info (12021): Found 0 design units, including 0 entities, in source file /proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_tdu.sv
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_mprf.sv
    Info (12023): Found entity 1: scr1_pipe_mprf File: F:/proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_mprf.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_lsu.sv
    Info (12023): Found entity 1: scr1_pipe_lsu File: F:/proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_lsu.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_ifu.sv
    Info (12023): Found entity 1: scr1_pipe_ifu File: F:/proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_ifu.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_idu.sv
    Info (12023): Found entity 1: scr1_pipe_idu File: F:/proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_idu.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_ialu.sv
    Info (12023): Found entity 1: scr1_pipe_ialu File: F:/proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_ialu.sv Line: 11
Info (12021): Found 0 design units, including 0 entities, in source file /proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_hdu.sv
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_exu.sv
    Info (12023): Found entity 1: scr1_pipe_exu File: F:/proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_exu.sv Line: 20
Info (12021): Found 0 design units, including 0 entities, in source file /proj/ssrv-fpga/fpga/scr1/pipeline/scr1_ipic.sv
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/ram/dualram.v
    Info (12023): Found entity 1: dualram File: F:/proj/ssrv-fpga/fpga/ram/dualram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/test/ssrv_memory.v
    Info (12023): Found entity 1: ssrv_memory File: F:/proj/ssrv-fpga/fpga/test/ssrv_memory.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/test/rxtx.v
    Info (12023): Found entity 1: rxtx File: F:/proj/ssrv-fpga/fpga/test/rxtx.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/top/scr1_dmem_ahb.sv
    Info (12023): Found entity 1: scr1_dmem_ahb File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_dmem_ahb.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/top/scr1_imem_ahb.sv
    Info (12023): Found entity 1: scr1_imem_ahb File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_imem_ahb.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/top/scr1_dmem_router.sv
    Info (12023): Found entity 1: scr1_dmem_router File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_dmem_router.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/top/scr1_imem_router.sv
    Info (12023): Found entity 1: scr1_imem_router File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_imem_router.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/top/scr1_timer.sv
    Info (12023): Found entity 1: scr1_timer File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_timer.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/top/scr1_dp_memory.sv
    Info (12023): Found entity 1: scr1_dp_memory File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_dp_memory.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/top/scr1_tcm.sv
    Info (12023): Found entity 1: scr1_tcm File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_tcm.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_csr.sv
    Info (12023): Found entity 1: scr1_pipe_csr File: F:/proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_csr.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/rtl/sys_csr.v
    Info (12023): Found entity 1: sys_csr File: F:/proj/ssrv-fpga/fpga/rtl/sys_csr.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/rtl/ssrv_top.v
    Info (12023): Found entity 1: ssrv_top File: F:/proj/ssrv-fpga/fpga/rtl/ssrv_top.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/rtl/schedule.v
    Info (12023): Found entity 1: schedule File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/rtl/mul.v
    Info (12023): Found entity 1: mul File: F:/proj/ssrv-fpga/fpga/rtl/mul.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/rtl/mprf.v
    Info (12023): Found entity 1: mprf File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/rtl/membuf.v
    Info (12023): Found entity 1: membuf File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/rtl/instrman.v
    Info (12023): Found entity 1: instrman File: F:/proj/ssrv-fpga/fpga/rtl/instrman.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/rtl/instrbits.v
    Info (12023): Found entity 1: instrbits File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/rtl/alu.v
    Info (12023): Found entity 1: alu File: F:/proj/ssrv-fpga/fpga/rtl/alu.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/rtl/ssrv_pipe_top.sv
    Info (12023): Found entity 1: ssrv_pipe_top File: F:/proj/ssrv-fpga/fpga/rtl/ssrv_pipe_top.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/core/scr1_core_top.sv
    Info (12023): Found entity 1: scr1_core_top File: F:/proj/ssrv-fpga/fpga/scr1/core/scr1_core_top.sv Line: 20
Info (12021): Found 6 design units, including 6 entities, in source file /proj/ssrv-fpga/fpga/scr1/core/primitives/scr1_reset_cells.sv
    Info (12023): Found entity 1: scr1_reset_buf_cell File: F:/proj/ssrv-fpga/fpga/scr1/core/primitives/scr1_reset_cells.sv Line: 6
    Info (12023): Found entity 2: scr1_reset_sync_cell File: F:/proj/ssrv-fpga/fpga/scr1/core/primitives/scr1_reset_cells.sv Line: 44
    Info (12023): Found entity 3: scr1_reset_buf_qlfy_cell File: F:/proj/ssrv-fpga/fpga/scr1/core/primitives/scr1_reset_cells.sv Line: 71
    Info (12023): Found entity 4: scr1_reset_and2_cell File: F:/proj/ssrv-fpga/fpga/scr1/core/primitives/scr1_reset_cells.sv Line: 132
    Info (12023): Found entity 5: scr1_reset_and3_cell File: F:/proj/ssrv-fpga/fpga/scr1/core/primitives/scr1_reset_cells.sv Line: 144
    Info (12023): Found entity 6: scr1_reset_mux2_cell File: F:/proj/ssrv-fpga/fpga/scr1/core/primitives/scr1_reset_cells.sv Line: 156
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/scr1/top/scr1_top_ahb.sv
    Info (12023): Found entity 1: scr1_top_ahb File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_top_ahb.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/fpga/pll/plll.v
    Info (12023): Found entity 1: plll File: F:/proj/ssrv-fpga/fpga/pll/plll.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at scr1_pipe_top.sv(435): created implicit net for "exu_busy" File: F:/proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_top.sv Line: 435
Warning (10037): Verilog HDL or VHDL warning at include_func.v(39): conditional expression evaluates to a constant File: F:/proj/ssrv-fpga/fpga/rtl/include_func.v Line: 39
Warning (10037): Verilog HDL or VHDL warning at membuf.v(113): conditional expression evaluates to a constant File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 113
Warning (10037): Verilog HDL or VHDL warning at membuf.v(114): conditional expression evaluates to a constant File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 114
Warning (10037): Verilog HDL or VHDL warning at membuf.v(117): conditional expression evaluates to a constant File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 117
Warning (10037): Verilog HDL or VHDL warning at membuf.v(118): conditional expression evaluates to a constant File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 118
Warning (10037): Verilog HDL or VHDL warning at membuf.v(239): conditional expression evaluates to a constant File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 239
Warning (10037): Verilog HDL or VHDL warning at membuf.v(249): conditional expression evaluates to a constant File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 249
Warning (12125): Using design file de2_115.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE2_115 File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at de2_115.v(344): created implicit net for "dmem_hready_uart" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 344
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "LEDG" at de2_115.v(21) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 21
Warning (10034): Output port "LEDR" at de2_115.v(22) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
Warning (10034): Output port "HEX0" at de2_115.v(34) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 34
Warning (10034): Output port "HEX1" at de2_115.v(35) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 35
Warning (10034): Output port "HEX2" at de2_115.v(36) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 36
Warning (10034): Output port "HEX3" at de2_115.v(37) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 37
Warning (10034): Output port "HEX4" at de2_115.v(38) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 38
Warning (10034): Output port "HEX5" at de2_115.v(39) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 39
Warning (10034): Output port "HEX6" at de2_115.v(40) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 40
Warning (10034): Output port "HEX7" at de2_115.v(41) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 41
Warning (10034): Output port "VGA_B" at de2_115.v(70) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 70
Warning (10034): Output port "VGA_G" at de2_115.v(73) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 73
Warning (10034): Output port "VGA_R" at de2_115.v(75) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 75
Warning (10034): Output port "ENET0_TX_DATA" at de2_115.v(109) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 109
Warning (10034): Output port "ENET1_TX_DATA" at de2_115.v(128) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 128
Warning (10034): Output port "OTG_ADDR" at de2_115.v(140) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 140
Warning (10034): Output port "DRAM_ADDR" at de2_115.v(152) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 152
Warning (10034): Output port "DRAM_BA" at de2_115.v(153) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 153
Warning (10034): Output port "DRAM_DQM" at de2_115.v(159) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 159
Warning (10034): Output port "SRAM_ADDR" at de2_115.v(164) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
Warning (10034): Output port "FL_ADDR" at de2_115.v(173) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
Warning (10034): Output port "SMA_CLKOUT" at de2_115.v(18) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 18
Warning (10034): Output port "LCD_BLON" at de2_115.v(44) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 44
Warning (10034): Output port "LCD_EN" at de2_115.v(46) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 46
Warning (10034): Output port "LCD_ON" at de2_115.v(47) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 47
Warning (10034): Output port "LCD_RS" at de2_115.v(48) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 48
Warning (10034): Output port "LCD_RW" at de2_115.v(49) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 49
Warning (10034): Output port "UART_RTS" at de2_115.v(53) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 53
Warning (10034): Output port "SD_CLK" at de2_115.v(64) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 64
Warning (10034): Output port "VGA_BLANK_N" at de2_115.v(71) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 71
Warning (10034): Output port "VGA_CLK" at de2_115.v(72) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 72
Warning (10034): Output port "VGA_HS" at de2_115.v(74) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 74
Warning (10034): Output port "VGA_SYNC_N" at de2_115.v(76) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 76
Warning (10034): Output port "VGA_VS" at de2_115.v(77) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 77
Warning (10034): Output port "AUD_DACDAT" at de2_115.v(83) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 83
Warning (10034): Output port "AUD_XCK" at de2_115.v(85) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 85
Warning (10034): Output port "EEP_I2C_SCLK" at de2_115.v(88) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 88
Warning (10034): Output port "I2C_SCLK" at de2_115.v(92) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 92
Warning (10034): Output port "ENET0_GTX_CLK" at de2_115.v(96) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 96
Warning (10034): Output port "ENET0_MDC" at de2_115.v(99) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 99
Warning (10034): Output port "ENET0_RST_N" at de2_115.v(101) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 101
Warning (10034): Output port "ENET0_TX_EN" at de2_115.v(110) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 110
Warning (10034): Output port "ENET0_TX_ER" at de2_115.v(111) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 111
Warning (10034): Output port "ENET1_GTX_CLK" at de2_115.v(115) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 115
Warning (10034): Output port "ENET1_MDC" at de2_115.v(118) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 118
Warning (10034): Output port "ENET1_RST_N" at de2_115.v(120) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 120
Warning (10034): Output port "ENET1_TX_EN" at de2_115.v(129) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 129
Warning (10034): Output port "ENET1_TX_ER" at de2_115.v(130) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 130
Warning (10034): Output port "TD_RESET_N" at de2_115.v(136) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 136
Warning (10034): Output port "OTG_CS_N" at de2_115.v(141) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 141
Warning (10034): Output port "OTG_RD_N" at de2_115.v(144) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 144
Warning (10034): Output port "OTG_RST_N" at de2_115.v(145) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 145
Warning (10034): Output port "OTG_WE_N" at de2_115.v(146) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 146
Warning (10034): Output port "DRAM_CAS_N" at de2_115.v(154) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 154
Warning (10034): Output port "DRAM_CKE" at de2_115.v(155) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 155
Warning (10034): Output port "DRAM_CLK" at de2_115.v(156) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 156
Warning (10034): Output port "DRAM_CS_N" at de2_115.v(157) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 157
Warning (10034): Output port "DRAM_RAS_N" at de2_115.v(160) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 160
Warning (10034): Output port "DRAM_WE_N" at de2_115.v(161) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 161
Warning (10034): Output port "SRAM_CE_N" at de2_115.v(165) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 165
Warning (10034): Output port "SRAM_LB_N" at de2_115.v(167) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 167
Warning (10034): Output port "SRAM_OE_N" at de2_115.v(168) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 168
Warning (10034): Output port "SRAM_UB_N" at de2_115.v(169) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 169
Warning (10034): Output port "SRAM_WE_N" at de2_115.v(170) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 170
Warning (10034): Output port "FL_CE_N" at de2_115.v(174) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 174
Warning (10034): Output port "FL_OE_N" at de2_115.v(176) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 176
Warning (10034): Output port "FL_RST_N" at de2_115.v(177) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 177
Warning (10034): Output port "FL_WE_N" at de2_115.v(179) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 179
Warning (10034): Output port "FL_WP_N" at de2_115.v(180) has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 180
Info (12128): Elaborating entity "plll" for hierarchy "plll:i_clock" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 236
Info (12128): Elaborating entity "altpll" for hierarchy "plll:i_clock|altpll:altpll_component" File: F:/proj/ssrv-fpga/fpga/pll/plll.v Line: 94
Info (12130): Elaborated megafunction instantiation "plll:i_clock|altpll:altpll_component" File: F:/proj/ssrv-fpga/fpga/pll/plll.v Line: 94
Info (12133): Instantiated megafunction "plll:i_clock|altpll:altpll_component" with the following parameter: File: F:/proj/ssrv-fpga/fpga/pll/plll.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=plll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/plll_altpll.v
    Info (12023): Found entity 1: plll_altpll File: F:/proj/ssrv-fpga/fpga/DE2_115/db/plll_altpll.v Line: 29
Info (12128): Elaborating entity "plll_altpll" for hierarchy "plll:i_clock|altpll:altpll_component|plll_altpll:auto_generated" File: c:/myprog/altera18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "scr1_top_ahb" for hierarchy "scr1_top_ahb:i_top" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 304
Info (12128): Elaborating entity "scr1_reset_sync_cell" for hierarchy "scr1_top_ahb:i_top|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync" File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_top_ahb.sv Line: 170
Info (12128): Elaborating entity "scr1_reset_buf_cell" for hierarchy "scr1_top_ahb:i_top|scr1_reset_buf_cell:i_reset_buf_cell" File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_top_ahb.sv Line: 199
Info (12128): Elaborating entity "scr1_core_top" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top" File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_top_ahb.sv Line: 255
Info (12128): Elaborating entity "scr1_reset_buf_qlfy_cell" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell" File: F:/proj/ssrv-fpga/fpga/scr1/core/scr1_core_top.sv Line: 306
Info (12128): Elaborating entity "ssrv_pipe_top" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top" File: F:/proj/ssrv-fpga/fpga/scr1/core/scr1_core_top.sv Line: 386
Info (12128): Elaborating entity "ssrv_top" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv" File: F:/proj/ssrv-fpga/fpga/rtl/ssrv_pipe_top.sv Line: 152
Info (12128): Elaborating entity "instrman" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrman:i_man" File: F:/proj/ssrv-fpga/fpga/rtl/ssrv_top.v Line: 182
Warning (12125): Using design file /proj/ssrv-fpga/fpga/rtl/predictor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: predictor File: F:/proj/ssrv-fpga/fpga/rtl/predictor.v Line: 24
Info (12128): Elaborating entity "predictor" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|predictor:i_pdt" File: F:/proj/ssrv-fpga/fpga/rtl/ssrv_top.v Line: 197
Warning (10230): Verilog HDL assignment warning at predictor.v(106): truncated value with size 32 to match size of target (11) File: F:/proj/ssrv-fpga/fpga/rtl/predictor.v Line: 106
Warning (10230): Verilog HDL assignment warning at predictor.v(110): truncated value with size 12 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/predictor.v Line: 110
Warning (10230): Verilog HDL assignment warning at predictor.v(111): truncated value with size 12 to match size of target (11) File: F:/proj/ssrv-fpga/fpga/rtl/predictor.v Line: 111
Warning (10230): Verilog HDL assignment warning at predictor.v(134): truncated value with size 32 to match size of target (12) File: F:/proj/ssrv-fpga/fpga/rtl/predictor.v Line: 134
Warning (10230): Verilog HDL assignment warning at predictor.v(139): truncated value with size 32 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/predictor.v Line: 139
Warning (10230): Verilog HDL assignment warning at predictor.v(158): truncated value with size 80 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/predictor.v Line: 158
Warning (10230): Verilog HDL assignment warning at predictor.v(159): truncated value with size 6 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/predictor.v Line: 159
Warning (10764): Verilog HDL warning at predictor.v(162): converting signed shift amount to unsigned File: F:/proj/ssrv-fpga/fpga/rtl/predictor.v Line: 162
Warning (10764): Verilog HDL warning at predictor.v(163): converting signed shift amount to unsigned File: F:/proj/ssrv-fpga/fpga/rtl/predictor.v Line: 163
Info (12128): Elaborating entity "instrbits" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits" File: F:/proj/ssrv-fpga/fpga/rtl/ssrv_top.v Line: 247
Warning (10036): Verilog HDL or VHDL warning at instrbits.v(207): object "rd" assigned a value but never read File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 207
Warning (10036): Verilog HDL or VHDL warning at instrbits.v(379): object "dumpin_length" assigned a value but never read File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 379
Warning (10230): Verilog HDL assignment warning at instrbits.v(152): truncated value with size 32 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 152
Warning (10230): Verilog HDL assignment warning at instrbits.v(153): truncated value with size 32 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 153
Warning (10230): Verilog HDL assignment warning at instrbits.v(154): truncated value with size 32 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 154
Warning (10230): Verilog HDL assignment warning at instrbits.v(170): truncated value with size 32 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 170
Warning (10230): Verilog HDL assignment warning at instrbits.v(194): truncated value with size 128 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 194
Warning (10230): Verilog HDL assignment warning at instrbits.v(198): truncated value with size 8 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 198
Warning (10230): Verilog HDL assignment warning at instrbits.v(200): truncated value with size 8 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 200
Warning (10230): Verilog HDL assignment warning at include_func.v(88): truncated value with size 32 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/include_func.v Line: 88
Warning (10230): Verilog HDL assignment warning at instrbits.v(205): truncated value with size 26 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 205
Warning (10230): Verilog HDL assignment warning at instrbits.v(206): truncated value with size 26 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 206
Warning (10230): Verilog HDL assignment warning at instrbits.v(207): truncated value with size 26 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 207
Warning (10230): Verilog HDL assignment warning at instrbits.v(208): truncated value with size 26 to match size of target (9) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 208
Warning (10230): Verilog HDL assignment warning at instrbits.v(209): truncated value with size 9 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 209
Warning (10230): Verilog HDL assignment warning at instrbits.v(210): truncated value with size 9 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 210
Warning (10230): Verilog HDL assignment warning at instrbits.v(211): truncated value with size 9 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 211
Warning (10230): Verilog HDL assignment warning at instrbits.v(212): truncated value with size 9 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 212
Warning (10230): Verilog HDL assignment warning at instrbits.v(213): truncated value with size 9 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 213
Warning (10230): Verilog HDL assignment warning at instrbits.v(217): truncated value with size 32 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 217
Warning (10230): Verilog HDL assignment warning at instrbits.v(218): truncated value with size 32 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 218
Warning (10230): Verilog HDL assignment warning at instrbits.v(225): truncated value with size 26 to match size of target (17) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 225
Warning (10230): Verilog HDL assignment warning at instrbits.v(226): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 226
Warning (10230): Verilog HDL assignment warning at instrbits.v(227): truncated value with size 32 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 227
Warning (10230): Verilog HDL assignment warning at instrbits.v(253): truncated value with size 32 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 253
Warning (10230): Verilog HDL assignment warning at instrbits.v(258): truncated value with size 32 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 258
Warning (10230): Verilog HDL assignment warning at instrbits.v(264): truncated value with size 9 to match size of target (4) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 264
Warning (10230): Verilog HDL assignment warning at instrbits.v(280): truncated value with size 32 to match size of target (8) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 280
Warning (10230): Verilog HDL assignment warning at instrbits.v(283): truncated value with size 32 to match size of target (8) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 283
Warning (10230): Verilog HDL assignment warning at instrbits.v(286): truncated value with size 32 to match size of target (4) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 286
Warning (10230): Verilog HDL assignment warning at instrbits.v(307): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 307
Warning (10230): Verilog HDL assignment warning at instrbits.v(309): truncated value with size 160 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 309
Warning (10230): Verilog HDL assignment warning at instrbits.v(310): truncated value with size 160 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 310
Warning (10230): Verilog HDL assignment warning at instrbits.v(311): truncated value with size 25 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 311
Warning (10230): Verilog HDL assignment warning at instrbits.v(312): truncated value with size 25 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 312
Warning (10230): Verilog HDL assignment warning at instrbits.v(313): truncated value with size 5 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 313
Warning (10230): Verilog HDL assignment warning at instrbits.v(317): truncated value with size 32 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 317
Warning (10230): Verilog HDL assignment warning at instrbits.v(318): truncated value with size 32 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 318
Warning (10230): Verilog HDL assignment warning at instrbits.v(341): truncated value with size 32 to match size of target (25) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 341
Warning (10230): Verilog HDL assignment warning at instrbits.v(344): truncated value with size 32 to match size of target (25) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 344
Warning (10230): Verilog HDL assignment warning at instrbits.v(347): truncated value with size 32 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 347
Warning (10230): Verilog HDL assignment warning at instrbits.v(350): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 350
Warning (10230): Verilog HDL assignment warning at instrbits.v(371): truncated value with size 3 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 371
Warning (10230): Verilog HDL assignment warning at instrbits.v(372): truncated value with size 32 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 372
Warning (10230): Verilog HDL assignment warning at instrbits.v(395): truncated value with size 2 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 395
Warning (10230): Verilog HDL assignment warning at instrbits.v(396): truncated value with size 64 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 396
Warning (10230): Verilog HDL assignment warning at instrbits.v(397): truncated value with size 64 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 397
Warning (10230): Verilog HDL assignment warning at instrbits.v(398): truncated value with size 34 to match size of target (17) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 398
Warning (10230): Verilog HDL assignment warning at instrbits.v(399): truncated value with size 6 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 399
Warning (10230): Verilog HDL assignment warning at include_func.v(296): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/include_func.v Line: 296
Warning (10230): Verilog HDL assignment warning at instrbits.v(401): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 401
Warning (10230): Verilog HDL assignment warning at instrbits.v(408): truncated value with size 32 to match size of target (17) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 408
Warning (10230): Verilog HDL assignment warning at instrbits.v(409): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 409
Warning (10230): Verilog HDL assignment warning at instrbits.v(410): truncated value with size 32 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 410
Warning (10230): Verilog HDL assignment warning at instrbits.v(416): truncated value with size 32 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 416
Warning (10230): Verilog HDL assignment warning at instrbits.v(428): truncated value with size 32 to match size of target (6) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 428
Warning (10230): Verilog HDL assignment warning at instrbits.v(431): truncated value with size 32 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 431
Warning (10230): Verilog HDL assignment warning at instrbits.v(442): truncated value with size 64 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/instrbits.v Line: 442
Info (12128): Elaborating entity "schedule" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch" File: F:/proj/ssrv-fpga/fpga/rtl/ssrv_top.v Line: 282
Warning (10036): Verilog HDL or VHDL warning at schedule.v(284): object "rs0" assigned a value but never read File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 284
Warning (10036): Verilog HDL or VHDL warning at schedule.v(285): object "rs1" assigned a value but never read File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 285
Warning (10230): Verilog HDL assignment warning at schedule.v(213): truncated value with size 2 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 213
Warning (10230): Verilog HDL assignment warning at schedule.v(214): truncated value with size 34 to match size of target (17) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 214
Warning (10230): Verilog HDL assignment warning at schedule.v(215): truncated value with size 17 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 215
Warning (10230): Verilog HDL assignment warning at schedule.v(220): truncated value with size 12 to match size of target (8) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 220
Warning (10230): Verilog HDL assignment warning at schedule.v(279): truncated value with size 128 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 279
Warning (10230): Verilog HDL assignment warning at schedule.v(280): truncated value with size 128 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 280
Warning (10230): Verilog HDL assignment warning at schedule.v(281): truncated value with size 68 to match size of target (17) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 281
Warning (10230): Verilog HDL assignment warning at schedule.v(282): truncated value with size 17 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 282
Warning (10230): Verilog HDL assignment warning at schedule.v(283): truncated value with size 17 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 283
Warning (10230): Verilog HDL assignment warning at schedule.v(284): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 284
Warning (10230): Verilog HDL assignment warning at schedule.v(285): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 285
Warning (10230): Verilog HDL assignment warning at schedule.v(286): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 286
Warning (10230): Verilog HDL assignment warning at schedule.v(287): truncated value with size 16 to match size of target (4) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 287
Warning (10230): Verilog HDL assignment warning at include_func.v(290): truncated value with size 32 to match size of target (4) File: F:/proj/ssrv-fpga/fpga/rtl/include_func.v Line: 290
Warning (10230): Verilog HDL assignment warning at schedule.v(289): truncated value with size 12 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 289
Warning (10230): Verilog HDL assignment warning at include_func.v(296): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/include_func.v Line: 296
Warning (10230): Verilog HDL assignment warning at schedule.v(106): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 106
Warning (10230): Verilog HDL assignment warning at schedule.v(107): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 107
Warning (10230): Verilog HDL assignment warning at schedule.v(108): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 108
Warning (10230): Verilog HDL assignment warning at schedule.v(314): truncated value with size 2 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 314
Warning (10230): Verilog HDL assignment warning at schedule.v(315): truncated value with size 6 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 315
Warning (10230): Verilog HDL assignment warning at schedule.v(316): truncated value with size 6 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 316
Warning (10230): Verilog HDL assignment warning at schedule.v(336): truncated value with size 32 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 336
Warning (10230): Verilog HDL assignment warning at schedule.v(346): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 346
Warning (10230): Verilog HDL assignment warning at schedule.v(67): truncated value with size 17 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 67
Warning (10230): Verilog HDL assignment warning at schedule.v(68): truncated value with size 17 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 68
Warning (10230): Verilog HDL assignment warning at schedule.v(69): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 69
Warning (10230): Verilog HDL assignment warning at schedule.v(70): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 70
Warning (10230): Verilog HDL assignment warning at schedule.v(71): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 71
Warning (10230): Verilog HDL assignment warning at schedule.v(72): truncated value with size 17 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 72
Warning (10230): Verilog HDL assignment warning at schedule.v(73): truncated value with size 17 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 73
Warning (10230): Verilog HDL assignment warning at schedule.v(74): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 74
Warning (10230): Verilog HDL assignment warning at schedule.v(75): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 75
Warning (10230): Verilog HDL assignment warning at schedule.v(76): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 76
Warning (10230): Verilog HDL assignment warning at schedule.v(87): truncated value with size 17 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 87
Warning (10230): Verilog HDL assignment warning at schedule.v(88): truncated value with size 17 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 88
Warning (10230): Verilog HDL assignment warning at schedule.v(89): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 89
Warning (10230): Verilog HDL assignment warning at schedule.v(90): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 90
Warning (10230): Verilog HDL assignment warning at schedule.v(91): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 91
Warning (10230): Verilog HDL assignment warning at schedule.v(92): truncated value with size 17 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 92
Warning (10230): Verilog HDL assignment warning at schedule.v(93): truncated value with size 17 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 93
Warning (10230): Verilog HDL assignment warning at schedule.v(94): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 94
Warning (10230): Verilog HDL assignment warning at schedule.v(95): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 95
Warning (10230): Verilog HDL assignment warning at schedule.v(96): truncated value with size 17 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 96
Warning (10230): Verilog HDL assignment warning at schedule.v(413): truncated value with size 32 to match size of target (4) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 413
Warning (10230): Verilog HDL assignment warning at schedule.v(476): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 476
Warning (10230): Verilog HDL assignment warning at schedule.v(480): truncated value with size 64 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/schedule.v Line: 480
Info (12128): Elaborating entity "alu" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu" File: F:/proj/ssrv-fpga/fpga/rtl/ssrv_top.v Line: 308
Warning (10230): Verilog HDL assignment warning at alu.v(66): truncated value with size 32 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/alu.v Line: 66
Warning (10230): Verilog HDL assignment warning at alu.v(113): truncated value with size 63 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/alu.v Line: 113
Info (12128): Elaborating entity "mprf" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf" File: F:/proj/ssrv-fpga/fpga/rtl/ssrv_top.v Line: 347
Warning (10230): Verilog HDL assignment warning at include_func.v(290): truncated value with size 32 to match size of target (4) File: F:/proj/ssrv-fpga/fpga/rtl/include_func.v Line: 290
Warning (10230): Verilog HDL assignment warning at include_func.v(296): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/include_func.v Line: 296
Warning (10230): Verilog HDL assignment warning at mprf.v(115): truncated value with size 32 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 115
Warning (10230): Verilog HDL assignment warning at mprf.v(160): truncated value with size 2 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 160
Warning (10230): Verilog HDL assignment warning at mprf.v(162): truncated value with size 32 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 162
Warning (10230): Verilog HDL assignment warning at mprf.v(169): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 169
Warning (10230): Verilog HDL assignment warning at mprf.v(238): truncated value with size 10 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 238
Warning (10230): Verilog HDL assignment warning at mprf.v(247): truncated value with size 30 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 247
Warning (10230): Verilog HDL assignment warning at mprf.v(250): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 250
Warning (10230): Verilog HDL assignment warning at mprf.v(255): truncated value with size 192 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 255
Warning (10230): Verilog HDL assignment warning at mprf.v(265): truncated value with size 10 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 265
Warning (10230): Verilog HDL assignment warning at mprf.v(274): truncated value with size 30 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 274
Warning (10230): Verilog HDL assignment warning at mprf.v(277): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 277
Warning (10230): Verilog HDL assignment warning at mprf.v(282): truncated value with size 192 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 282
Warning (10230): Verilog HDL assignment warning at mprf.v(310): truncated value with size 30 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 310
Warning (10230): Verilog HDL assignment warning at mprf.v(311): truncated value with size 18 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 311
Warning (10230): Verilog HDL assignment warning at mprf.v(314): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 314
Warning (10230): Verilog HDL assignment warning at mprf.v(320): truncated value with size 192 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 320
Warning (10230): Verilog HDL assignment warning at mprf.v(340): truncated value with size 30 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 340
Warning (10230): Verilog HDL assignment warning at mprf.v(341): truncated value with size 18 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 341
Warning (10230): Verilog HDL assignment warning at mprf.v(344): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 344
Warning (10230): Verilog HDL assignment warning at mprf.v(350): truncated value with size 192 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/mprf.v Line: 350
Info (12128): Elaborating entity "membuf" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf" File: F:/proj/ssrv-fpga/fpga/rtl/ssrv_top.v Line: 396
Warning (10036): Verilog HDL or VHDL warning at membuf.v(333): object "active_pc" assigned a value but never read File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 333
Warning (10036): Verilog HDL or VHDL warning at membuf.v(339): object "alter_mul" assigned a value but never read File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 339
Warning (10036): Verilog HDL or VHDL warning at membuf.v(343): object "alter_pc" assigned a value but never read File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 343
Warning (10230): Verilog HDL assignment warning at membuf.v(155): truncated value with size 32 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 155
Warning (10230): Verilog HDL assignment warning at membuf.v(196): truncated value with size 18 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 196
Warning (10230): Verilog HDL assignment warning at include_func.v(296): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/include_func.v Line: 296
Warning (10230): Verilog HDL assignment warning at membuf.v(201): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 201
Warning (10230): Verilog HDL assignment warning at membuf.v(202): truncated value with size 60 to match size of target (10) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 202
Warning (10230): Verilog HDL assignment warning at membuf.v(203): truncated value with size 192 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 203
Warning (10230): Verilog HDL assignment warning at membuf.v(204): truncated value with size 192 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 204
Warning (10230): Verilog HDL assignment warning at membuf.v(205): truncated value with size 192 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 205
Warning (10230): Verilog HDL assignment warning at membuf.v(225): truncated value with size 32 to match size of target (18) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 225
Warning (10230): Verilog HDL assignment warning at membuf.v(228): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 228
Warning (10230): Verilog HDL assignment warning at membuf.v(240): truncated value with size 60 to match size of target (10) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 240
Warning (10230): Verilog HDL assignment warning at membuf.v(241): truncated value with size 10 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 241
Warning (10230): Verilog HDL assignment warning at membuf.v(242): truncated value with size 18 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 242
Warning (10230): Verilog HDL assignment warning at membuf.v(245): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 245
Warning (10230): Verilog HDL assignment warning at membuf.v(251): truncated value with size 60 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 251
Warning (10230): Verilog HDL assignment warning at membuf.v(252): truncated value with size 192 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 252
Warning (10230): Verilog HDL assignment warning at membuf.v(253): truncated value with size 192 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 253
Warning (10230): Verilog HDL assignment warning at membuf.v(79): truncated value with size 32 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 79
Warning (10230): Verilog HDL assignment warning at membuf.v(259): truncated value with size 32 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 259
Warning (10230): Verilog HDL assignment warning at membuf.v(266): truncated value with size 6 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 266
Warning (10230): Verilog HDL assignment warning at membuf.v(267): truncated value with size 6 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 267
Warning (10230): Verilog HDL assignment warning at membuf.v(277): truncated value with size 32 to match size of target (6) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 277
Warning (10230): Verilog HDL assignment warning at membuf.v(280): truncated value with size 32 to match size of target (6) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 280
Warning (10230): Verilog HDL assignment warning at membuf.v(283): truncated value with size 32 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 283
Warning (10230): Verilog HDL assignment warning at membuf.v(289): truncated value with size 60 to match size of target (10) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 289
Warning (10230): Verilog HDL assignment warning at membuf.v(290): truncated value with size 10 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 290
Warning (10230): Verilog HDL assignment warning at membuf.v(303): truncated value with size 32 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 303
Warning (10230): Verilog HDL assignment warning at membuf.v(325): truncated value with size 18 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 325
Warning (10230): Verilog HDL assignment warning at membuf.v(327): truncated value with size 60 to match size of target (10) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 327
Warning (10230): Verilog HDL assignment warning at membuf.v(328): truncated value with size 10 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 328
Warning (10230): Verilog HDL assignment warning at membuf.v(331): truncated value with size 192 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 331
Warning (10230): Verilog HDL assignment warning at membuf.v(332): truncated value with size 192 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 332
Warning (10230): Verilog HDL assignment warning at membuf.v(333): truncated value with size 192 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 333
Warning (10230): Verilog HDL assignment warning at membuf.v(335): truncated value with size 18 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 335
Warning (10230): Verilog HDL assignment warning at membuf.v(337): truncated value with size 60 to match size of target (10) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 337
Warning (10230): Verilog HDL assignment warning at membuf.v(338): truncated value with size 10 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 338
Warning (10230): Verilog HDL assignment warning at membuf.v(341): truncated value with size 192 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 341
Warning (10230): Verilog HDL assignment warning at membuf.v(342): truncated value with size 192 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 342
Warning (10230): Verilog HDL assignment warning at membuf.v(343): truncated value with size 192 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 343
Warning (10230): Verilog HDL assignment warning at membuf.v(374): truncated value with size 60 to match size of target (10) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 374
Warning (10230): Verilog HDL assignment warning at membuf.v(375): truncated value with size 32 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 375
Warning (10230): Verilog HDL assignment warning at membuf.v(376): truncated value with size 18 to match size of target (3) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 376
Warning (10230): Verilog HDL assignment warning at membuf.v(388): truncated value with size 6 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 388
Warning (10230): Verilog HDL assignment warning at membuf.v(389): truncated value with size 30 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 389
Warning (10230): Verilog HDL assignment warning at membuf.v(390): truncated value with size 6 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 390
Warning (10230): Verilog HDL assignment warning at membuf.v(391): truncated value with size 32 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 391
Warning (10230): Verilog HDL assignment warning at membuf.v(393): truncated value with size 6 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 393
Warning (10230): Verilog HDL assignment warning at membuf.v(394): truncated value with size 30 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 394
Warning (10230): Verilog HDL assignment warning at membuf.v(395): truncated value with size 6 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 395
Warning (10230): Verilog HDL assignment warning at membuf.v(396): truncated value with size 32 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 396
Warning (10230): Verilog HDL assignment warning at membuf.v(398): truncated value with size 6 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 398
Warning (10230): Verilog HDL assignment warning at membuf.v(399): truncated value with size 30 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 399
Warning (10230): Verilog HDL assignment warning at membuf.v(403): truncated value with size 32 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 403
Warning (10230): Verilog HDL assignment warning at membuf.v(406): truncated value with size 32 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 406
Warning (10230): Verilog HDL assignment warning at membuf.v(411): truncated value with size 32 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 411
Warning (10230): Verilog HDL assignment warning at membuf.v(414): truncated value with size 32 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 414
Warning (10230): Verilog HDL assignment warning at membuf.v(424): truncated value with size 32 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/membuf.v Line: 424
Info (12128): Elaborating entity "mul" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:gen_mul[0].i_mul" File: F:/proj/ssrv-fpga/fpga/rtl/ssrv_top.v Line: 416
Warning (10230): Verilog HDL assignment warning at mul.v(111): truncated value with size 32 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/mul.v Line: 111
Warning (10230): Verilog HDL assignment warning at mul.v(49): truncated value with size 32 to match size of target (6) File: F:/proj/ssrv-fpga/fpga/rtl/mul.v Line: 49
Warning (10230): Verilog HDL assignment warning at mul.v(159): truncated value with size 6 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/mul.v Line: 159
Warning (10230): Verilog HDL assignment warning at mul.v(161): truncated value with size 6 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/mul.v Line: 161
Warning (10230): Verilog HDL assignment warning at mul.v(184): truncated value with size 6 to match size of target (5) File: F:/proj/ssrv-fpga/fpga/rtl/mul.v Line: 184
Warning (10230): Verilog HDL assignment warning at mul.v(190): truncated value with size 64 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/mul.v Line: 190
Warning (10230): Verilog HDL assignment warning at mul.v(197): truncated value with size 64 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/mul.v Line: 197
Warning (10230): Verilog HDL assignment warning at mul.v(200): truncated value with size 33 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/mul.v Line: 200
Warning (10230): Verilog HDL assignment warning at mul.v(202): truncated value with size 33 to match size of target (32) File: F:/proj/ssrv-fpga/fpga/rtl/mul.v Line: 202
Warning (10230): Verilog HDL assignment warning at mul.v(232): truncated value with size 32 to match size of target (1) File: F:/proj/ssrv-fpga/fpga/rtl/mul.v Line: 232
Info (12128): Elaborating entity "sys_csr" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys" File: F:/proj/ssrv-fpga/fpga/rtl/ssrv_top.v Line: 465
Warning (10230): Verilog HDL assignment warning at sys_csr.v(81): truncated value with size 3 to match size of target (2) File: F:/proj/ssrv-fpga/fpga/rtl/sys_csr.v Line: 81
Warning (10230): Verilog HDL assignment warning at sys_csr.v(98): truncated value with size 32 to match size of target (4) File: F:/proj/ssrv-fpga/fpga/rtl/sys_csr.v Line: 98
Warning (10230): Verilog HDL assignment warning at sys_csr.v(99): truncated value with size 32 to match size of target (4) File: F:/proj/ssrv-fpga/fpga/rtl/sys_csr.v Line: 99
Warning (10230): Verilog HDL assignment warning at sys_csr.v(100): truncated value with size 32 to match size of target (4) File: F:/proj/ssrv-fpga/fpga/rtl/sys_csr.v Line: 100
Warning (10230): Verilog HDL assignment warning at sys_csr.v(101): truncated value with size 32 to match size of target (4) File: F:/proj/ssrv-fpga/fpga/rtl/sys_csr.v Line: 101
Warning (10230): Verilog HDL assignment warning at sys_csr.v(102): truncated value with size 32 to match size of target (4) File: F:/proj/ssrv-fpga/fpga/rtl/sys_csr.v Line: 102
Info (12128): Elaborating entity "scr1_pipe_csr" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr" File: F:/proj/ssrv-fpga/fpga/rtl/ssrv_pipe_top.sv Line: 239
Info (10264): Verilog HDL Case Statement information at scr1_pipe_csr.sv(792): all case item expressions in this case statement are onehot File: F:/proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_csr.sv Line: 792
Info (10264): Verilog HDL Case Statement information at scr1_pipe_csr.sv(838): all case item expressions in this case statement are onehot File: F:/proj/ssrv-fpga/fpga/scr1/pipeline/scr1_pipe_csr.sv Line: 838
Info (12128): Elaborating entity "scr1_tcm" for hierarchy "scr1_top_ahb:i_top|scr1_tcm:i_tcm" File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_top_ahb.sv Line: 282
Info (12128): Elaborating entity "scr1_dp_memory" for hierarchy "scr1_top_ahb:i_top|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory" File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_tcm.sv Line: 117
Warning (10034): Output port "qa" at scr1_dp_memory.sv(20) has no driver File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_dp_memory.sv Line: 20
Warning (10034): Output port "qb" at scr1_dp_memory.sv(28) has no driver File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_dp_memory.sv Line: 28
Info (12128): Elaborating entity "scr1_timer" for hierarchy "scr1_top_ahb:i_top|scr1_timer:i_timer" File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_top_ahb.sv Line: 306
Info (12128): Elaborating entity "scr1_imem_router" for hierarchy "scr1_top_ahb:i_top|scr1_imem_router:i_imem_router" File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_top_ahb.sv Line: 340
Info (10264): Verilog HDL Case Statement information at scr1_imem_router.sv(79): all case item expressions in this case statement are onehot File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_imem_router.sv Line: 79
Info (12128): Elaborating entity "scr1_dmem_router" for hierarchy "scr1_top_ahb:i_top|scr1_dmem_router:i_dmem_router" File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_top_ahb.sv Line: 420
Info (10264): Verilog HDL Case Statement information at scr1_dmem_router.sv(110): all case item expressions in this case statement are onehot File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_dmem_router.sv Line: 110
Info (12128): Elaborating entity "scr1_imem_ahb" for hierarchy "scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb" File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_top_ahb.sv Line: 445
Info (12128): Elaborating entity "scr1_dmem_ahb" for hierarchy "scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb" File: F:/proj/ssrv-fpga/fpga/scr1/top/scr1_top_ahb.sv Line: 475
Info (12128): Elaborating entity "ssrv_memory" for hierarchy "ssrv_memory:i_memory_tb" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 333
Warning (10036): Verilog HDL or VHDL warning at ssrv_memory.v(46): object "iport_ready" assigned a value but never read File: F:/proj/ssrv-fpga/fpga/test/ssrv_memory.v Line: 46
Warning (10036): Verilog HDL or VHDL warning at ssrv_memory.v(69): object "dnext_rd_en" assigned a value but never read File: F:/proj/ssrv-fpga/fpga/test/ssrv_memory.v Line: 69
Warning (10230): Verilog HDL assignment warning at ssrv_memory.v(44): truncated value with size 32 to match size of target (14) File: F:/proj/ssrv-fpga/fpga/test/ssrv_memory.v Line: 44
Warning (10230): Verilog HDL assignment warning at ssrv_memory.v(62): truncated value with size 32 to match size of target (14) File: F:/proj/ssrv-fpga/fpga/test/ssrv_memory.v Line: 62
Info (12128): Elaborating entity "dualram" for hierarchy "ssrv_memory:i_memory_tb|dualram:i_dram" File: F:/proj/ssrv-fpga/fpga/test/ssrv_memory.v Line: 144
Info (12128): Elaborating entity "altsyncram" for hierarchy "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component" File: F:/proj/ssrv-fpga/fpga/ram/dualram.v Line: 106
Info (12130): Elaborated megafunction instantiation "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component" File: F:/proj/ssrv-fpga/fpga/ram/dualram.v Line: 106
Info (12133): Instantiated megafunction "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component" with the following parameter: File: F:/proj/ssrv-fpga/fpga/ram/dualram.v Line: 106
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../ram/code.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ep2.tdf
    Info (12023): Found entity 1: altsyncram_4ep2 File: F:/proj/ssrv-fpga/fpga/DE2_115/db/altsyncram_4ep2.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_4ep2" for hierarchy "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated" File: c:/myprog/altera18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: F:/proj/ssrv-fpga/fpga/DE2_115/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|decode_jsa:decode2" File: F:/proj/ssrv-fpga/fpga/DE2_115/db/altsyncram_4ep2.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: F:/proj/ssrv-fpga/fpga/DE2_115/db/mux_gob.tdf Line: 22
Info (12128): Elaborating entity "mux_gob" for hierarchy "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|mux_gob:mux4" File: F:/proj/ssrv-fpga/fpga/DE2_115/db/altsyncram_4ep2.tdf Line: 57
Info (12128): Elaborating entity "rxtx" for hierarchy "rxtx:i_uart" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 364
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 28
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 28
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 28
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 28
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 28
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 28
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 28
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 45
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 45
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 45
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 45
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 45
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 45
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 45
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 45
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 58
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 59
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 60
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 61
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 65
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 66
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 66
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 66
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 66
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 81
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 82
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 84
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 89
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 93
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 100
    Warning (13040): bidirectional pin "ENET1_MDIO" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 119
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 142
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[16]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[17]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[18]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[19]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[20]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[21]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[22]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[23]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[24]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[25]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[26]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[27]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[28]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[29]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[30]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "DRAM_DQ[31]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 158
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 166
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 175
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 175
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 175
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 175
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 175
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 175
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 175
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 175
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 184
Info (13000): Registers with preset signals will power-up high File: F:/proj/ssrv-fpga/fpga/test/rxtx.v Line: 27
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 18
    Warning (13410): Pin "LEDG[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 21
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 21
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 21
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 21
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 21
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 21
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 21
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 21
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 21
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 22
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 34
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 34
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 34
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 34
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 34
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 34
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 34
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 35
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 35
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 35
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 35
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 35
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 35
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 35
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 36
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 36
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 36
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 36
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 36
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 36
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 36
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 37
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 37
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 37
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 37
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 37
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 37
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 37
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 38
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 38
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 38
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 38
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 38
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 38
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 38
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 39
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 39
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 39
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 39
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 39
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 39
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 39
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 40
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 40
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 40
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 40
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 40
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 40
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 40
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 41
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 41
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 41
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 41
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 41
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 41
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 41
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 44
    Warning (13410): Pin "LCD_EN" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 46
    Warning (13410): Pin "LCD_ON" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 47
    Warning (13410): Pin "LCD_RS" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 48
    Warning (13410): Pin "LCD_RW" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 49
    Warning (13410): Pin "UART_RTS" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 53
    Warning (13410): Pin "SD_CLK" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 64
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 70
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 70
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 70
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 70
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 70
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 70
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 70
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 70
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 71
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 72
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 73
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 73
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 73
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 73
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 73
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 73
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 73
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 73
    Warning (13410): Pin "VGA_HS" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 74
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 75
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 75
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 75
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 75
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 75
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 75
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 75
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 75
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 76
    Warning (13410): Pin "VGA_VS" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 77
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 83
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 85
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 88
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 92
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 96
    Warning (13410): Pin "ENET0_MDC" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 99
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 101
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 109
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 109
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 109
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 109
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 110
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 111
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 115
    Warning (13410): Pin "ENET1_MDC" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 118
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 120
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 128
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 128
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 128
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 128
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 129
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 130
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 136
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 140
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 140
    Warning (13410): Pin "OTG_CS_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 141
    Warning (13410): Pin "OTG_RD_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 144
    Warning (13410): Pin "OTG_RST_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 145
    Warning (13410): Pin "OTG_WE_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 146
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 152
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 152
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 152
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 152
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 152
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 152
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 152
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 152
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 152
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 152
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 152
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 152
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 152
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 153
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 153
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 154
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 155
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 156
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 157
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 159
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 159
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 159
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 159
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 160
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 161
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 164
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 165
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 167
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 168
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 169
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 170
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 173
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 174
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 176
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 177
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 179
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 180
Info (286030): Timing-Driven Synthesis is running
Info (17049): 53 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'DE2_115.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {i_clock|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 3 -duty_cycle 50.00 -name {i_clock|altpll_component|auto_generated|pll1|clk[0]} {i_clock|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {i_clock|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 500 -multiply_by 3 -duty_cycle 50.00 -name {i_clock|altpll_component|auto_generated|pll1|clk[1]} {i_clock|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000    CLOCK2_50
    Info (332111):   20.000    CLOCK3_50
    Info (332111):   20.000     CLOCK_50
    Info (332111):   33.333 i_clock|altpll_component|auto_generated|pll1|clk[0]
    Info (332111): 3333.333 i_clock|altpll_component|auto_generated|pll1|clk[1]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:20
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 66 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 13
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 14
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 17
    Warning (15610): No output dependent on input pin "KEY[1]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 25
    Warning (15610): No output dependent on input pin "KEY[2]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 25
    Warning (15610): No output dependent on input pin "KEY[3]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 25
    Warning (15610): No output dependent on input pin "SW[0]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[1]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[2]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[3]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[4]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[5]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[6]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[7]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[8]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[9]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[10]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[11]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[12]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[13]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[14]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[15]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[16]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "SW[17]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 31
    Warning (15610): No output dependent on input pin "UART_CTS" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 52
    Warning (15610): No output dependent on input pin "SD_WP_N" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 67
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 80
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 97
    Warning (15610): No output dependent on input pin "ENET0_LINK100" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 98
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 102
    Warning (15610): No output dependent on input pin "ENET0_RX_COL" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 103
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 104
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 105
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 105
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 105
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 105
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 106
    Warning (15610): No output dependent on input pin "ENET0_RX_ER" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 107
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 108
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 112
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 116
    Warning (15610): No output dependent on input pin "ENET1_LINK100" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 117
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 121
    Warning (15610): No output dependent on input pin "ENET1_RX_COL" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 122
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 123
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 124
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 124
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 124
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 124
    Warning (15610): No output dependent on input pin "ENET1_RX_DV" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 125
    Warning (15610): No output dependent on input pin "ENET1_RX_ER" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 126
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 127
    Warning (15610): No output dependent on input pin "TD_CLK27" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 133
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 134
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 134
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 134
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 134
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 134
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 134
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 134
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 134
    Warning (15610): No output dependent on input pin "TD_HS" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 135
    Warning (15610): No output dependent on input pin "TD_VS" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 137
    Warning (15610): No output dependent on input pin "OTG_INT" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 143
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 149
    Warning (15610): No output dependent on input pin "FL_RY" File: F:/proj/ssrv-fpga/fpga/DE2_115/de2_115.v Line: 178
Info (21057): Implemented 24997 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 69 input pins
    Info (21059): Implemented 228 output pins
    Info (21060): Implemented 139 bidirectional pins
    Info (21061): Implemented 24496 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 738 warnings
    Info: Peak virtual memory: 922 megabytes
    Info: Processing ended: Fri Mar 13 10:11:14 2020
    Info: Elapsed time: 00:03:43
    Info: Total CPU time (on all processors): 00:03:58


