vendor_name = ModelSim
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/bancoRegistradoresArqRegMem.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/ULA.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/somaConstante.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/registradorGenerico.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/processador.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/muxGenerico4x1.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/muxGenerico2x1.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/memoriaROM.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/memoriaRAM.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/logicaDesvio.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/flipFlop.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/edgeDetector.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/decoderInstru.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/decoderEnderecos.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/decoder3x8.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/conversorHex7Seg.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/buffer_3_state_mask.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/buffer_3_state_8portas.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/buffer_3_state.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/Proj1EntregaIntermediaria.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/db/Proj1EntregaIntermediaria.cmp.rdb
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/Waveform.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/DesComp/EntregaIntermediaria/Proj1EntregaIntermediaria_restored/db/Proj1EntregaIntermediaria.cbx.xml
design_name = Proj1EntregaIntermediaria
instance = comp, \HEX0[0]~output\, HEX0[0]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, Proj1EntregaIntermediaria, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, Proj1EntregaIntermediaria, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, Proj1EntregaIntermediaria, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, Proj1EntregaIntermediaria, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, Proj1EntregaIntermediaria, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, Proj1EntregaIntermediaria, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, Proj1EntregaIntermediaria, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, Proj1EntregaIntermediaria, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, Proj1EntregaIntermediaria, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, Proj1EntregaIntermediaria, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, Proj1EntregaIntermediaria, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, Proj1EntregaIntermediaria, 1
instance = comp, \PC_OUT[0]~output\, PC_OUT[0]~output, Proj1EntregaIntermediaria, 1
instance = comp, \PC_OUT[1]~output\, PC_OUT[1]~output, Proj1EntregaIntermediaria, 1
instance = comp, \PC_OUT[2]~output\, PC_OUT[2]~output, Proj1EntregaIntermediaria, 1
instance = comp, \PC_OUT[3]~output\, PC_OUT[3]~output, Proj1EntregaIntermediaria, 1
instance = comp, \PC_OUT[4]~output\, PC_OUT[4]~output, Proj1EntregaIntermediaria, 1
instance = comp, \PC_OUT[5]~output\, PC_OUT[5]~output, Proj1EntregaIntermediaria, 1
instance = comp, \PC_OUT[6]~output\, PC_OUT[6]~output, Proj1EntregaIntermediaria, 1
instance = comp, \PC_OUT[7]~output\, PC_OUT[7]~output, Proj1EntregaIntermediaria, 1
instance = comp, \PC_OUT[8]~output\, PC_OUT[8]~output, Proj1EntregaIntermediaria, 1
instance = comp, \CF~output\, CF~output, Proj1EntregaIntermediaria, 1
instance = comp, \SAIDA[0]~output\, SAIDA[0]~output, Proj1EntregaIntermediaria, 1
instance = comp, \SAIDA[1]~output\, SAIDA[1]~output, Proj1EntregaIntermediaria, 1
instance = comp, \SAIDA[2]~output\, SAIDA[2]~output, Proj1EntregaIntermediaria, 1
instance = comp, \SAIDA[3]~output\, SAIDA[3]~output, Proj1EntregaIntermediaria, 1
instance = comp, \SAIDA[4]~output\, SAIDA[4]~output, Proj1EntregaIntermediaria, 1
instance = comp, \SAIDA[5]~output\, SAIDA[5]~output, Proj1EntregaIntermediaria, 1
instance = comp, \SAIDA[6]~output\, SAIDA[6]~output, Proj1EntregaIntermediaria, 1
instance = comp, \SAIDA[7]~output\, SAIDA[7]~output, Proj1EntregaIntermediaria, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~14\, ROM1|memROM~14, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~15\, ROM1|memROM~15, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|incrementaPC|Add0~1\, PROCESSADOR|incrementaPC|Add0~1, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|incrementaPC|Add0~5\, PROCESSADOR|incrementaPC|Add0~5, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|incrementaPC|Add0~9\, PROCESSADOR|incrementaPC|Add0~9, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~7\, ROM1|memROM~7, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|incrementaPC|Add0~17\, PROCESSADOR|incrementaPC|Add0~17, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|incrementaPC|Add0~21\, PROCESSADOR|incrementaPC|Add0~21, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|incrementaPC|Add0~25\, PROCESSADOR|incrementaPC|Add0~25, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|REGRET|DOUT[6]\, PROCESSADOR|REGRET|DOUT[6], Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|MUXJUMP|saida_MUX[6]~6\, PROCESSADOR|MUXJUMP|saida_MUX[6]~6, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|PC|DOUT[6]\, PROCESSADOR|PC|DOUT[6], Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|incrementaPC|Add0~29\, PROCESSADOR|incrementaPC|Add0~29, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|REGRET|DOUT[7]\, PROCESSADOR|REGRET|DOUT[7], Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|MUXJUMP|saida_MUX[7]~7\, PROCESSADOR|MUXJUMP|saida_MUX[7]~7, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|PC|DOUT[7]\, PROCESSADOR|PC|DOUT[7], Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~5\, ROM1|memROM~5, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~6\, ROM1|memROM~6, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~10\, ROM1|memROM~10, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|DEC|Equal13~0\, PROCESSADOR|DEC|Equal13~0, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|DEC|Equal13~1\, PROCESSADOR|DEC|Equal13~1, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|DEC|saida[4]~2\, PROCESSADOR|DEC|saida[4]~2, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|DEC|saida[3]~1\, PROCESSADOR|DEC|saida[3]~1, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~16\, ROM1|memROM~16, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~21\, ROM1|memROM~21, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~17\, ROM1|memROM~17, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~183\, MEM|ram~183, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~18\, MEM|ram~18, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~187\, MEM|ram~187, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~188\, MEM|ram~188, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~26\, MEM|ram~26, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~193\, MEM|ram~193, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~34\, MEM|ram~34, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~199\, MEM|ram~199, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~42\, MEM|ram~42, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~158\, MEM|ram~158, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~184\, MEM|ram~184, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~50\, MEM|ram~50, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~189\, MEM|ram~189, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~58\, MEM|ram~58, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~194\, MEM|ram~194, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~195\, MEM|ram~195, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~66\, MEM|ram~66, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~200\, MEM|ram~200, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~74\, MEM|ram~74, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~159\, MEM|ram~159, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~185\, MEM|ram~185, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~82\, MEM|ram~82, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~190\, MEM|ram~190, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~191\, MEM|ram~191, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~90\, MEM|ram~90, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~196\, MEM|ram~196, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~98\, MEM|ram~98, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~201\, MEM|ram~201, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~106\, MEM|ram~106, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~160\, MEM|ram~160, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~186\, MEM|ram~186, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~114\, MEM|ram~114, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~192\, MEM|ram~192, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~122\, MEM|ram~122, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~197\, MEM|ram~197, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~198\, MEM|ram~198, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~130\, MEM|ram~130, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~202\, MEM|ram~202, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~138\, MEM|ram~138, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~161\, MEM|ram~161, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~162\, MEM|ram~162, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|MUX1|saida_MUX[3]~3\, PROCESSADOR|MUX1|saida_MUX[3]~3, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~20\, ROM1|memROM~20, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~17\, MEM|ram~17, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~49\, MEM|ram~49, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~81\, MEM|ram~81, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~113\, MEM|ram~113, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~153\, MEM|ram~153, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~25\, MEM|ram~25, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~57\, MEM|ram~57, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~89\, MEM|ram~89, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~121\, MEM|ram~121, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~154\, MEM|ram~154, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~33\, MEM|ram~33, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~65\, MEM|ram~65, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~97\, MEM|ram~97, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~129\, MEM|ram~129, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~155\, MEM|ram~155, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~41\, MEM|ram~41, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~73\, MEM|ram~73, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~105\, MEM|ram~105, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~137\, MEM|ram~137, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~156\, MEM|ram~156, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~157\, MEM|ram~157, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|MUX1|saida_MUX[2]~2\, PROCESSADOR|MUX1|saida_MUX[2]~2, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~19\, ROM1|memROM~19, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~16\, MEM|ram~16, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~24\, MEM|ram~24, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~32\, MEM|ram~32, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~40\, MEM|ram~40, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~148\, MEM|ram~148, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~48\, MEM|ram~48, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~56\, MEM|ram~56, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~64\, MEM|ram~64, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~72\, MEM|ram~72, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~149\, MEM|ram~149, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~80\, MEM|ram~80, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~88\, MEM|ram~88, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~96\, MEM|ram~96, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~104\, MEM|ram~104, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~150\, MEM|ram~150, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~112\, MEM|ram~112, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~120\, MEM|ram~120, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~128\, MEM|ram~128, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~136\, MEM|ram~136, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~151\, MEM|ram~151, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~152\, MEM|ram~152, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|MUX1|saida_MUX[1]~1\, PROCESSADOR|MUX1|saida_MUX[1]~1, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~0\, ROM1|memROM~0, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~18\, ROM1|memROM~18, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~15\, MEM|ram~15, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~47\, MEM|ram~47, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~79\, MEM|ram~79, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~111\, MEM|ram~111, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~143\, MEM|ram~143, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~23\, MEM|ram~23, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~55\, MEM|ram~55, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~87\, MEM|ram~87, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~119\, MEM|ram~119, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~144\, MEM|ram~144, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~31\, MEM|ram~31, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~63\, MEM|ram~63, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~95\, MEM|ram~95, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~127\, MEM|ram~127, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~145\, MEM|ram~145, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~39\, MEM|ram~39, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~71\, MEM|ram~71, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~103\, MEM|ram~103, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~135\, MEM|ram~135, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~146\, MEM|ram~146, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~147\, MEM|ram~147, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|MUX1|saida_MUX[0]~0\, PROCESSADOR|MUX1|saida_MUX[0]~0, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add0~1\, PROCESSADOR|ULA|Add0~1, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add1~34\, PROCESSADOR|ULA|Add1~34, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add1~5\, PROCESSADOR|ULA|Add1~5, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|saida[0]~0\, PROCESSADOR|ULA|saida[0]~0, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|DEC|saida[5]~3\, PROCESSADOR|DEC|saida[5]~3, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|BANCOREG|registrador~12\, PROCESSADOR|BANCOREG|registrador~12, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add0~5\, PROCESSADOR|ULA|Add0~5, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add1~9\, PROCESSADOR|ULA|Add1~9, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|saida[1]~1\, PROCESSADOR|ULA|saida[1]~1, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|BANCOREG|registrador~13\, PROCESSADOR|BANCOREG|registrador~13, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add0~9\, PROCESSADOR|ULA|Add0~9, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add1~13\, PROCESSADOR|ULA|Add1~13, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|saida[2]~2\, PROCESSADOR|ULA|saida[2]~2, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|BANCOREG|registrador~14\, PROCESSADOR|BANCOREG|registrador~14, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add0~13\, PROCESSADOR|ULA|Add0~13, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add1~17\, PROCESSADOR|ULA|Add1~17, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|saida[3]~3\, PROCESSADOR|ULA|saida[3]~3, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|BANCOREG|registrador~15\, PROCESSADOR|BANCOREG|registrador~15, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add1~21\, PROCESSADOR|ULA|Add1~21, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add0~17\, PROCESSADOR|ULA|Add0~17, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|saida[4]~16\, PROCESSADOR|ULA|saida[4]~16, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|BANCOREG|registrador~16\, PROCESSADOR|BANCOREG|registrador~16, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~19\, MEM|ram~19, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~51\, MEM|ram~51, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~83\, MEM|ram~83, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~115\, MEM|ram~115, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~163\, MEM|ram~163, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~27\, MEM|ram~27, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~59\, MEM|ram~59, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~91\, MEM|ram~91, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~123\, MEM|ram~123, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~164\, MEM|ram~164, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~35\, MEM|ram~35, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~67\, MEM|ram~67, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~99\, MEM|ram~99, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~131\, MEM|ram~131, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~165\, MEM|ram~165, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~43\, MEM|ram~43, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~75\, MEM|ram~75, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~107\, MEM|ram~107, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~139\, MEM|ram~139, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~166\, MEM|ram~166, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~167\, MEM|ram~167, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add1~25\, PROCESSADOR|ULA|Add1~25, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add0~21\, PROCESSADOR|ULA|Add0~21, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|saida[5]~12\, PROCESSADOR|ULA|saida[5]~12, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|BANCOREG|registrador~17\, PROCESSADOR|BANCOREG|registrador~17, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~20\, MEM|ram~20, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~28\, MEM|ram~28, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~36\, MEM|ram~36, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~44\, MEM|ram~44, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~168\, MEM|ram~168, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~52\, MEM|ram~52, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~60\, MEM|ram~60, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~68\, MEM|ram~68, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~76\, MEM|ram~76, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~169\, MEM|ram~169, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~84\, MEM|ram~84, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~92\, MEM|ram~92, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~100\, MEM|ram~100, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~108\, MEM|ram~108, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~170\, MEM|ram~170, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~116\, MEM|ram~116, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~124\, MEM|ram~124, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~132\, MEM|ram~132, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~140\, MEM|ram~140, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~171\, MEM|ram~171, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~172\, MEM|ram~172, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add1~29\, PROCESSADOR|ULA|Add1~29, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add0~25\, PROCESSADOR|ULA|Add0~25, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|saida[6]~8\, PROCESSADOR|ULA|saida[6]~8, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|BANCOREG|registrador~18\, PROCESSADOR|BANCOREG|registrador~18, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~21\, MEM|ram~21, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~53\, MEM|ram~53, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~85\, MEM|ram~85, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~117\, MEM|ram~117, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~173\, MEM|ram~173, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~29\, MEM|ram~29, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~61\, MEM|ram~61, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~93\, MEM|ram~93, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~125\, MEM|ram~125, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~174\, MEM|ram~174, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~37\, MEM|ram~37, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~69\, MEM|ram~69, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~101\, MEM|ram~101, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~133\, MEM|ram~133, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~175\, MEM|ram~175, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~45\, MEM|ram~45, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~77\, MEM|ram~77, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~109\, MEM|ram~109, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~141\, MEM|ram~141, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~176\, MEM|ram~176, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~177\, MEM|ram~177, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add0~29\, PROCESSADOR|ULA|Add0~29, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|saida[7]~4\, PROCESSADOR|ULA|saida[7]~4, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|BANCOREG|registrador~19\, PROCESSADOR|BANCOREG|registrador~19, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~22\, MEM|ram~22, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~30\, MEM|ram~30, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~38\, MEM|ram~38, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~46\, MEM|ram~46, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~178\, MEM|ram~178, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~54\, MEM|ram~54, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~62\, MEM|ram~62, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~70\, MEM|ram~70, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~78\, MEM|ram~78, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~179\, MEM|ram~179, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~86\, MEM|ram~86, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~94\, MEM|ram~94, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~102\, MEM|ram~102, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~110\, MEM|ram~110, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~180\, MEM|ram~180, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~118\, MEM|ram~118, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~126\, MEM|ram~126, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~134\, MEM|ram~134, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~142\, MEM|ram~142, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~181\, MEM|ram~181, Proj1EntregaIntermediaria, 1
instance = comp, \MEM|ram~182\, MEM|ram~182, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|ULA|Add1~1\, PROCESSADOR|ULA|Add1~1, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|FFZ|DOUT~1\, PROCESSADOR|FFZ|DOUT~1, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|FFZ|DOUT~2\, PROCESSADOR|FFZ|DOUT~2, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|FFZ|DOUT~0\, PROCESSADOR|FFZ|DOUT~0, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|FFZ|DOUT\, PROCESSADOR|FFZ|DOUT, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|LOG_DESVIO|saida[0]~0\, PROCESSADOR|LOG_DESVIO|saida[0]~0, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|REGRET|DOUT[5]\, PROCESSADOR|REGRET|DOUT[5], Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|MUXJUMP|saida_MUX[5]~5\, PROCESSADOR|MUXJUMP|saida_MUX[5]~5, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|PC|DOUT[5]\, PROCESSADOR|PC|DOUT[5], Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~8\, ROM1|memROM~8, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~9\, ROM1|memROM~9, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|DEC|Equal13~2\, PROCESSADOR|DEC|Equal13~2, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|REGRET|DOUT[2]\, PROCESSADOR|REGRET|DOUT[2], Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|MUXJUMP|saida_MUX[2]~2\, PROCESSADOR|MUXJUMP|saida_MUX[2]~2, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|PC|DOUT[2]\, PROCESSADOR|PC|DOUT[2], Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~12\, ROM1|memROM~12, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~13\, ROM1|memROM~13, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|REGRET|DOUT[1]\, PROCESSADOR|REGRET|DOUT[1], Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|MUXJUMP|saida_MUX[1]~1\, PROCESSADOR|MUXJUMP|saida_MUX[1]~1, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|PC|DOUT[1]\, PROCESSADOR|PC|DOUT[1], Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~3\, ROM1|memROM~3, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~4\, ROM1|memROM~4, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|FFLT|DOUT~0\, PROCESSADOR|FFLT|DOUT~0, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|FFLT|DOUT\, PROCESSADOR|FFLT|DOUT, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|PC|DOUT[0]~0\, PROCESSADOR|PC|DOUT[0]~0, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|incrementaPC|Add0~13\, PROCESSADOR|incrementaPC|Add0~13, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|REGRET|DOUT[3]\, PROCESSADOR|REGRET|DOUT[3], Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|MUXJUMP|saida_MUX[3]~3\, PROCESSADOR|MUXJUMP|saida_MUX[3]~3, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|PC|DOUT[3]\, PROCESSADOR|PC|DOUT[3], Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|REGRET|DOUT[4]\, PROCESSADOR|REGRET|DOUT[4], Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|MUXJUMP|saida_MUX[4]~4\, PROCESSADOR|MUXJUMP|saida_MUX[4]~4, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|PC|DOUT[4]\, PROCESSADOR|PC|DOUT[4], Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~1\, ROM1|memROM~1, Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~11\, ROM1|memROM~11, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|DEC|saida[9]~0\, PROCESSADOR|DEC|saida[9]~0, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|incrementaPC|Add0~33\, PROCESSADOR|incrementaPC|Add0~33, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|REGRET|DOUT[8]\, PROCESSADOR|REGRET|DOUT[8], Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|MUXJUMP|saida_MUX[8]~8\, PROCESSADOR|MUXJUMP|saida_MUX[8]~8, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|PC|DOUT[8]\, PROCESSADOR|PC|DOUT[8], Proj1EntregaIntermediaria, 1
instance = comp, \ROM1|memROM~2\, ROM1|memROM~2, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|REGRET|DOUT[0]\, PROCESSADOR|REGRET|DOUT[0], Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|MUXJUMP|saida_MUX[0]~0\, PROCESSADOR|MUXJUMP|saida_MUX[0]~0, Proj1EntregaIntermediaria, 1
instance = comp, \PROCESSADOR|PC|DOUT[0]\, PROCESSADOR|PC|DOUT[0], Proj1EntregaIntermediaria, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, Proj1EntregaIntermediaria, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, Proj1EntregaIntermediaria, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, Proj1EntregaIntermediaria, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, Proj1EntregaIntermediaria, 1
instance = comp, \FPGA_RESET_N~input\, FPGA_RESET_N~input, Proj1EntregaIntermediaria, 1
instance = comp, \SW[0]~input\, SW[0]~input, Proj1EntregaIntermediaria, 1
instance = comp, \SW[1]~input\, SW[1]~input, Proj1EntregaIntermediaria, 1
instance = comp, \SW[2]~input\, SW[2]~input, Proj1EntregaIntermediaria, 1
instance = comp, \SW[3]~input\, SW[3]~input, Proj1EntregaIntermediaria, 1
instance = comp, \SW[4]~input\, SW[4]~input, Proj1EntregaIntermediaria, 1
instance = comp, \SW[5]~input\, SW[5]~input, Proj1EntregaIntermediaria, 1
instance = comp, \SW[6]~input\, SW[6]~input, Proj1EntregaIntermediaria, 1
instance = comp, \SW[7]~input\, SW[7]~input, Proj1EntregaIntermediaria, 1
instance = comp, \SW[8]~input\, SW[8]~input, Proj1EntregaIntermediaria, 1
instance = comp, \SW[9]~input\, SW[9]~input, Proj1EntregaIntermediaria, 1
