// Seed: 3451433278
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    output tri   id_2,
    output tri1  id_3
);
  wire id_5;
  wire id_6;
  assign id_5 = id_1;
  assign module_1.id_1 = 0;
  logic id_7;
endmodule
module module_1 (
    input tri id_0,
    output wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wand id_5
    , id_13,
    input wire id_6,
    input wor id_7,
    input wand id_8,
    input tri id_9,
    input wand id_10
    , id_14,
    output uwire id_11
);
  logic \id_15 = id_14 == id_4;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_11,
      id_2
  );
endmodule
