#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sun May 27 23:31:13 2018
# Process ID: 19336
# Current directory: C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/impl/VGA-Controler.runs/synth_2
# Command line: vivado.exe -log vga_controler_top.vds -mode batch -messageDb vivado.pb -notrace -source vga_controler_top.tcl
# Log file: C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/impl/VGA-Controler.runs/synth_2/vga_controler_top.vds
# Journal file: C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/impl/VGA-Controler.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source vga_controler_top.tcl -notrace
Command: synth_design -top vga_controler_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 268.191 ; gain = 61.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_controler_top' [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/top_struc.vhd:5]
INFO: [Synth 8-3491] module 'io_ctrl' declared at 'C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/io_ctrl_.vhd:5' bound to instance 'i_io_ctrl' of component 'io_ctrl' [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/top_struc.vhd:68]
INFO: [Synth 8-638] synthesizing module 'io_ctrl' [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/io_ctrl_rtl.vhd:5]
INFO: [Synth 8-256] done synthesizing module 'io_ctrl' (1#1) [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/io_ctrl_rtl.vhd:5]
INFO: [Synth 8-3491] module 'vga_ctrl' declared at 'C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/vga_ctrl_.vhd:5' bound to instance 'i_vga_ctrl' of component 'vga_ctrl' [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/top_struc.vhd:80]
INFO: [Synth 8-638] synthesizing module 'vga_ctrl' [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/vga_ctrl_rtl.vhd:5]
INFO: [Synth 8-256] done synthesizing module 'vga_ctrl' (2#1) [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/vga_ctrl_rtl.vhd:5]
	Parameter loadout_g bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'content_ctrl' declared at 'C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/content_ctrl_.vhd:7' bound to instance 'i_content_ctrl' of component 'content_ctrl' [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/top_struc.vhd:98]
INFO: [Synth 8-638] synthesizing module 'content_ctrl' [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/content_ctrl_rtl.vhd:5]
INFO: [Synth 8-3491] module 'MU1' declared at 'C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/impl/VGA-Controler.runs/synth_2/.Xil/Vivado-19336-volly-SF/realtime/MU1_stub.vhdl:5' bound to instance 'i_mu1' of component 'MU1' [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/content_ctrl_rtl.vhd:32]
INFO: [Synth 8-638] synthesizing module 'MU1' [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/impl/VGA-Controler.runs/synth_2/.Xil/Vivado-19336-volly-SF/realtime/MU1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'MU2' declared at 'C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/impl/VGA-Controler.runs/synth_2/.Xil/Vivado-19336-volly-SF/realtime/MU2_stub.vhdl:5' bound to instance 'i_mu2' of component 'MU2' [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/content_ctrl_rtl.vhd:38]
INFO: [Synth 8-638] synthesizing module 'MU2' [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/impl/VGA-Controler.runs/synth_2/.Xil/Vivado-19336-volly-SF/realtime/MU2_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'content_ctrl' (3#1) [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/content_ctrl_rtl.vhd:5]
INFO: [Synth 8-256] done synthesizing module 'vga_controler_top' (4#1) [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/top_struc.vhd:5]
WARNING: [Synth 8-3331] design content_ctrl has unconnected port swsync_i[12]
WARNING: [Synth 8-3331] design content_ctrl has unconnected port swsync_i[11]
WARNING: [Synth 8-3331] design content_ctrl has unconnected port swsync_i[10]
WARNING: [Synth 8-3331] design content_ctrl has unconnected port swsync_i[9]
WARNING: [Synth 8-3331] design content_ctrl has unconnected port swsync_i[8]
WARNING: [Synth 8-3331] design content_ctrl has unconnected port swsync_i[7]
WARNING: [Synth 8-3331] design content_ctrl has unconnected port swsync_i[6]
WARNING: [Synth 8-3331] design content_ctrl has unconnected port swsync_i[5]
WARNING: [Synth 8-3331] design content_ctrl has unconnected port swsync_i[4]
WARNING: [Synth 8-3331] design content_ctrl has unconnected port swsync_i[3]
WARNING: [Synth 8-3331] design content_ctrl has unconnected port swsync_i[2]
WARNING: [Synth 8-3331] design content_ctrl has unconnected port swsync_i[1]
WARNING: [Synth 8-3331] design content_ctrl has unconnected port swsync_i[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 305.563 ; gain = 98.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 305.563 ; gain = 98.785
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'MU1' instantiated as 'i_content_ctrl/i_mu1' [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/content_ctrl_rtl.vhd:32]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'MU2' instantiated as 'i_content_ctrl/i_mu2' [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/content_ctrl_rtl.vhd:38]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/impl/VGA-Controler.runs/synth_2/.Xil/Vivado-19336-volly-SF/dcp/MU1_in_context.xdc] for cell 'i_content_ctrl/i_mu1'
Finished Parsing XDC File [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/impl/VGA-Controler.runs/synth_2/.Xil/Vivado-19336-volly-SF/dcp/MU1_in_context.xdc] for cell 'i_content_ctrl/i_mu1'
Parsing XDC File [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/impl/VGA-Controler.runs/synth_2/.Xil/Vivado-19336-volly-SF/dcp_2/MU2_in_context.xdc] for cell 'i_content_ctrl/i_mu2'
Finished Parsing XDC File [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/impl/VGA-Controler.runs/synth_2/.Xil/Vivado-19336-volly-SF/dcp_2/MU2_in_context.xdc] for cell 'i_content_ctrl/i_mu2'
Parsing XDC File [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/impl/VGA-Controler.srcs/constrs_1/new/VGA-Contrler-constrs.xdc]
Finished Parsing XDC File [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/impl/VGA-Controler.srcs/constrs_1/new/VGA-Contrler-constrs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/impl/VGA-Controler.srcs/constrs_1/new/VGA-Contrler-constrs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_controler_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_controler_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 598.648 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_content_ctrl/i_mu1' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'i_content_ctrl/i_mu2' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 598.648 ; gain = 391.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 598.648 ; gain = 391.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 598.648 ; gain = 391.871
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/content_ctrl_rtl.vhd:126]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/content_ctrl_rtl.vhd:126]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/content_ctrl_rtl.vhd:126]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/content_ctrl_rtl.vhd:126]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/content_ctrl_rtl.vhd:126]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Paul/Desktop/Technikum/4_Semester/CHD/VGA-Controler/vhdl/content_ctrl_rtl.vhd:126]
INFO: [Synth 8-5545] ROM "x_mov1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_mov1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 598.648 ; gain = 391.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   4 Input      9 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module io_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module vga_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module content_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 598.648 ; gain = 391.871
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "i_content_ctrl/x_mov1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "i_content_ctrl/y_mov1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 598.648 ; gain = 391.871
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 598.648 ; gain = 391.871

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/v_pos_o_reg[9]' (FDCE) to 'i_vga_ctrl/v_pos_o_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/v_pos_o_reg[10]' (FDCE) to 'i_vga_ctrl/v_pos_o_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_vga_ctrl/v_pos_o_reg[11] )
INFO: [Synth 8-3886] merging instance 'i_vga_ctrl/h_pos_o_reg[10]' (FDCE) to 'i_vga_ctrl/h_pos_o_reg[11]'
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.s_swsync_db_reg[12]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.s_swsync_db_reg[11]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.s_swsync_db_reg[10]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.s_swsync_db_reg[9]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.s_swsync_db_reg[8]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.s_swsync_db_reg[7]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.s_swsync_db_reg[6]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.s_swsync_db_reg[5]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.s_swsync_db_reg[4]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.s_swsync_db_reg[3]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.s_swsync_db_reg[2]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.s_swsync_db_reg[1]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.s_swsync_db_reg[0]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.swsync_o_reg[12]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.swsync_o_reg[11]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.swsync_o_reg[10]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.swsync_o_reg[9]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.swsync_o_reg[8]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.swsync_o_reg[7]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.swsync_o_reg[6]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.swsync_o_reg[5]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.swsync_o_reg[4]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.swsync_o_reg[3]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.swsync_o_reg[2]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.swsync_o_reg[1]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_io_ctrl/b_i_sync.swsync_o_reg[0]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_vga_ctrl/v_pos_o_reg[11]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_vga_ctrl/v_pos_o_reg[10]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_vga_ctrl/v_pos_o_reg[9]) is unused and will be removed from module vga_controler_top.
WARNING: [Synth 8-3332] Sequential element (i_vga_ctrl/h_pos_o_reg[10]) is unused and will be removed from module vga_controler_top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 598.648 ; gain = 391.871
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 598.648 ; gain = 391.871

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 598.648 ; gain = 391.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 598.648 ; gain = 391.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 602.449 ; gain = 395.672
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 602.449 ; gain = 395.672

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 602.449 ; gain = 395.672
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 602.449 ; gain = 395.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 602.449 ; gain = 395.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 602.449 ; gain = 395.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 602.449 ; gain = 395.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 602.449 ; gain = 395.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 602.449 ; gain = 395.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MU1           |         1|
|2     |MU2           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |MU1_bbox |     1|
|2     |MU2_bbox |     1|
|3     |BUFG     |     1|
|4     |CARRY4   |    90|
|5     |LUT1     |    92|
|6     |LUT2     |   164|
|7     |LUT3     |    96|
|8     |LUT4     |    69|
|9     |LUT5     |    80|
|10    |LUT6     |   108|
|11    |MUXF7    |     2|
|12    |FDCE     |   180|
|13    |FDPE     |     6|
|14    |FDRE     |    14|
|15    |IBUF     |     9|
|16    |OBUF     |    14|
+------+---------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |   949|
|2     |  i_content_ctrl |content_ctrl |   377|
|3     |  i_io_ctrl      |io_ctrl      |   281|
|4     |  i_vga_ctrl     |vga_ctrl     |   267|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 602.449 ; gain = 395.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 602.449 ; gain = 102.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 602.449 ; gain = 395.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 602.449 ; gain = 395.672
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 602.449 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 27 23:32:08 2018...
