#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11c4d00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11c4aa0 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x11d32a0 .functor NOT 1, L_0x1212700, C4<0>, C4<0>, C4<0>;
L_0x12124e0 .functor XOR 298, L_0x1212250, L_0x1212410, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x12125f0 .functor XOR 298, L_0x12124e0, L_0x1212550, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x120f770_0 .net *"_ivl_10", 297 0, L_0x12124e0;  1 drivers
v0x120f870_0 .net *"_ivl_12", 297 0, L_0x1212550;  1 drivers
v0x120f950_0 .net *"_ivl_14", 297 0, L_0x12125f0;  1 drivers
v0x120fa10_0 .net *"_ivl_4", 297 0, L_0x12121b0;  1 drivers
v0x120faf0_0 .net *"_ivl_6", 297 0, L_0x1212250;  1 drivers
v0x120fc20_0 .net *"_ivl_8", 297 0, L_0x1212410;  1 drivers
v0x120fd00_0 .var "clk", 0 0;
v0x120fda0_0 .net "in", 99 0, v0x120e1f0_0;  1 drivers
v0x120fe40_0 .net "out_any_dut", 99 1, L_0x12120c0;  1 drivers
v0x120ffb0_0 .net "out_any_ref", 99 1, L_0x1210da0;  1 drivers
v0x1210070_0 .net "out_both_dut", 98 0, L_0x12116b0;  1 drivers
v0x1210140_0 .net "out_both_ref", 98 0, L_0x1210990;  1 drivers
v0x1210210_0 .net "out_different_dut", 99 0, L_0x1211c60;  1 drivers
v0x12102e0_0 .net "out_different_ref", 99 0, L_0x1211300;  1 drivers
v0x12103b0_0 .var/2u "stats1", 287 0;
v0x1210470_0 .var/2u "strobe", 0 0;
v0x1210530_0 .net "tb_match", 0 0, L_0x1212700;  1 drivers
v0x1210600_0 .net "tb_mismatch", 0 0, L_0x11d32a0;  1 drivers
E_0x11d7750/0 .event negedge, v0x120e110_0;
E_0x11d7750/1 .event posedge, v0x120e110_0;
E_0x11d7750 .event/or E_0x11d7750/0, E_0x11d7750/1;
L_0x12120c0 .part L_0x12117f0, 0, 99;
L_0x12121b0 .concat [ 100 99 99 0], L_0x1211300, L_0x1210da0, L_0x1210990;
L_0x1212250 .concat [ 100 99 99 0], L_0x1211300, L_0x1210da0, L_0x1210990;
L_0x1212410 .concat [ 100 99 99 0], L_0x1211c60, L_0x12120c0, L_0x12116b0;
L_0x1212550 .concat [ 100 99 99 0], L_0x1211300, L_0x1210da0, L_0x1210990;
L_0x1212700 .cmp/eeq 298, L_0x12121b0, L_0x12125f0;
S_0x11c48a0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x11c4aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x12108d0 .functor AND 100, v0x120e1f0_0, L_0x1210790, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x1210ce0 .functor OR 100, v0x120e1f0_0, L_0x1210ba0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1211300 .functor XOR 100, v0x120e1f0_0, L_0x12111c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x11de390_0 .net *"_ivl_1", 98 0, L_0x12106f0;  1 drivers
v0x120d180_0 .net *"_ivl_11", 98 0, L_0x1210ad0;  1 drivers
v0x120d260_0 .net *"_ivl_12", 99 0, L_0x1210ba0;  1 drivers
L_0x7fc561adc060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120d320_0 .net *"_ivl_15", 0 0, L_0x7fc561adc060;  1 drivers
v0x120d400_0 .net *"_ivl_16", 99 0, L_0x1210ce0;  1 drivers
v0x120d530_0 .net *"_ivl_2", 99 0, L_0x1210790;  1 drivers
v0x120d610_0 .net *"_ivl_21", 0 0, L_0x1210f20;  1 drivers
v0x120d6f0_0 .net *"_ivl_23", 98 0, L_0x12110d0;  1 drivers
v0x120d7d0_0 .net *"_ivl_24", 99 0, L_0x12111c0;  1 drivers
L_0x7fc561adc018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120d940_0 .net *"_ivl_5", 0 0, L_0x7fc561adc018;  1 drivers
v0x120da20_0 .net *"_ivl_6", 99 0, L_0x12108d0;  1 drivers
v0x120db00_0 .net "in", 99 0, v0x120e1f0_0;  alias, 1 drivers
v0x120dbe0_0 .net "out_any", 99 1, L_0x1210da0;  alias, 1 drivers
v0x120dcc0_0 .net "out_both", 98 0, L_0x1210990;  alias, 1 drivers
v0x120dda0_0 .net "out_different", 99 0, L_0x1211300;  alias, 1 drivers
L_0x12106f0 .part v0x120e1f0_0, 1, 99;
L_0x1210790 .concat [ 99 1 0 0], L_0x12106f0, L_0x7fc561adc018;
L_0x1210990 .part L_0x12108d0, 0, 99;
L_0x1210ad0 .part v0x120e1f0_0, 1, 99;
L_0x1210ba0 .concat [ 99 1 0 0], L_0x1210ad0, L_0x7fc561adc060;
L_0x1210da0 .part L_0x1210ce0, 0, 99;
L_0x1210f20 .part v0x120e1f0_0, 0, 1;
L_0x12110d0 .part v0x120e1f0_0, 1, 99;
L_0x12111c0 .concat [ 99 1 0 0], L_0x12110d0, L_0x1210f20;
S_0x120df00 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x11c4aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0x120e110_0 .net "clk", 0 0, v0x120fd00_0;  1 drivers
v0x120e1f0_0 .var "in", 99 0;
v0x120e2b0_0 .net "tb_match", 0 0, L_0x1212700;  alias, 1 drivers
E_0x11d72d0 .event posedge, v0x120e110_0;
E_0x11d7be0 .event negedge, v0x120e110_0;
S_0x120e3b0 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x11c4aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 100 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0x12115f0 .functor AND 100, v0x120e1f0_0, L_0x12114b0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0x12117f0 .functor BUFZ 100, v0x120e1f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1211a70 .functor XOR 100, v0x120e1f0_0, L_0x1211930, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1211f30 .functor XOR 1, L_0x1211da0, L_0x1211e90, C4<0>, C4<0>;
v0x120e620_0 .net *"_ivl_1", 98 0, L_0x1211410;  1 drivers
v0x120e6e0_0 .net *"_ivl_15", 98 0, L_0x1211860;  1 drivers
v0x120e7c0_0 .net *"_ivl_16", 99 0, L_0x1211930;  1 drivers
L_0x7fc561adc0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120e8b0_0 .net *"_ivl_19", 0 0, L_0x7fc561adc0f0;  1 drivers
v0x120e990_0 .net *"_ivl_2", 99 0, L_0x12114b0;  1 drivers
v0x120eac0_0 .net *"_ivl_20", 99 0, L_0x1211a70;  1 drivers
v0x120eba0_0 .net *"_ivl_23", 98 0, L_0x1211b30;  1 drivers
v0x120ec80_0 .net *"_ivl_28", 0 0, L_0x1211da0;  1 drivers
v0x120ed60_0 .net *"_ivl_30", 0 0, L_0x1211e90;  1 drivers
v0x120eed0_0 .net *"_ivl_31", 0 0, L_0x1211f30;  1 drivers
L_0x7fc561adc0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120efb0_0 .net *"_ivl_5", 0 0, L_0x7fc561adc0a8;  1 drivers
v0x120f090_0 .net *"_ivl_6", 99 0, L_0x12115f0;  1 drivers
v0x120f170_0 .net "in", 99 0, v0x120e1f0_0;  alias, 1 drivers
v0x120f230_0 .net "out_any", 99 0, L_0x12117f0;  1 drivers
v0x120f310_0 .net "out_both", 98 0, L_0x12116b0;  alias, 1 drivers
v0x120f3f0_0 .net "out_different", 99 0, L_0x1211c60;  alias, 1 drivers
L_0x1211410 .part v0x120e1f0_0, 1, 99;
L_0x12114b0 .concat [ 99 1 0 0], L_0x1211410, L_0x7fc561adc0a8;
L_0x12116b0 .part L_0x12115f0, 0, 99;
L_0x1211860 .part v0x120e1f0_0, 1, 99;
L_0x1211930 .concat [ 99 1 0 0], L_0x1211860, L_0x7fc561adc0f0;
L_0x1211b30 .part L_0x1211a70, 0, 99;
L_0x1211c60 .concat8 [ 1 99 0 0], L_0x1211f30, L_0x1211b30;
L_0x1211da0 .part v0x120e1f0_0, 0, 1;
L_0x1211e90 .part v0x120e1f0_0, 99, 1;
S_0x120f550 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x11c4aa0;
 .timescale -12 -12;
E_0x11c1a20 .event anyedge, v0x1210470_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1210470_0;
    %nor/r;
    %assign/vec4 v0x1210470_0, 0;
    %wait E_0x11c1a20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x120df00;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x120e1f0_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11d7be0;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x120e1f0_0, 0;
    %wait E_0x11d72d0;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0x120e1f0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x11c4aa0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120fd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1210470_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x11c4aa0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x120fd00_0;
    %inv;
    %store/vec4 v0x120fd00_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x11c4aa0;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0x120e110_0, v0x1210600_0, v0x120fda0_0, v0x1210140_0, v0x1210070_0, v0x120ffb0_0, v0x120fe40_0, v0x12102e0_0, v0x1210210_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x11c4aa0;
T_5 ;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x11c4aa0;
T_6 ;
    %wait E_0x11d7750;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12103b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12103b0_0, 4, 32;
    %load/vec4 v0x1210530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12103b0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12103b0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12103b0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1210140_0;
    %load/vec4 v0x1210140_0;
    %load/vec4 v0x1210070_0;
    %xor;
    %load/vec4 v0x1210140_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12103b0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12103b0_0, 4, 32;
T_6.4 ;
    %load/vec4 v0x120ffb0_0;
    %load/vec4 v0x120ffb0_0;
    %load/vec4 v0x120fe40_0;
    %xor;
    %load/vec4 v0x120ffb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12103b0_0, 4, 32;
T_6.10 ;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12103b0_0, 4, 32;
T_6.8 ;
    %load/vec4 v0x12102e0_0;
    %load/vec4 v0x12102e0_0;
    %load/vec4 v0x1210210_0;
    %xor;
    %load/vec4 v0x12102e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12103b0_0, 4, 32;
T_6.14 ;
    %load/vec4 v0x12103b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12103b0_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/machine/gatesv100/iter1/response3/top_module.sv";
