Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Aug  9 22:26:50 2020
| Host         : DESKTOP-RSCA5E9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ARMSOC_TOP_with_busmatrix_timing_summary_routed.rpt -rpx ARMSOC_TOP_with_busmatrix_timing_summary_routed.rpx -warn_on_violation
| Design       : ARMSOC_TOP_with_busmatrix
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CAM_HREF (HIGH)

 There are 23735 register/latch pins with no clock driven by root clock pin: clk_div_cnt_reg[0]/Q (HIGH)

 There are 146 register/latch pins with no clock driven by root clock pin: clk_div_cnt_reg[1]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: pclkg_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cmsdk_ahb_to_apb/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cmsdk_ahb_to_apb/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_cmsdk_ahb_to_apb/FSM_sequential_state_reg_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_custom_ahb_busmatrix/u_custom_busmatrixoutputm1_1/slave_sel_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 62968 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.252        0.000                      0                  971        0.119        0.000                      0                  953        4.500        0.000                       0                   473  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
cam_pclk_pin  {0.000 20.000}     40.000          25.000          
dbg_tck_pin   {0.000 10.000}     20.000          50.000          
sys_clk_pin   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cam_pclk_pin       35.110        0.000                      0                  200        0.119        0.000                      0                  200       19.020        0.000                       0                   116  
dbg_tck_pin         6.722        0.000                      0                  444        0.146        0.000                      0                  444        9.500        0.000                       0                   328  
sys_clk_pin         6.252        0.000                      0                   28        0.292        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              cam_pclk_pin      998.841        0.000                      0                    9                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  dbg_tck_pin        dbg_tck_pin              6.613        0.000                      0                  281        0.623        0.000                      0                  281  
**default**        cam_pclk_pin                               38.707        0.000                      0                    9                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk_pin
  To Clock:  cam_pclk_pin

Setup :            0  Failing Endpoints,  Worst Slack       35.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.110ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/cam_d_low_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam_pclk_pin rise@40.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.704ns (16.261%)  route 3.625ns (83.739%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 45.174 - 40.000 ) 
    Source Clock Delay      (SCD):    5.656ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.468     3.935    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.031 r  pclk_BUFG/O
                         net (fo=115, routed)         1.625     5.656    u_AHB_DCMI/pclk_buf
    SLICE_X40Y104        FDRE                                         r  u_AHB_DCMI/cam_d_low_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     6.112 r  u_AHB_DCMI/cam_d_low_byte_reg/Q
                         net (fo=14, routed)          1.081     7.193    u_AHB_DCMI/cam_d_low_byte
    SLICE_X40Y104        LUT6 (Prop_lut6_I2_O)        0.124     7.317 r  u_AHB_DCMI/u_fifo_for_dcmi_i_1/O
                         net (fo=3, routed)           1.140     8.457    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X31Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.581 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=31, routed)          1.404     9.985    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB18_X0Y42         RAMB18E1                                     r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     40.000    40.000 r  
    G17                                               0.000    40.000 r  PCLK (IN)
                         net (fo=0)                   0.000    40.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.396    41.396 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.134    43.530    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.621 r  pclk_BUFG/O
                         net (fo=115, routed)         1.553    45.174    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y42         RAMB18E1                                     r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.488    45.662    
                         clock uncertainty           -0.035    45.627    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    45.095    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.095    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                 35.110    

Slack (MET) :             35.203ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/cam_d_low_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam_pclk_pin rise@40.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 0.704ns (16.618%)  route 3.532ns (83.382%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 45.174 - 40.000 ) 
    Source Clock Delay      (SCD):    5.656ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.468     3.935    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.031 r  pclk_BUFG/O
                         net (fo=115, routed)         1.625     5.656    u_AHB_DCMI/pclk_buf
    SLICE_X40Y104        FDRE                                         r  u_AHB_DCMI/cam_d_low_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     6.112 r  u_AHB_DCMI/cam_d_low_byte_reg/Q
                         net (fo=14, routed)          1.081     7.193    u_AHB_DCMI/cam_d_low_byte
    SLICE_X40Y104        LUT6 (Prop_lut6_I2_O)        0.124     7.317 r  u_AHB_DCMI/u_fifo_for_dcmi_i_1/O
                         net (fo=3, routed)           1.140     8.457    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X31Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.581 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=31, routed)          1.311     9.892    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB18_X0Y42         RAMB18E1                                     r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     40.000    40.000 r  
    G17                                               0.000    40.000 r  PCLK (IN)
                         net (fo=0)                   0.000    40.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.396    41.396 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.134    43.530    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.621 r  pclk_BUFG/O
                         net (fo=115, routed)         1.553    45.174    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y42         RAMB18E1                                     r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.488    45.662    
                         clock uncertainty           -0.035    45.627    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    45.095    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.095    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                 35.203    

Slack (MET) :             35.292ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam_pclk_pin rise@40.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.796ns (39.692%)  route 2.729ns (60.308%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 45.127 - 40.000 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.468     3.935    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.031 r  pclk_BUFG/O
                         net (fo=115, routed)         1.627     5.658    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y106        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.518     6.176 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           1.116     7.291    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_14_out[3]
    SLICE_X30Y104        LUT4 (Prop_lut4_I2_O)        0.124     7.415 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gmux.gm[1].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     7.415    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X30Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.948 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.948    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.202 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.652     8.854    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp1
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.367     9.221 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.962    10.182    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X37Y104        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     40.000    40.000 r  
    G17                                               0.000    40.000 r  PCLK (IN)
                         net (fo=0)                   0.000    40.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.396    41.396 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.134    43.530    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.621 r  pclk_BUFG/O
                         net (fo=115, routed)         1.506    45.127    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X37Y104        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.488    45.615    
                         clock uncertainty           -0.035    45.579    
    SLICE_X37Y104        FDRE (Setup_fdre_C_D)       -0.105    45.474    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         45.474    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                 35.292    

Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/cam_d_low_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam_pclk_pin rise@40.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.704ns (17.870%)  route 3.235ns (82.130%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 45.174 - 40.000 ) 
    Source Clock Delay      (SCD):    5.656ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.468     3.935    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.031 r  pclk_BUFG/O
                         net (fo=115, routed)         1.625     5.656    u_AHB_DCMI/pclk_buf
    SLICE_X40Y104        FDRE                                         r  u_AHB_DCMI/cam_d_low_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     6.112 r  u_AHB_DCMI/cam_d_low_byte_reg/Q
                         net (fo=14, routed)          1.081     7.193    u_AHB_DCMI/cam_d_low_byte
    SLICE_X40Y104        LUT6 (Prop_lut6_I2_O)        0.124     7.317 r  u_AHB_DCMI/u_fifo_for_dcmi_i_1/O
                         net (fo=3, routed)           1.140     8.457    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X31Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.581 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=31, routed)          1.014     9.595    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB18_X0Y42         RAMB18E1                                     r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     40.000    40.000 r  
    G17                                               0.000    40.000 r  PCLK (IN)
                         net (fo=0)                   0.000    40.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.396    41.396 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.134    43.530    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.621 r  pclk_BUFG/O
                         net (fo=115, routed)         1.553    45.174    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y42         RAMB18E1                                     r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.488    45.662    
                         clock uncertainty           -0.035    45.627    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    45.095    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.095    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.645ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/cam_d_low_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam_pclk_pin rise@40.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.704ns (17.273%)  route 3.372ns (82.727%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 45.129 - 40.000 ) 
    Source Clock Delay      (SCD):    5.656ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.468     3.935    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.031 r  pclk_BUFG/O
                         net (fo=115, routed)         1.625     5.656    u_AHB_DCMI/pclk_buf
    SLICE_X40Y104        FDRE                                         r  u_AHB_DCMI/cam_d_low_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     6.112 r  u_AHB_DCMI/cam_d_low_byte_reg/Q
                         net (fo=14, routed)          1.081     7.193    u_AHB_DCMI/cam_d_low_byte
    SLICE_X40Y104        LUT6 (Prop_lut6_I2_O)        0.124     7.317 r  u_AHB_DCMI/u_fifo_for_dcmi_i_1/O
                         net (fo=3, routed)           1.140     8.457    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X31Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.581 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=31, routed)          1.150     9.731    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X33Y102        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     40.000    40.000 r  
    G17                                               0.000    40.000 r  PCLK (IN)
                         net (fo=0)                   0.000    40.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.396    41.396 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.134    43.530    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.621 r  pclk_BUFG/O
                         net (fo=115, routed)         1.508    45.129    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y102        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.488    45.617    
                         clock uncertainty           -0.035    45.581    
    SLICE_X33Y102        FDRE (Setup_fdre_C_CE)      -0.205    45.376    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         45.376    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                 35.645    

Slack (MET) :             35.645ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/cam_d_low_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam_pclk_pin rise@40.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.704ns (17.273%)  route 3.372ns (82.727%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 45.129 - 40.000 ) 
    Source Clock Delay      (SCD):    5.656ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.468     3.935    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.031 r  pclk_BUFG/O
                         net (fo=115, routed)         1.625     5.656    u_AHB_DCMI/pclk_buf
    SLICE_X40Y104        FDRE                                         r  u_AHB_DCMI/cam_d_low_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     6.112 r  u_AHB_DCMI/cam_d_low_byte_reg/Q
                         net (fo=14, routed)          1.081     7.193    u_AHB_DCMI/cam_d_low_byte
    SLICE_X40Y104        LUT6 (Prop_lut6_I2_O)        0.124     7.317 r  u_AHB_DCMI/u_fifo_for_dcmi_i_1/O
                         net (fo=3, routed)           1.140     8.457    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X31Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.581 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=31, routed)          1.150     9.731    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X33Y102        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     40.000    40.000 r  
    G17                                               0.000    40.000 r  PCLK (IN)
                         net (fo=0)                   0.000    40.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.396    41.396 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.134    43.530    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.621 r  pclk_BUFG/O
                         net (fo=115, routed)         1.508    45.129    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y102        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.488    45.617    
                         clock uncertainty           -0.035    45.581    
    SLICE_X33Y102        FDRE (Setup_fdre_C_CE)      -0.205    45.376    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         45.376    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                 35.645    

Slack (MET) :             35.645ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/cam_d_low_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam_pclk_pin rise@40.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.704ns (17.273%)  route 3.372ns (82.727%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 45.129 - 40.000 ) 
    Source Clock Delay      (SCD):    5.656ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.468     3.935    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.031 r  pclk_BUFG/O
                         net (fo=115, routed)         1.625     5.656    u_AHB_DCMI/pclk_buf
    SLICE_X40Y104        FDRE                                         r  u_AHB_DCMI/cam_d_low_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     6.112 r  u_AHB_DCMI/cam_d_low_byte_reg/Q
                         net (fo=14, routed)          1.081     7.193    u_AHB_DCMI/cam_d_low_byte
    SLICE_X40Y104        LUT6 (Prop_lut6_I2_O)        0.124     7.317 r  u_AHB_DCMI/u_fifo_for_dcmi_i_1/O
                         net (fo=3, routed)           1.140     8.457    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X31Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.581 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=31, routed)          1.150     9.731    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X33Y102        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     40.000    40.000 r  
    G17                                               0.000    40.000 r  PCLK (IN)
                         net (fo=0)                   0.000    40.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.396    41.396 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.134    43.530    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.621 r  pclk_BUFG/O
                         net (fo=115, routed)         1.508    45.129    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X33Y102        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism              0.488    45.617    
                         clock uncertainty           -0.035    45.581    
    SLICE_X33Y102        FDRE (Setup_fdre_C_CE)      -0.205    45.376    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         45.376    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                 35.645    

Slack (MET) :             35.723ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/cam_d_low_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam_pclk_pin rise@40.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.704ns (18.946%)  route 3.012ns (81.054%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 45.174 - 40.000 ) 
    Source Clock Delay      (SCD):    5.656ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.468     3.935    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.031 r  pclk_BUFG/O
                         net (fo=115, routed)         1.625     5.656    u_AHB_DCMI/pclk_buf
    SLICE_X40Y104        FDRE                                         r  u_AHB_DCMI/cam_d_low_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     6.112 r  u_AHB_DCMI/cam_d_low_byte_reg/Q
                         net (fo=14, routed)          1.081     7.193    u_AHB_DCMI/cam_d_low_byte
    SLICE_X40Y104        LUT6 (Prop_lut6_I2_O)        0.124     7.317 r  u_AHB_DCMI/u_fifo_for_dcmi_i_1/O
                         net (fo=3, routed)           1.140     8.457    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X31Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.581 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=31, routed)          0.790     9.371    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEBWE[0]
    RAMB18_X0Y42         RAMB18E1                                     r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     40.000    40.000 r  
    G17                                               0.000    40.000 r  PCLK (IN)
                         net (fo=0)                   0.000    40.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.396    41.396 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.134    43.530    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.621 r  pclk_BUFG/O
                         net (fo=115, routed)         1.553    45.174    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y42         RAMB18E1                                     r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.488    45.662    
                         clock uncertainty           -0.035    45.627    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    45.095    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         45.095    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 35.723    

Slack (MET) :             35.957ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam_pclk_pin rise@40.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.796ns (46.389%)  route 2.076ns (53.611%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 45.127 - 40.000 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.468     3.935    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.031 r  pclk_BUFG/O
                         net (fo=115, routed)         1.627     5.658    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X30Y106        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106        FDRE (Prop_fdre_C_Q)         0.518     6.176 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           1.116     7.291    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_14_out[3]
    SLICE_X30Y104        LUT4 (Prop_lut4_I2_O)        0.124     7.415 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gmux.gm[1].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     7.415    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[1]
    SLICE_X30Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.948 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.948    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3
    SLICE_X30Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.202 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.652     8.854    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp1
    SLICE_X31Y105        LUT5 (Prop_lut5_I3_O)        0.367     9.221 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.308     9.529    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X35Y105        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     40.000    40.000 r  
    G17                                               0.000    40.000 r  PCLK (IN)
                         net (fo=0)                   0.000    40.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.396    41.396 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.134    43.530    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.621 r  pclk_BUFG/O
                         net (fo=115, routed)         1.506    45.127    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X35Y105        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.488    45.615    
                         clock uncertainty           -0.035    45.579    
    SLICE_X35Y105        FDRE (Setup_fdre_C_D)       -0.093    45.486    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         45.486    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                 35.957    

Slack (MET) :             35.977ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/cam_d_low_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cam_pclk_pin rise@40.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 0.704ns (18.634%)  route 3.074ns (81.366%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 45.127 - 40.000 ) 
    Source Clock Delay      (SCD):    5.656ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.468     3.935    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.031 r  pclk_BUFG/O
                         net (fo=115, routed)         1.625     5.656    u_AHB_DCMI/pclk_buf
    SLICE_X40Y104        FDRE                                         r  u_AHB_DCMI/cam_d_low_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     6.112 r  u_AHB_DCMI/cam_d_low_byte_reg/Q
                         net (fo=14, routed)          1.081     7.193    u_AHB_DCMI/cam_d_low_byte
    SLICE_X40Y104        LUT6 (Prop_lut6_I2_O)        0.124     7.317 r  u_AHB_DCMI/u_fifo_for_dcmi_i_1/O
                         net (fo=3, routed)           1.140     8.457    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X31Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.581 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_4/O
                         net (fo=31, routed)          0.853     9.433    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X34Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     40.000    40.000 r  
    G17                                               0.000    40.000 r  PCLK (IN)
                         net (fo=0)                   0.000    40.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         1.396    41.396 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           2.134    43.530    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.621 r  pclk_BUFG/O
                         net (fo=115, routed)         1.506    45.127    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.488    45.615    
                         clock uncertainty           -0.035    45.579    
    SLICE_X34Y103        FDRE (Setup_fdre_C_CE)      -0.169    45.410    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         45.410    
                         arrival time                          -9.433    
  -------------------------------------------------------------------
                         slack                                 35.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.042     1.276    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.302 r  pclk_BUFG/O
                         net (fo=115, routed)         0.568     1.870    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     2.011 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     2.067    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.198     1.620    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.649 r  pclk_BUFG/O
                         net (fo=115, routed)         0.837     2.487    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.617     1.870    
    SLICE_X29Y103        FDRE (Hold_fdre_C_D)         0.078     1.948    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.042     1.276    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.302 r  pclk_BUFG/O
                         net (fo=115, routed)         0.568     1.870    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     2.011 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     2.067    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.198     1.620    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.649 r  pclk_BUFG/O
                         net (fo=115, routed)         0.837     2.487    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.617     1.870    
    SLICE_X29Y103        FDRE (Hold_fdre_C_D)         0.076     1.946    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.042     1.276    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.302 r  pclk_BUFG/O
                         net (fo=115, routed)         0.568     1.870    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     2.011 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     2.067    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.198     1.620    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.649 r  pclk_BUFG/O
                         net (fo=115, routed)         0.837     2.487    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.617     1.870    
    SLICE_X29Y103        FDRE (Hold_fdre_C_D)         0.075     1.945    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.042     1.276    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.302 r  pclk_BUFG/O
                         net (fo=115, routed)         0.567     1.869    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X33Y105        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     2.066    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X33Y105        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.198     1.620    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.649 r  pclk_BUFG/O
                         net (fo=115, routed)         0.837     2.487    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X33Y105        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.618     1.869    
    SLICE_X33Y105        FDRE (Hold_fdre_C_D)         0.075     1.944    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.042     1.276    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.302 r  pclk_BUFG/O
                         net (fo=115, routed)         0.566     1.868    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X35Y105        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.141     2.009 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     2.065    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X35Y105        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.198     1.620    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.649 r  pclk_BUFG/O
                         net (fo=115, routed)         0.836     2.486    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X35Y105        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.618     1.868    
    SLICE_X35Y105        FDRE (Hold_fdre_C_D)         0.075     1.943    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.042     1.276    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.302 r  pclk_BUFG/O
                         net (fo=115, routed)         0.568     1.870    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     2.011 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.059     2.070    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X28Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.198     1.620    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.649 r  pclk_BUFG/O
                         net (fo=115, routed)         0.837     2.487    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.617     1.870    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.076     1.946    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.042     1.276    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.302 r  pclk_BUFG/O
                         net (fo=115, routed)         0.568     1.870    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDRE (Prop_fdre_C_Q)         0.141     2.011 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     2.067    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.198     1.620    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.649 r  pclk_BUFG/O
                         net (fo=115, routed)         0.837     2.487    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.617     1.870    
    SLICE_X29Y103        FDRE (Hold_fdre_C_D)         0.071     1.941    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.042     1.276    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.302 r  pclk_BUFG/O
                         net (fo=115, routed)         0.568     1.870    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103        FDRE (Prop_fdre_C_Q)         0.141     2.011 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.058     2.069    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X28Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.198     1.620    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.649 r  pclk_BUFG/O
                         net (fo=115, routed)         0.837     2.487    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.617     1.870    
    SLICE_X28Y103        FDRE (Hold_fdre_C_D)         0.071     1.941    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.042     1.276    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.302 r  pclk_BUFG/O
                         net (fo=115, routed)         0.567     1.869    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X32Y104        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.058     2.068    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X32Y104        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.198     1.620    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.649 r  pclk_BUFG/O
                         net (fo=115, routed)         0.837     2.487    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X32Y104        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.618     1.869    
    SLICE_X32Y104        FDRE (Hold_fdre_C_D)         0.071     1.940    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.042     1.276    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.302 r  pclk_BUFG/O
                         net (fo=115, routed)         0.567     1.869    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y105        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.141     2.010 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/Q
                         net (fo=2, routed)           0.067     2.077    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg_n_0_[0]
    SLICE_X33Y105        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    G17                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.198     1.620    PCLK_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.649 r  pclk_BUFG/O
                         net (fo=115, routed)         0.837     2.487    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y105        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.618     1.869    
    SLICE_X33Y105        FDRE (Hold_fdre_C_D)         0.078     1.947    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y42   u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4  pclk_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y104  u_AHB_DCMI/cam_d_low_byte_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y105  u_AHB_DCMI/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y105  u_AHB_DCMI/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y105  u_AHB_DCMI/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y105  u_AHB_DCMI/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y105  u_AHB_DCMI/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y105  u_AHB_DCMI/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y105  u_AHB_DCMI/h_cnt_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y105  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y105  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y105  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y105  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y104  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y104  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y104  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y104  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y103  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y103  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y105  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y105  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y105  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X34Y105  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y104  u_AHB_DCMI/cam_d_low_byte_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y105  u_AHB_DCMI/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y105  u_AHB_DCMI/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y105  u_AHB_DCMI/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y105  u_AHB_DCMI/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y105  u_AHB_DCMI/h_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rvhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
                            (falling edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dbg_tck_pin fall@10.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.828ns (26.215%)  route 2.330ns (73.785%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.791ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.681     5.791    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X72Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rvhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDCE (Prop_fdce_C_Q)         0.456     6.247 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rvhoz6_reg/Q
                         net (fo=6, routed)           1.222     7.470    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rvhoz6
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.124     7.594 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_4/O
                         net (fo=1, routed)           0.667     8.261    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_4_n_0
    SLICE_X63Y123        LUT6 (Prop_lut6_I1_O)        0.124     8.385 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_2/O
                         net (fo=1, routed)           0.441     8.826    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_2_n_0
    SLICE_X67Y122        LUT6 (Prop_lut6_I0_O)        0.124     8.950 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_1/O
                         net (fo=1, routed)           0.000     8.950    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lt57v6
    SLICE_X67Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     10.000    10.000 f  
    H1                                                0.000    10.000 f  TCK (IN)
                         net (fo=0)                   0.000    10.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    11.405 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    13.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.691 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.485    15.175    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X67Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.498    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X67Y122        FDCE (Setup_fdce_C_D)        0.034    15.672    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         15.672    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                  6.722    

Slack (MET) :             8.024ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/D
                            (falling edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dbg_tck_pin fall@10.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.580ns (29.996%)  route 1.354ns (70.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.715ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.605     5.715    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X63Y120        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y120        FDRE (Prop_fdre_C_Q)         0.456     6.171 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6_reg/Q
                         net (fo=28, routed)          1.354     7.525    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Updoz6
    SLICE_X67Y122        LUT3 (Prop_lut3_I0_O)        0.124     7.649 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_i_1/O
                         net (fo=1, routed)           0.000     7.649    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_3776_in
    SLICE_X67Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     10.000    10.000 f  
    H1                                                0.000    10.000 f  TCK (IN)
                         net (fo=0)                   0.000    10.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    11.405 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    13.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.691 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.485    15.175    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X67Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/C  (IS_INVERTED)
                         clock pessimism              0.498    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X67Y122        FDCE (Setup_fdce_C_D)        0.035    15.673    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                          -7.649    
  -------------------------------------------------------------------
                         slack                                  8.024    

Slack (MET) :             11.948ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 1.994ns (24.940%)  route 6.001ns (75.060%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 25.168 - 20.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.606     5.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X66Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDCE (Prop_fdce_C_Q)         0.518     6.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/Q
                         net (fo=43, routed)          1.230     7.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6
    SLICE_X66Y118        LUT3 (Prop_lut3_I2_O)        0.153     7.617 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5/O
                         net (fo=2, routed)           0.579     8.197    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I1_O)        0.331     8.528 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3/O
                         net (fo=3, routed)           0.303     8.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.955 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.428     9.383    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X64Y120        LUT5 (Prop_lut5_I3_O)        0.124     9.507 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8/O
                         net (fo=1, routed)           0.294     9.801    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.925 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5/O
                         net (fo=1, routed)           0.305    10.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.354 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.436    10.790    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.595    11.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.776    12.410    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X67Y124        LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          1.054    13.587    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X57Y122        LUT6 (Prop_lut6_I2_O)        0.124    13.711 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_i_1/O
                         net (fo=1, routed)           0.000    13.711    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nsg8v6
    SLICE_X57Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.478    25.168    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X57Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/C
                         clock pessimism              0.498    25.666    
                         clock uncertainty           -0.035    25.631    
    SLICE_X57Y122        FDCE (Setup_fdce_C_D)        0.029    25.660    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg
  -------------------------------------------------------------------
                         required time                         25.660    
                         arrival time                         -13.711    
  -------------------------------------------------------------------
                         slack                                 11.948    

Slack (MET) :             12.062ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.883ns  (logic 1.994ns (25.294%)  route 5.889ns (74.706%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 25.168 - 20.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.606     5.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X66Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDCE (Prop_fdce_C_Q)         0.518     6.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/Q
                         net (fo=43, routed)          1.230     7.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6
    SLICE_X66Y118        LUT3 (Prop_lut3_I2_O)        0.153     7.617 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5/O
                         net (fo=2, routed)           0.579     8.197    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I1_O)        0.331     8.528 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3/O
                         net (fo=3, routed)           0.303     8.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.955 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.428     9.383    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X64Y120        LUT5 (Prop_lut5_I3_O)        0.124     9.507 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8/O
                         net (fo=1, routed)           0.294     9.801    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.925 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5/O
                         net (fo=1, routed)           0.305    10.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.354 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.436    10.790    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.595    11.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.776    12.410    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X67Y124        LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          0.942    13.475    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X57Y122        LUT6 (Prop_lut6_I2_O)        0.124    13.599 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_i_1/O
                         net (fo=1, routed)           0.000    13.599    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gsg8v6
    SLICE_X57Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.478    25.168    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X57Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/C
                         clock pessimism              0.498    25.666    
                         clock uncertainty           -0.035    25.631    
    SLICE_X57Y122        FDCE (Setup_fdce_C_D)        0.031    25.662    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg
  -------------------------------------------------------------------
                         required time                         25.662    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                 12.062    

Slack (MET) :             12.187ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.763ns  (logic 1.994ns (25.686%)  route 5.769ns (74.314%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 25.174 - 20.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.606     5.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X66Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDCE (Prop_fdce_C_Q)         0.518     6.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/Q
                         net (fo=43, routed)          1.230     7.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6
    SLICE_X66Y118        LUT3 (Prop_lut3_I2_O)        0.153     7.617 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5/O
                         net (fo=2, routed)           0.579     8.197    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I1_O)        0.331     8.528 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3/O
                         net (fo=3, routed)           0.303     8.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.955 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.428     9.383    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X64Y120        LUT5 (Prop_lut5_I3_O)        0.124     9.507 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8/O
                         net (fo=1, routed)           0.294     9.801    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.925 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5/O
                         net (fo=1, routed)           0.305    10.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.354 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.436    10.790    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.595    11.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.776    12.410    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X67Y124        LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          0.821    13.355    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124    13.479 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_i_1/O
                         net (fo=1, routed)           0.000    13.479    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrg8v6
    SLICE_X61Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.484    25.174    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X61Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/C
                         clock pessimism              0.498    25.672    
                         clock uncertainty           -0.035    25.637    
    SLICE_X61Y121        FDCE (Setup_fdce_C_D)        0.029    25.666    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg
  -------------------------------------------------------------------
                         required time                         25.666    
                         arrival time                         -13.479    
  -------------------------------------------------------------------
                         slack                                 12.187    

Slack (MET) :             12.192ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.760ns  (logic 1.994ns (25.696%)  route 5.766ns (74.304%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 25.174 - 20.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.606     5.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X66Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDCE (Prop_fdce_C_Q)         0.518     6.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/Q
                         net (fo=43, routed)          1.230     7.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6
    SLICE_X66Y118        LUT3 (Prop_lut3_I2_O)        0.153     7.617 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5/O
                         net (fo=2, routed)           0.579     8.197    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I1_O)        0.331     8.528 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3/O
                         net (fo=3, routed)           0.303     8.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.955 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.428     9.383    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X64Y120        LUT5 (Prop_lut5_I3_O)        0.124     9.507 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8/O
                         net (fo=1, routed)           0.294     9.801    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.925 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5/O
                         net (fo=1, routed)           0.305    10.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.354 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.436    10.790    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.595    11.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.776    12.410    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X67Y124        LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          0.818    13.352    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124    13.476 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_i_1/O
                         net (fo=1, routed)           0.000    13.476    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xqg8v6
    SLICE_X61Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.484    25.174    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X61Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/C
                         clock pessimism              0.498    25.672    
                         clock uncertainty           -0.035    25.637    
    SLICE_X61Y121        FDCE (Setup_fdce_C_D)        0.031    25.668    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg
  -------------------------------------------------------------------
                         required time                         25.668    
                         arrival time                         -13.476    
  -------------------------------------------------------------------
                         slack                                 12.192    

Slack (MET) :             12.238ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 1.994ns (25.692%)  route 5.767ns (74.308%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 25.171 - 20.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.606     5.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X66Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDCE (Prop_fdce_C_Q)         0.518     6.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/Q
                         net (fo=43, routed)          1.230     7.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6
    SLICE_X66Y118        LUT3 (Prop_lut3_I2_O)        0.153     7.617 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5/O
                         net (fo=2, routed)           0.579     8.197    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I1_O)        0.331     8.528 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3/O
                         net (fo=3, routed)           0.303     8.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.955 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.428     9.383    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X64Y120        LUT5 (Prop_lut5_I3_O)        0.124     9.507 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8/O
                         net (fo=1, routed)           0.294     9.801    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.925 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5/O
                         net (fo=1, routed)           0.305    10.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.354 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.436    10.790    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.595    11.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.776    12.410    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X67Y124        LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          0.819    13.353    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X60Y123        LUT6 (Prop_lut6_I2_O)        0.124    13.477 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_i_1/O
                         net (fo=1, routed)           0.000    13.477    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zrg8v6
    SLICE_X60Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.481    25.171    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X60Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/C
                         clock pessimism              0.498    25.669    
                         clock uncertainty           -0.035    25.634    
    SLICE_X60Y123        FDCE (Setup_fdce_C_D)        0.081    25.715    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg
  -------------------------------------------------------------------
                         required time                         25.715    
                         arrival time                         -13.477    
  -------------------------------------------------------------------
                         slack                                 12.238    

Slack (MET) :             12.244ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 1.870ns (25.018%)  route 5.605ns (74.982%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 25.177 - 20.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.606     5.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X66Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDCE (Prop_fdce_C_Q)         0.518     6.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/Q
                         net (fo=43, routed)          1.230     7.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6
    SLICE_X66Y118        LUT3 (Prop_lut3_I2_O)        0.153     7.617 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5/O
                         net (fo=2, routed)           0.579     8.197    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I1_O)        0.331     8.528 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3/O
                         net (fo=3, routed)           0.303     8.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.955 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.428     9.383    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X64Y120        LUT5 (Prop_lut5_I3_O)        0.124     9.507 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8/O
                         net (fo=1, routed)           0.294     9.801    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.925 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5/O
                         net (fo=1, routed)           0.305    10.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.354 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.436    10.790    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.595    11.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.776    12.410    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X67Y124        LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          0.657    13.191    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X68Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.487    25.177    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X68Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg/C
                         clock pessimism              0.498    25.675    
                         clock uncertainty           -0.035    25.640    
    SLICE_X68Y121        FDCE (Setup_fdce_C_CE)      -0.205    25.435    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzsoz6_reg
  -------------------------------------------------------------------
                         required time                         25.435    
                         arrival time                         -13.191    
  -------------------------------------------------------------------
                         slack                                 12.244    

Slack (MET) :             12.244ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 1.870ns (25.018%)  route 5.605ns (74.982%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 25.177 - 20.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.606     5.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X66Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDCE (Prop_fdce_C_Q)         0.518     6.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/Q
                         net (fo=43, routed)          1.230     7.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6
    SLICE_X66Y118        LUT3 (Prop_lut3_I2_O)        0.153     7.617 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5/O
                         net (fo=2, routed)           0.579     8.197    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I1_O)        0.331     8.528 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3/O
                         net (fo=3, routed)           0.303     8.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.955 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.428     9.383    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X64Y120        LUT5 (Prop_lut5_I3_O)        0.124     9.507 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8/O
                         net (fo=1, routed)           0.294     9.801    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.925 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5/O
                         net (fo=1, routed)           0.305    10.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.354 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.436    10.790    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.595    11.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.776    12.410    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X67Y124        LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          0.657    13.191    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X68Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.487    25.177    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X68Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg/C
                         clock pessimism              0.498    25.675    
                         clock uncertainty           -0.035    25.640    
    SLICE_X68Y121        FDCE (Setup_fdce_C_CE)      -0.205    25.435    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N6izz6_reg
  -------------------------------------------------------------------
                         required time                         25.435    
                         arrival time                         -13.191    
  -------------------------------------------------------------------
                         slack                                 12.244    

Slack (MET) :             12.244ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V1poz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        7.475ns  (logic 1.870ns (25.018%)  route 5.605ns (74.982%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 25.177 - 20.000 ) 
    Source Clock Delay      (SCD):    5.716ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.606     5.716    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X66Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDCE (Prop_fdce_C_Q)         0.518     6.234 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6_reg/Q
                         net (fo=43, routed)          1.230     7.464    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K2roz6
    SLICE_X66Y118        LUT3 (Prop_lut3_I2_O)        0.153     7.617 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5/O
                         net (fo=2, routed)           0.579     8.197    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W4ozz6_i_5_n_0
    SLICE_X66Y121        LUT6 (Prop_lut6_I1_O)        0.331     8.528 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3/O
                         net (fo=3, routed)           0.303     8.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_3_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.955 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.428     9.383    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X64Y120        LUT5 (Prop_lut5_I3_O)        0.124     9.507 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8/O
                         net (fo=1, routed)           0.294     9.801    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_8_n_0
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.925 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5/O
                         net (fo=1, routed)           0.305    10.230    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_5_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.354 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3/O
                         net (fo=3, routed)           0.436    10.790    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nbeoz6_i_3_n_0
    SLICE_X67Y121        LUT6 (Prop_lut6_I5_O)        0.124    10.914 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4/O
                         net (fo=2, routed)           0.595    11.510    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_4_n_0
    SLICE_X64Y121        LUT6 (Prop_lut6_I0_O)        0.124    11.634 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2/O
                         net (fo=4, routed)           0.776    12.410    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_2_n_0
    SLICE_X67Y124        LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_i_1/O
                         net (fo=22, routed)          0.657    13.191    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X68Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V1poz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.487    25.177    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X68Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V1poz6_reg/C
                         clock pessimism              0.498    25.675    
                         clock uncertainty           -0.035    25.640    
    SLICE_X68Y121        FDCE (Setup_fdce_C_CE)      -0.205    25.435    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V1poz6_reg
  -------------------------------------------------------------------
                         required time                         25.435    
                         arrival time                         -13.191    
  -------------------------------------------------------------------
                         slack                                 12.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xkzzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykezz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.789%)  route 0.115ns (38.211%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.548     1.906    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X55Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xkzzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDCE (Prop_fdce_C_Q)         0.141     2.047 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xkzzz6_reg/Q
                         net (fo=1, routed)           0.115     2.162    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xkzzz6
    SLICE_X56Y123        LUT5 (Prop_lut5_I1_O)        0.045     2.207 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykezz6_i_1/O
                         net (fo=1, routed)           0.000     2.207    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ilh8v6
    SLICE_X56Y123        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.816     2.526    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X56Y123        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykezz6_reg/C
                         clock pessimism             -0.587     1.940    
    SLICE_X56Y123        FDRE (Hold_fdre_C_D)         0.121     2.061    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ykezz6_reg
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ckgoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rlgoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.554     1.912    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X63Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ckgoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y122        FDCE (Prop_fdce_C_Q)         0.141     2.053 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ckgoz6_reg/Q
                         net (fo=2, routed)           0.102     2.155    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ckgoz6
    SLICE_X62Y122        LUT5 (Prop_lut5_I4_O)        0.048     2.203 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rlgoz6_i_1/O
                         net (fo=1, routed)           0.000     2.203    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G967v6
    SLICE_X62Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rlgoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.821     2.532    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X62Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rlgoz6_reg/C
                         clock pessimism             -0.608     1.925    
    SLICE_X62Y122        FDCE (Hold_fdce_C_D)         0.131     2.056    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rlgoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqy917_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wfhoz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.552     1.910    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X70Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqy917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y123        FDCE (Prop_fdce_C_Q)         0.164     2.074 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqy917_reg/Q
                         net (fo=1, routed)           0.050     2.124    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqy917
    SLICE_X71Y123        LUT5 (Prop_lut5_I2_O)        0.045     2.169 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wfhoz6_i_1/O
                         net (fo=1, routed)           0.000     2.169    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hvh8v6
    SLICE_X71Y123        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wfhoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.821     2.531    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X71Y123        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wfhoz6_reg/C
                         clock pessimism             -0.609     1.923    
    SLICE_X71Y123        FDRE (Hold_fdre_C_D)         0.092     2.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wfhoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.106%)  route 0.117ns (35.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.547     1.905    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X54Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y124        FDCE (Prop_fdce_C_Q)         0.164     2.069 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg/Q
                         net (fo=1, routed)           0.117     2.186    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107
    SLICE_X56Y124        LUT5 (Prop_lut5_I1_O)        0.045     2.231 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_i_1/O
                         net (fo=1, routed)           0.000     2.231    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukh8v6
    SLICE_X56Y124        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.815     2.525    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X56Y124        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_reg/C
                         clock pessimism             -0.587     1.939    
    SLICE_X56Y124        FDRE (Hold_fdre_C_D)         0.120     2.059    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M8poz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.568%)  route 0.093ns (33.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.552     1.910    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X67Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M8poz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y126        FDCE (Prop_fdce_C_Q)         0.141     2.051 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M8poz6_reg/Q
                         net (fo=1, routed)           0.093     2.144    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M8poz6
    SLICE_X65Y125        LUT5 (Prop_lut5_I3_O)        0.045     2.189 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6_i_1/O
                         net (fo=1, routed)           0.000     2.189    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wlh8v6
    SLICE_X65Y125        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.820     2.530    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X65Y125        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6_reg/C
                         clock pessimism             -0.609     1.922    
    SLICE_X65Y125        FDRE (Hold_fdre_C_D)         0.092     2.014    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ubroz6_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.652%)  route 0.102ns (35.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.581     1.939    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X73Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDCE (Prop_fdce_C_Q)         0.141     2.080 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/Q
                         net (fo=9, routed)           0.102     2.182    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.045     2.227 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ubroz6_i_1/O
                         net (fo=1, routed)           0.000     2.227    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sbzhw6
    SLICE_X72Y121        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ubroz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.850     2.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X72Y121        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ubroz6_reg/C
                         clock pessimism             -0.610     1.952    
    SLICE_X72Y121        FDPE (Hold_fdpe_C_D)         0.092     2.044    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ubroz6_reg
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.347%)  route 0.151ns (51.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.551     1.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X65Y125        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.141     2.050 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6_reg/Q
                         net (fo=4, routed)           0.151     2.200    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6
    SLICE_X67Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.820     2.530    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X67Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/C
                         clock pessimism             -0.587     1.944    
    SLICE_X67Y124        FDCE (Hold_fdce_C_D)         0.072     2.016    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Quqzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.428%)  route 0.103ns (35.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.610ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.581     1.939    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X73Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y121        FDCE (Prop_fdce_C_Q)         0.141     2.080 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/Q
                         net (fo=9, routed)           0.103     2.183    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.045     2.228 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Quqzz6_i_1/O
                         net (fo=1, routed)           0.000     2.228    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y3whw6
    SLICE_X72Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Quqzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.850     2.561    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X72Y121        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Quqzz6_reg/C
                         clock pessimism             -0.610     1.952    
    SLICE_X72Y121        FDCE (Hold_fdce_C_D)         0.091     2.043    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Quqzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjhoz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.207%)  route 0.157ns (45.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.551     1.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X67Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y124        FDCE (Prop_fdce_C_Q)         0.141     2.050 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6_reg/Q
                         net (fo=2, routed)           0.157     2.207    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Imhoz6
    SLICE_X66Y126        LUT5 (Prop_lut5_I4_O)        0.045     2.252 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjhoz6_i_1/O
                         net (fo=1, routed)           0.000     2.252    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tgh8v6
    SLICE_X66Y126        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjhoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.821     2.531    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X66Y126        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjhoz6_reg/C
                         clock pessimism             -0.587     1.945    
    SLICE_X66Y126        FDRE (Hold_fdre_C_D)         0.120     2.065    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjhoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xdlzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ghczz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.552     1.910    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X59Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xdlzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y122        FDCE (Prop_fdce_C_Q)         0.141     2.051 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xdlzz6_reg/Q
                         net (fo=1, routed)           0.139     2.190    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xdlzz6
    SLICE_X58Y122        LUT5 (Prop_lut5_I1_O)        0.045     2.235 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ghczz6_i_1/O
                         net (fo=1, routed)           0.000     2.235    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gkh8v6
    SLICE_X58Y122        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ghczz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.819     2.530    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X58Y122        FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ghczz6_reg/C
                         clock pessimism             -0.608     1.923    
    SLICE_X58Y122        FDRE (Hold_fdre_C_D)         0.121     2.044    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ghczz6_reg
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_tck_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2  TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X58Y126  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X62Y125  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y121  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X70Y121  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gv1g07_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X64Y125  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwkzz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X67Y124  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwqzz6_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y122  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H3eoz6_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X60Y124  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H6bzz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X70Y123  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H7szz6_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y121  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gtdoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X70Y121  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gv1g07_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y122  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H3eoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X68Y122  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Haizz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y122  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hiroz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X65Y122  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hssoz6_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X66Y128  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iavzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y122  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J1goz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X62Y122  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X67Y127  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kbkzz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X54Y124  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y124  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cjdzz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X72Y120  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P5doz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X76Y121  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X72Y120  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T3doz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X57Y124  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Usdzz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X75Y121  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vedoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X72Y120  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X1doz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X77Y120  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zcdoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X58Y126  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 test_led_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.021ns (27.216%)  route 2.731ns (72.784%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.705     5.308    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  test_led_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.478     5.786 f  test_led_cnt_reg[21]/Q
                         net (fo=2, routed)           0.829     6.615    test_led_cnt_reg_n_0_[21]
    SLICE_X2Y76          LUT4 (Prop_lut4_I1_O)        0.295     6.910 r  TEST_LED_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.878     7.788    TEST_LED_OBUF_inst_i_7_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.912 f  test_led_cnt[25]_i_4/O
                         net (fo=25, routed)          1.023     8.935    test_led_cnt[25]_i_4_n_0
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.124     9.059 r  test_led_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.059    test_led_cnt[10]
    SLICE_X2Y74          FDRE                                         r  test_led_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.011    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  test_led_cnt_reg[10]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y74          FDRE (Setup_fdre_C_D)        0.077    15.311    test_led_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 test_led_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.778ns  (logic 2.311ns (61.164%)  route 1.467ns (38.836%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.707     5.310    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  test_led_cnt_reg[2]/Q
                         net (fo=2, routed)           0.494     6.321    test_led_cnt_reg_n_0_[2]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  test_led_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.995    test_led_cnt_reg[4]_i_2_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  test_led_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.109    test_led_cnt_reg[8]_i_2_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  test_led_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.232    test_led_cnt_reg[12]_i_2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  test_led_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.346    test_led_cnt_reg[16]_i_2_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  test_led_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    test_led_cnt_reg[20]_i_2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.574 r  test_led_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.574    test_led_cnt_reg[24]_i_2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.796 r  test_led_cnt_reg[25]_i_3/O[0]
                         net (fo=1, routed)           0.965     8.761    test_led_cnt_reg[25]_i_3_n_7
    SLICE_X2Y76          LUT2 (Prop_lut2_I0_O)        0.327     9.088 r  test_led_cnt[25]_i_2/O
                         net (fo=1, routed)           0.000     9.088    test_led_cnt[25]
    SLICE_X2Y76          FDRE                                         r  test_led_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  test_led_cnt_reg[25]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y76          FDRE (Setup_fdre_C_D)        0.118    15.354    test_led_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 test_led_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.045ns (27.678%)  route 2.731ns (72.322%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.705     5.308    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  test_led_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.478     5.786 f  test_led_cnt_reg[21]/Q
                         net (fo=2, routed)           0.829     6.615    test_led_cnt_reg_n_0_[21]
    SLICE_X2Y76          LUT4 (Prop_lut4_I1_O)        0.295     6.910 r  TEST_LED_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.878     7.788    TEST_LED_OBUF_inst_i_7_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.912 f  test_led_cnt[25]_i_4/O
                         net (fo=25, routed)          1.023     8.935    test_led_cnt[25]_i_4_n_0
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.148     9.083 r  test_led_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.083    test_led_cnt[23]
    SLICE_X2Y74          FDRE                                         r  test_led_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.011    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  test_led_cnt_reg[23]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y74          FDRE (Setup_fdre_C_D)        0.118    15.352    test_led_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 test_led_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 2.295ns (61.288%)  route 1.450ns (38.712%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.707     5.310    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  test_led_cnt_reg[2]/Q
                         net (fo=2, routed)           0.494     6.321    test_led_cnt_reg_n_0_[2]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  test_led_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.995    test_led_cnt_reg[4]_i_2_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  test_led_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.109    test_led_cnt_reg[8]_i_2_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  test_led_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.232    test_led_cnt_reg[12]_i_2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  test_led_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.346    test_led_cnt_reg[16]_i_2_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  test_led_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    test_led_cnt_reg[20]_i_2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.773 r  test_led_cnt_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.947     8.720    test_led_cnt_reg[24]_i_2_n_4
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.334     9.054 r  test_led_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.054    test_led_cnt[24]
    SLICE_X2Y75          FDRE                                         r  test_led_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.011    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  test_led_cnt_reg[24]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y75          FDRE (Setup_fdre_C_D)        0.118    15.352    test_led_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 test_led_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.021ns (27.854%)  route 2.645ns (72.146%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.705     5.308    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  test_led_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.478     5.786 f  test_led_cnt_reg[21]/Q
                         net (fo=2, routed)           0.829     6.615    test_led_cnt_reg_n_0_[21]
    SLICE_X2Y76          LUT4 (Prop_lut4_I1_O)        0.295     6.910 r  TEST_LED_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.878     7.788    TEST_LED_OBUF_inst_i_7_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.912 f  test_led_cnt[25]_i_4/O
                         net (fo=25, routed)          0.937     8.849    test_led_cnt[25]_i_4_n_0
    SLICE_X2Y73          LUT2 (Prop_lut2_I1_O)        0.124     8.973 r  test_led_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     8.973    test_led_cnt[3]
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[3]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y73          FDRE (Setup_fdre_C_D)        0.081    15.317    test_led_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 test_led_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 1.021ns (27.937%)  route 2.634ns (72.063%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.705     5.308    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  test_led_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.478     5.786 f  test_led_cnt_reg[21]/Q
                         net (fo=2, routed)           0.829     6.615    test_led_cnt_reg_n_0_[21]
    SLICE_X2Y76          LUT4 (Prop_lut4_I1_O)        0.295     6.910 r  TEST_LED_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.878     7.788    TEST_LED_OBUF_inst_i_7_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.912 f  test_led_cnt[25]_i_4/O
                         net (fo=25, routed)          0.926     8.838    test_led_cnt[25]_i_4_n_0
    SLICE_X2Y73          LUT2 (Prop_lut2_I1_O)        0.124     8.962 r  test_led_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.962    test_led_cnt[2]
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[2]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y73          FDRE (Setup_fdre_C_D)        0.077    15.313    test_led_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.370ns  (required time - arrival time)
  Source:                 test_led_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 2.195ns (59.771%)  route 1.477ns (40.229%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.707     5.310    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  test_led_cnt_reg[2]/Q
                         net (fo=2, routed)           0.494     6.321    test_led_cnt_reg_n_0_[2]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  test_led_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.995    test_led_cnt_reg[4]_i_2_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  test_led_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.109    test_led_cnt_reg[8]_i_2_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  test_led_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.232    test_led_cnt_reg[12]_i_2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  test_led_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.346    test_led_cnt_reg[16]_i_2_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  test_led_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    test_led_cnt_reg[20]_i_2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.682 r  test_led_cnt_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.975     8.657    test_led_cnt_reg[24]_i_2_n_7
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.325     8.982 r  test_led_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     8.982    test_led_cnt[21]
    SLICE_X2Y75          FDRE                                         r  test_led_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.588    15.011    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  test_led_cnt_reg[21]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y75          FDRE (Setup_fdre_C_D)        0.118    15.352    test_led_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  6.370    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 test_led_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 1.014ns (27.716%)  route 2.645ns (72.284%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.705     5.308    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  test_led_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.478     5.786 f  test_led_cnt_reg[21]/Q
                         net (fo=2, routed)           0.829     6.615    test_led_cnt_reg_n_0_[21]
    SLICE_X2Y76          LUT4 (Prop_lut4_I1_O)        0.295     6.910 r  TEST_LED_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.878     7.788    TEST_LED_OBUF_inst_i_7_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.912 f  test_led_cnt[25]_i_4/O
                         net (fo=25, routed)          0.937     8.849    test_led_cnt[25]_i_4_n_0
    SLICE_X2Y73          LUT2 (Prop_lut2_I1_O)        0.117     8.966 r  test_led_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     8.966    test_led_cnt[5]
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[5]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y73          FDRE (Setup_fdre_C_D)        0.118    15.354    test_led_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 test_led_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 1.013ns (27.779%)  route 2.634ns (72.221%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.705     5.308    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  test_led_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.478     5.786 f  test_led_cnt_reg[21]/Q
                         net (fo=2, routed)           0.829     6.615    test_led_cnt_reg_n_0_[21]
    SLICE_X2Y76          LUT4 (Prop_lut4_I1_O)        0.295     6.910 r  TEST_LED_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.878     7.788    TEST_LED_OBUF_inst_i_7_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124     7.912 f  test_led_cnt[25]_i_4/O
                         net (fo=25, routed)          0.926     8.838    test_led_cnt[25]_i_4_n_0
    SLICE_X2Y73          LUT2 (Prop_lut2_I1_O)        0.116     8.954 r  test_led_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     8.954    test_led_cnt[7]
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[7]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y73          FDRE (Setup_fdre_C_D)        0.118    15.354    test_led_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.406ns  (required time - arrival time)
  Source:                 test_led_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 2.311ns (63.513%)  route 1.328ns (36.487%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.707     5.310    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  test_led_cnt_reg[2]/Q
                         net (fo=2, routed)           0.494     6.321    test_led_cnt_reg_n_0_[2]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.995 r  test_led_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.995    test_led_cnt_reg[4]_i_2_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  test_led_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.109    test_led_cnt_reg[8]_i_2_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  test_led_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.232    test_led_cnt_reg[12]_i_2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  test_led_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.346    test_led_cnt_reg[16]_i_2_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.460 r  test_led_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.460    test_led_cnt_reg[20]_i_2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.794 r  test_led_cnt_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.825     8.619    test_led_cnt_reg[24]_i_2_n_6
    SLICE_X2Y76          LUT2 (Prop_lut2_I0_O)        0.329     8.948 r  test_led_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     8.948    test_led_cnt[22]
    SLICE_X2Y76          FDRE                                         r  test_led_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  test_led_cnt_reg[22]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X2Y76          FDRE (Setup_fdre_C_D)        0.118    15.354    test_led_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  6.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 test_led_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.510    SYS_CLK100M_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  test_led_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  test_led_cnt_reg[0]/Q
                         net (fo=3, routed)           0.197     1.848    test_led_cnt_reg_n_0_[0]
    SLICE_X4Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.893 r  test_led_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.893    test_led_cnt[0]
    SLICE_X4Y73          FDRE                                         r  test_led_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     2.024    SYS_CLK100M_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  test_led_cnt_reg[0]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.091     1.601    test_led_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.224ns (49.705%)  route 0.227ns (50.295%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.484    SYS_CLK100M_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  clk_div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.227     1.839    clk_div_cnt[1]
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.096     1.935 r  clk_div_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.935    clk_div_cnt[1]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk_div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.835     2.000    SYS_CLK100M_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_div_cnt_reg[1]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.107     1.591    clk_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.298%)  route 0.287ns (60.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.565     1.484    SYS_CLK100M_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  clk_div_cnt_reg[0]/Q
                         net (fo=3, routed)           0.287     1.913    clk_div_cnt[0]
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.958 r  clk_div_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.958    clk_div_cnt[0]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk_div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.835     2.000    SYS_CLK100M_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_div_cnt_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091     1.575    clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 test_led_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.381ns (62.712%)  route 0.227ns (37.288%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.510    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  test_led_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  test_led_cnt_reg[14]/Q
                         net (fo=2, routed)           0.061     1.735    test_led_cnt_reg_n_0_[14]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.845 r  test_led_cnt_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.166     2.011    test_led_cnt_reg[16]_i_2_n_6
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.107     2.118 r  test_led_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.118    test_led_cnt[14]
    SLICE_X2Y75          FDRE                                         r  test_led_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.026    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  test_led_cnt_reg[14]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X2Y75          FDRE (Hold_fdre_C_D)         0.121     1.631    test_led_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 test_led_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.469ns (69.321%)  route 0.208ns (30.679%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.510    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  test_led_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  test_led_cnt_reg[14]/Q
                         net (fo=2, routed)           0.061     1.735    test_led_cnt_reg_n_0_[14]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197     1.932 r  test_led_cnt_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.147     2.079    test_led_cnt_reg[16]_i_2_n_5
    SLICE_X2Y76          LUT2 (Prop_lut2_I0_O)        0.108     2.187 r  test_led_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.187    test_led_cnt[15]
    SLICE_X2Y76          FDRE                                         r  test_led_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  test_led_cnt_reg[15]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.120     1.644    test_led_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 test_led_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.386ns (57.300%)  route 0.288ns (42.700%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  test_led_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  test_led_cnt_reg[17]/Q
                         net (fo=3, routed)           0.063     1.739    test_led_cnt_reg_n_0_[17]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.854 r  test_led_cnt_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.224     2.078    test_led_cnt_reg[20]_i_2_n_7
    SLICE_X2Y76          LUT2 (Prop_lut2_I0_O)        0.107     2.185 r  test_led_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.185    test_led_cnt[17]
    SLICE_X2Y76          FDRE                                         r  test_led_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  test_led_cnt_reg[17]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.121     1.632    test_led_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 test_led_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.416ns (59.029%)  route 0.289ns (40.971%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.148     1.659 r  test_led_cnt_reg[6]/Q
                         net (fo=3, routed)           0.123     1.783    test_led_cnt_reg_n_0_[6]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.163     1.946 r  test_led_cnt_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.166     2.111    test_led_cnt_reg[8]_i_2_n_6
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.105     2.216 r  test_led_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.216    test_led_cnt[6]
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[6]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.131     1.642    test_led_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 test_led_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.418ns (58.687%)  route 0.294ns (41.313%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.148     1.659 r  test_led_cnt_reg[7]/Q
                         net (fo=2, routed)           0.128     1.787    test_led_cnt_reg_n_0_[7]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.951 r  test_led_cnt_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.166     2.118    test_led_cnt_reg[8]_i_2_n_5
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.106     2.224 r  test_led_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.224    test_led_cnt[7]
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[7]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.131     1.642    test_led_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 test_led_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.383ns (53.222%)  route 0.337ns (46.778%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  test_led_cnt_reg[3]/Q
                         net (fo=2, routed)           0.114     1.789    test_led_cnt_reg_n_0_[3]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  test_led_cnt_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.223     2.123    test_led_cnt_reg[4]_i_2_n_5
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.108     2.231 r  test_led_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.231    test_led_cnt[3]
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[3]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.121     1.632    test_led_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 test_led_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_led_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.424ns (55.509%)  route 0.340ns (44.491%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.510    SYS_CLK100M_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  test_led_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  test_led_cnt_reg[0]/Q
                         net (fo=3, routed)           0.142     1.793    test_led_cnt_reg_n_0_[0]
    SLICE_X3Y72          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.176     1.969 r  test_led_cnt_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.198     2.167    test_led_cnt_reg[4]_i_2_n_6
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.107     2.274 r  test_led_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.274    test_led_cnt[2]
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK100M (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK100M_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    SYS_CLK100M_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  test_led_cnt_reg[2]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y73          FDRE (Hold_fdre_C_D)         0.120     1.667    test_led_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.607    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYS_CLK100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYS_CLK100M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    clk_div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    clk_div_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     test_led_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y74     test_led_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     test_led_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     test_led_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     test_led_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     test_led_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76     test_led_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     test_led_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     test_led_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     test_led_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     test_led_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     test_led_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     test_led_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     test_led_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     test_led_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     test_led_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     test_led_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clk_div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clk_div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clk_div_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    clk_div_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     test_led_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     test_led_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     test_led_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y75     test_led_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     test_led_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     test_led_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  cam_pclk_pin

Setup :            0  Failing Endpoints,  Worst Slack      998.841ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.841ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.891ns  (logic 0.419ns (47.003%)  route 0.472ns (52.997%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE                         0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.472     0.891    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X28Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)       -0.268   999.732    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                998.841    

Slack (MET) :             998.865ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE                         0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y103        FDRE (Setup_fdre_C_D)       -0.268   999.732    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                998.865    

Slack (MET) :             998.868ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.963%)  route 0.581ns (56.037%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE                         0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.581     1.037    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X32Y104        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X32Y104        FDRE (Setup_fdre_C_D)       -0.095   999.905    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                998.868    

Slack (MET) :             998.880ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.855ns  (logic 0.419ns (49.017%)  route 0.436ns (50.983%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE                         0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.436     0.855    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y103        FDRE (Setup_fdre_C_D)       -0.265   999.735    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                998.880    

Slack (MET) :             998.967ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.940ns  (logic 0.456ns (48.486%)  route 0.484ns (51.514%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE                         0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.484     0.940    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y103        FDRE (Setup_fdre_C_D)       -0.092   999.908    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.908    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                998.967    

Slack (MET) :             999.002ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.498%)  route 0.447ns (49.502%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE                         0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.447     0.903    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X28Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)       -0.095   999.905    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                999.002    

Slack (MET) :             999.010ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.722ns  (logic 0.419ns (58.020%)  route 0.303ns (41.980%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE                         0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.303     0.722    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X28Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y103        FDRE (Setup_fdre_C_D)       -0.268   999.732    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                999.010    

Slack (MET) :             999.012ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.893ns  (logic 0.456ns (51.061%)  route 0.437ns (48.939%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE                         0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.437     0.893    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X29Y103        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y103        FDRE (Setup_fdre_C_D)       -0.095   999.905    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.893    
  -------------------------------------------------------------------
                         slack                                999.012    

Slack (MET) :             999.013ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.894ns  (logic 0.456ns (50.986%)  route 0.438ns (49.014%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104        FDRE                         0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.438     0.894    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X32Y104        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X32Y104        FDRE (Setup_fdre_C_D)       -0.093   999.907    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                999.013    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dbg_tck_pin fall@10.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.872%)  route 2.339ns (80.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.594     5.704    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.456     6.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.471     6.631    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.124     6.755 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         1.868     8.623    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X67Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     10.000    10.000 f  
    H1                                                0.000    10.000 f  TCK (IN)
                         net (fo=0)                   0.000    10.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    11.405 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    13.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.691 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.485    15.175    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X67Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.498    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X67Y122        FDCE (Recov_fdce_C_CLR)     -0.402    15.236    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dbg_tck_pin fall@10.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.580ns (19.872%)  route 2.339ns (80.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.175ns = ( 15.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.594     5.704    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.456     6.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.471     6.631    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.124     6.755 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         1.868     8.623    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X67Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     10.000    10.000 f  
    H1                                                0.000    10.000 f  TCK (IN)
                         net (fo=0)                   0.000    10.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    11.405 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    13.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.691 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.485    15.175    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X67Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg/C  (IS_INVERTED)
                         clock pessimism              0.498    15.673    
                         clock uncertainty           -0.035    15.638    
    SLICE_X67Y122        FDCE (Recov_fdce_C_CLR)     -0.402    15.236    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             14.697ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.580ns (12.006%)  route 4.251ns (87.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 25.174 - 20.000 ) 
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.594     5.704    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.456     6.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.471     6.631    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.124     6.755 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         3.780    10.535    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X71Y126        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.484    25.174    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X71Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg/C
                         clock pessimism              0.498    25.672    
                         clock uncertainty           -0.035    25.637    
    SLICE_X71Y126        FDCE (Recov_fdce_C_CLR)     -0.405    25.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg
  -------------------------------------------------------------------
                         required time                         25.232    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                 14.697    

Slack (MET) :             14.697ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wreoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.580ns (12.006%)  route 4.251ns (87.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 25.174 - 20.000 ) 
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.594     5.704    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.456     6.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.471     6.631    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.124     6.755 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         3.780    10.535    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X71Y126        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wreoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.484    25.174    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X71Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wreoz6_reg/C
                         clock pessimism              0.498    25.672    
                         clock uncertainty           -0.035    25.637    
    SLICE_X71Y126        FDCE (Recov_fdce_C_CLR)     -0.405    25.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wreoz6_reg
  -------------------------------------------------------------------
                         required time                         25.232    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                 14.697    

Slack (MET) :             14.742ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cbfoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 0.580ns (12.120%)  route 4.206ns (87.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 25.174 - 20.000 ) 
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.594     5.704    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.456     6.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.471     6.631    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.124     6.755 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         3.735    10.490    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X68Y126        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cbfoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.484    25.174    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X68Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cbfoz6_reg/C
                         clock pessimism              0.498    25.672    
                         clock uncertainty           -0.035    25.637    
    SLICE_X68Y126        FDCE (Recov_fdce_C_CLR)     -0.405    25.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cbfoz6_reg
  -------------------------------------------------------------------
                         required time                         25.232    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                 14.742    

Slack (MET) :             14.742ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gdfoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 0.580ns (12.120%)  route 4.206ns (87.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 25.174 - 20.000 ) 
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.594     5.704    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.456     6.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.471     6.631    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.124     6.755 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         3.735    10.490    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X68Y126        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gdfoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.484    25.174    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X68Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gdfoz6_reg/C
                         clock pessimism              0.498    25.672    
                         clock uncertainty           -0.035    25.637    
    SLICE_X68Y126        FDCE (Recov_fdce_C_CLR)     -0.405    25.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gdfoz6_reg
  -------------------------------------------------------------------
                         required time                         25.232    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                 14.742    

Slack (MET) :             14.742ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 0.580ns (12.120%)  route 4.206ns (87.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 25.174 - 20.000 ) 
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.594     5.704    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.456     6.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.471     6.631    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.124     6.755 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         3.735    10.490    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X68Y126        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.484    25.174    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X68Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg/C
                         clock pessimism              0.498    25.672    
                         clock uncertainty           -0.035    25.637    
    SLICE_X68Y126        FDCE (Recov_fdce_C_CLR)     -0.405    25.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/I0foz6_reg
  -------------------------------------------------------------------
                         required time                         25.232    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                 14.742    

Slack (MET) :             14.742ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y8foz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.786ns  (logic 0.580ns (12.120%)  route 4.206ns (87.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 25.174 - 20.000 ) 
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.594     5.704    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.456     6.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.471     6.631    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.124     6.755 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         3.735    10.490    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X68Y126        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y8foz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.484    25.174    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X68Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y8foz6_reg/C
                         clock pessimism              0.498    25.672    
                         clock uncertainty           -0.035    25.637    
    SLICE_X68Y126        FDCE (Recov_fdce_C_CLR)     -0.405    25.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y8foz6_reg
  -------------------------------------------------------------------
                         required time                         25.232    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                 14.742    

Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aqroz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 0.580ns (12.131%)  route 4.201ns (87.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 25.174 - 20.000 ) 
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.594     5.704    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.456     6.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.471     6.631    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.124     6.755 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         3.730    10.485    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X69Y126        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aqroz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.484    25.174    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X69Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aqroz6_reg/C
                         clock pessimism              0.498    25.672    
                         clock uncertainty           -0.035    25.637    
    SLICE_X69Y126        FDCE (Recov_fdce_C_CLR)     -0.405    25.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aqroz6_reg
  -------------------------------------------------------------------
                         required time                         25.232    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                 14.746    

Slack (MET) :             14.746ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 0.580ns (12.131%)  route 4.201ns (87.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 25.174 - 20.000 ) 
    Source Clock Delay      (SCD):    5.704ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.476     1.476 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.539     4.014    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.110 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.594     5.704    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.456     6.160 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.471     6.631    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.124     6.755 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         3.730    10.485    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X69Y126        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    H1                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.195    23.600    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.691 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.484    25.174    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X69Y126        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_reg/C
                         clock pessimism              0.498    25.672    
                         clock uncertainty           -0.035    25.637    
    SLICE_X69Y126        FDCE (Recov_fdce_C_CLR)     -0.405    25.232    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_reg
  -------------------------------------------------------------------
                         required time                         25.232    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                 14.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xkzzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.325%)  route 0.356ns (65.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.550     1.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.141     2.049 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.160     2.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.254 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.196     2.450    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X55Y123        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xkzzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.814     2.525    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X55Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xkzzz6_reg/C
                         clock pessimism             -0.607     1.919    
    SLICE_X55Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.827    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xkzzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zzzzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.325%)  route 0.356ns (65.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.550     1.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.141     2.049 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.160     2.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.254 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.196     2.450    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X55Y123        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zzzzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.814     2.525    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X55Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zzzzz6_reg/C
                         clock pessimism             -0.607     1.919    
    SLICE_X55Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.827    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zzzzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.606%)  route 0.422ns (69.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.550     1.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.141     2.049 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.160     2.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.254 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.262     2.516    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X54Y124        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.813     2.524    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X54Y124        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg/C
                         clock pessimism             -0.607     1.918    
    SLICE_X54Y124        FDCE (Remov_fdce_C_CLR)     -0.067     1.851    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lc0107_reg
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.222%)  route 0.450ns (70.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.550     1.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.141     2.049 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.160     2.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.254 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.291     2.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X56Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     2.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X56Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_reg/C
                         clock pessimism             -0.587     1.942    
    SLICE_X56Y122        FDCE (Remov_fdce_C_CLR)     -0.067     1.875    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_reg
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vj3nz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.222%)  route 0.450ns (70.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.550     1.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.141     2.049 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.160     2.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.254 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.291     2.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X56Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vj3nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     2.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X56Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vj3nz6_reg/C
                         clock pessimism             -0.587     1.942    
    SLICE_X56Y122        FDCE (Remov_fdce_C_CLR)     -0.067     1.875    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vj3nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xh3nz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.222%)  route 0.450ns (70.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.550     1.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.141     2.049 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.160     2.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.254 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.291     2.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X56Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xh3nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     2.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X56Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xh3nz6_reg/C
                         clock pessimism             -0.587     1.942    
    SLICE_X56Y122        FDCE (Remov_fdce_C_CLR)     -0.067     1.875    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xh3nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.222%)  route 0.450ns (70.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.550     1.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.141     2.049 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.160     2.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.254 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.291     2.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X57Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     2.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X57Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg/C
                         clock pessimism             -0.587     1.942    
    SLICE_X57Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.850    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T9ezz6_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tqdzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.222%)  route 0.450ns (70.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.550     1.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.141     2.049 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.160     2.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.254 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.291     2.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X57Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tqdzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     2.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X57Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tqdzz6_reg/C
                         clock pessimism             -0.587     1.942    
    SLICE_X57Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.850    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tqdzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.222%)  route 0.450ns (70.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.550     1.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.141     2.049 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.160     2.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.254 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.291     2.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X57Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     2.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X57Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg/C
                         clock pessimism             -0.587     1.942    
    SLICE_X57Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.850    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xmdzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5ezz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.222%)  route 0.450ns (70.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.089     1.332    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.358 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.550     1.908    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X52Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y122        FDCE (Prop_fdce_C_Q)         0.141     2.049 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=1, routed)           0.160     2.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X52Y122        LUT1 (Prop_lut1_I0_O)        0.045     2.254 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2/O
                         net (fo=281, routed)         0.291     2.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jkdoz6_i_2_n_0
    SLICE_X57Y122        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5ezz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    H1                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    H1                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.251     1.682    TCK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.711 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.817     2.528    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TCK_IBUF_BUFG
    SLICE_X57Y122        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5ezz6_reg/C
                         clock pessimism             -0.587     1.942    
    SLICE_X57Y122        FDCE (Remov_fdce_C_CLR)     -0.092     1.850    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5ezz6_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.694    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  cam_pclk_pin
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       38.707ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.707ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.076ns  (logic 0.419ns (38.925%)  route 0.657ns (61.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105                                     0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.657     1.076    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X30Y102        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X30Y102        FDRE (Setup_fdre_C_D)       -0.217    39.783    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.783    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                 38.707    

Slack (MET) :             38.710ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (41.002%)  route 0.603ns (58.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104                                     0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.603     1.022    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X31Y102        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X31Y102        FDRE (Setup_fdre_C_D)       -0.268    39.732    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 38.710    

Slack (MET) :             38.812ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.701%)  route 0.638ns (58.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105                                     0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.638     1.094    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X35Y104        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X35Y104        FDRE (Setup_fdre_C_D)       -0.095    39.905    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 38.812    

Slack (MET) :             38.838ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.674%)  route 0.613ns (57.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104                                     0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.613     1.069    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X31Y102        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X31Y102        FDRE (Setup_fdre_C_D)       -0.093    39.907    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                 38.838    

Slack (MET) :             38.868ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.864ns  (logic 0.419ns (48.514%)  route 0.445ns (51.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103                                     0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.445     0.864    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X31Y102        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X31Y102        FDRE (Setup_fdre_C_D)       -0.268    39.732    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                 38.868    

Slack (MET) :             38.887ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.891ns  (logic 0.419ns (47.032%)  route 0.472ns (52.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105                                     0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.472     0.891    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X30Y102        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X30Y102        FDRE (Setup_fdre_C_D)       -0.222    39.778    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.778    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                 38.887    

Slack (MET) :             38.962ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.768ns  (logic 0.419ns (54.557%)  route 0.349ns (45.443%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104                                     0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.349     0.768    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X33Y104        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y104        FDRE (Setup_fdre_C_D)       -0.270    39.730    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                 38.962    

Slack (MET) :             38.992ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.915ns  (logic 0.456ns (49.827%)  route 0.459ns (50.173%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y104                                     0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X32Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.459     0.915    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X35Y104        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X35Y104        FDRE (Setup_fdre_C_D)       -0.093    39.907    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                 38.992    

Slack (MET) :             39.033ns  (required time - arrival time)
  Source:                 u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.924ns  (logic 0.456ns (49.333%)  route 0.468ns (50.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105                                     0.000     0.000 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.468     0.924    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X30Y102        FDRE                                         r  u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X30Y102        FDRE (Setup_fdre_C_D)       -0.043    39.957    u_AHB_DCMI/u_fifo_for_dcmi/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.957    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                 39.033    





