
*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace

WARNING: Default location for XILINX_HLS not found

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Aug 13 15:41:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1503.371 ; gain = 70.840 ; free physical = 3048 ; free virtual = 7959
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top top_wrapper -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.dcp' for cell 'top_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_0_1/top_ila_0_1.dcp' for cell 'top_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/top_ila_1_0.dcp' for cell 'top_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.dcp' for cell 'top_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.dcp' for cell 'top_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_1_0/top_mmio_subsystem_1_0.dcp' for cell 'top_i/mmio_subsystem_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.dcp' for cell 'top_i/rst_clk_wiz_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_v10_0/top_dlmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_v10_0/top_ilmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_lmb_bram_0/top_lmb_bram_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1835.145 ; gain = 0.000 ; free physical = 2823 ; free virtual = 7668
INFO: [Netlist 29-17] Analyzing 559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: top_i/ila_0 UUID: 09db4b93-0b7e-50f4-9b38-98d946757f3c 
INFO: [Chipscope 16-324] Core: top_i/ila_1 UUID: f178a93f-6110-5027-8edc-7404612e6827 
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2635.602 ; gain = 563.898 ; free physical = 2162 ; free virtual = 7054
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_0/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_0/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_0/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_0/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_1/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_1/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_1/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_1/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/constrs_1/new/mmio_subsystem.xdc]
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/constrs_1/new/mmio_subsystem.xdc]
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2635.602 ; gain = 0.000 ; free physical = 2163 ; free virtual = 7052
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 292 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 228 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 48 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2635.602 ; gain = 1069.832 ; free physical = 2163 ; free virtual = 7052
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2665.352 ; gain = 29.750 ; free physical = 2079 ; free virtual = 6968

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 194be9ed5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2688.164 ; gain = 22.812 ; free physical = 2069 ; free virtual = 6960

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4532ab2bdb141ad5.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3021.875 ; gain = 0.000 ; free physical = 1531 ; free virtual = 6498
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3021.875 ; gain = 0.000 ; free physical = 1514 ; free virtual = 6481
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1c68caf92

Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3021.875 ; gain = 21.812 ; free physical = 1514 ; free virtual = 6481
Phase 1.1 Core Generation And Design Setup | Checksum: 1c68caf92

Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3021.875 ; gain = 21.812 ; free physical = 1514 ; free virtual = 6481

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1c68caf92

Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3021.875 ; gain = 21.812 ; free physical = 1514 ; free virtual = 6481
Phase 1 Initialization | Checksum: 1c68caf92

Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3021.875 ; gain = 21.812 ; free physical = 1514 ; free virtual = 6481

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1c68caf92

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3021.875 ; gain = 21.812 ; free physical = 1514 ; free virtual = 6481

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1c68caf92

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3021.875 ; gain = 21.812 ; free physical = 1514 ; free virtual = 6481
Phase 2 Timer Update And Timing Data Collection | Checksum: 1c68caf92

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3021.875 ; gain = 21.812 ; free physical = 1514 ; free virtual = 6481

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 21 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 22f71d2f2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3021.875 ; gain = 21.812 ; free physical = 1518 ; free virtual = 6486
Retarget | Checksum: 22f71d2f2
INFO: [Opt 31-389] Phase Retarget created 69 cells and removed 123 cells
INFO: [Opt 31-1021] In phase Retarget, 86 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 214b0d357

Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3021.875 ; gain = 21.812 ; free physical = 1518 ; free virtual = 6485
Constant propagation | Checksum: 214b0d357
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 39 cells
INFO: [Opt 31-1021] In phase Constant propagation, 53 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3021.875 ; gain = 0.000 ; free physical = 1533 ; free virtual = 6500
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3021.875 ; gain = 0.000 ; free physical = 1533 ; free virtual = 6500
Phase 5 Sweep | Checksum: 24db44c3e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3021.875 ; gain = 21.812 ; free physical = 1533 ; free virtual = 6500
Sweep | Checksum: 24db44c3e
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 136 cells
INFO: [Opt 31-1021] In phase Sweep, 1271 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst to drive 51 load(s) on clock net top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG
INFO: [Opt 31-194] Inserted BUFG top_i/mmio_subsystem_1/inst/control/r_addr_reg[1]_1[0]_BUFG_inst to drive 32 load(s) on clock net top_i/mmio_subsystem_1/inst/control/r_addr_reg[1]_1_BUFG[0]
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 27f6cccfe

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3053.891 ; gain = 53.828 ; free physical = 1533 ; free virtual = 6500
BUFG optimization | Checksum: 27f6cccfe
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 27f6cccfe

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3053.891 ; gain = 53.828 ; free physical = 1533 ; free virtual = 6500
Shift Register Optimization | Checksum: 27f6cccfe
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 277c84894

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3053.891 ; gain = 53.828 ; free physical = 1533 ; free virtual = 6500
Post Processing Netlist | Checksum: 277c84894
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 61 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 13b0ac2a4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3053.891 ; gain = 53.828 ; free physical = 1533 ; free virtual = 6500

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3053.891 ; gain = 0.000 ; free physical = 1540 ; free virtual = 6508
Phase 9.2 Verifying Netlist Connectivity | Checksum: 13b0ac2a4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3053.891 ; gain = 53.828 ; free physical = 1540 ; free virtual = 6508
Phase 9 Finalization | Checksum: 13b0ac2a4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 3053.891 ; gain = 53.828 ; free physical = 1540 ; free virtual = 6508
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              69  |             123  |                                             86  |
|  Constant propagation         |               2  |              39  |                                             53  |
|  Sweep                        |               1  |             136  |                                           1271  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             61  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13b0ac2a4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 3053.891 ; gain = 53.828 ; free physical = 1540 ; free virtual = 6508

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 5 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 0 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 1e93a6b48

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6378
Ending Power Optimization Task | Checksum: 1e93a6b48

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3311.781 ; gain = 257.891 ; free physical = 1407 ; free virtual = 6378

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e93a6b48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6378

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6378
Ending Netlist Obfuscation Task | Checksum: 184cccd13

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1407 ; free virtual = 6378
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 3311.781 ; gain = 676.180 ; free physical = 1407 ; free virtual = 6378
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1397 ; free virtual = 6369
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1397 ; free virtual = 6369
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1397 ; free virtual = 6370
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1396 ; free virtual = 6368
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1396 ; free virtual = 6368
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1396 ; free virtual = 6369
Write Physdb Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1396 ; free virtual = 6369
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1359 ; free virtual = 6339
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 109dadb5c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1357 ; free virtual = 6337
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1357 ; free virtual = 6337

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 21afaf417

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1364 ; free virtual = 6348

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27a482ada

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1382 ; free virtual = 6363

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27a482ada

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1383 ; free virtual = 6364
Phase 1 Placer Initialization | Checksum: 27a482ada

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1383 ; free virtual = 6364

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 253ba0084

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1513 ; free virtual = 6494

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2600faac3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1516 ; free virtual = 6502

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2600faac3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1516 ; free virtual = 6502

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2fcc2d64c

Time (s): cpu = 00:00:51 ; elapsed = 00:00:14 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1569 ; free virtual = 6552

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2a3e72fea

Time (s): cpu = 00:00:54 ; elapsed = 00:00:15 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1564 ; free virtual = 6547

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 281 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 129 nets or LUTs. Breaked 0 LUT, combined 129 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1538 ; free virtual = 6528

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            129  |                   129  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            129  |                   129  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 27ba47c09

Time (s): cpu = 00:00:57 ; elapsed = 00:00:16 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1558 ; free virtual = 6544
Phase 2.5 Global Place Phase2 | Checksum: 21b744e4b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1558 ; free virtual = 6543
Phase 2 Global Placement | Checksum: 21b744e4b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1558 ; free virtual = 6543

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2168b1d70

Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1545 ; free virtual = 6531

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b68a6084

Time (s): cpu = 00:01:05 ; elapsed = 00:00:19 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1552 ; free virtual = 6538

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11a40bf18

Time (s): cpu = 00:01:06 ; elapsed = 00:00:19 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1546 ; free virtual = 6532

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1309214fc

Time (s): cpu = 00:01:06 ; elapsed = 00:00:19 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1546 ; free virtual = 6532

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1aa04a4b9

Time (s): cpu = 00:01:11 ; elapsed = 00:00:23 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1542 ; free virtual = 6529

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2026253df

Time (s): cpu = 00:01:12 ; elapsed = 00:00:23 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1548 ; free virtual = 6536

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 27eecc7e3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:23 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1548 ; free virtual = 6536
Phase 3 Detail Placement | Checksum: 27eecc7e3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:23 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1548 ; free virtual = 6536

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2d9f4b792

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.275 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d8f725ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1543 ; free virtual = 6531
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2d49a2329

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1543 ; free virtual = 6531
Phase 4.1.1.1 BUFG Insertion | Checksum: 2d9f4b792

Time (s): cpu = 00:01:22 ; elapsed = 00:00:27 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1543 ; free virtual = 6531

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.275. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 3025c6f46

Time (s): cpu = 00:01:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1543 ; free virtual = 6531

Time (s): cpu = 00:01:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1543 ; free virtual = 6531
Phase 4.1 Post Commit Optimization | Checksum: 3025c6f46

Time (s): cpu = 00:01:23 ; elapsed = 00:00:27 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1543 ; free virtual = 6531

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 3025c6f46

Time (s): cpu = 00:01:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1542 ; free virtual = 6530

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 3025c6f46

Time (s): cpu = 00:01:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1541 ; free virtual = 6529
Phase 4.3 Placer Reporting | Checksum: 3025c6f46

Time (s): cpu = 00:01:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1540 ; free virtual = 6527

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1540 ; free virtual = 6527

Time (s): cpu = 00:01:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1540 ; free virtual = 6527
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2526641b6

Time (s): cpu = 00:01:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1539 ; free virtual = 6527
Ending Placer Task | Checksum: 1a9b203e2

Time (s): cpu = 00:01:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1550 ; free virtual = 6538
105 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:29 ; elapsed = 00:00:28 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1550 ; free virtual = 6538
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1537 ; free virtual = 6525
INFO: [Vivado 12-24828] Executing command : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1516 ; free virtual = 6503
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1521 ; free virtual = 6510
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1497 ; free virtual = 6499
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1497 ; free virtual = 6499
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1497 ; free virtual = 6500
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1497 ; free virtual = 6501
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1489 ; free virtual = 6493
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1489 ; free virtual = 6493
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1495 ; free virtual = 6492
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.275 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1496 ; free virtual = 6494
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1488 ; free virtual = 6495
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1488 ; free virtual = 6495
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1488 ; free virtual = 6495
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1488 ; free virtual = 6495
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1488 ; free virtual = 6496
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3311.781 ; gain = 0.000 ; free physical = 1488 ; free virtual = 6496
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e3d497e6 ConstDB: 0 ShapeSum: 2dc28098 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: 2f4a1326 | NumContArr: b43a4fed | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 268d6584d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 3372.746 ; gain = 60.965 ; free physical = 1244 ; free virtual = 6243

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 268d6584d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 3372.746 ; gain = 60.965 ; free physical = 1244 ; free virtual = 6243

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 268d6584d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 3372.746 ; gain = 60.965 ; free physical = 1244 ; free virtual = 6244
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2b528a3a4

Time (s): cpu = 00:01:14 ; elapsed = 00:00:57 . Memory (MB): peak = 3440.504 ; gain = 128.723 ; free physical = 1168 ; free virtual = 6167
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.580  | TNS=0.000  | WHS=-0.559 | THS=-365.606|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1d4981101

Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 3440.504 ; gain = 128.723 ; free physical = 1184 ; free virtual = 6189
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.580  | TNS=0.000  | WHS=-0.559 | THS=-4.205 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2a10e37cd

Time (s): cpu = 00:01:22 ; elapsed = 00:00:59 . Memory (MB): peak = 3440.504 ; gain = 128.723 ; free physical = 1181 ; free virtual = 6190

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00585079 %
  Global Horizontal Routing Utilization  = 0.0149703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10956
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10934
  Number of Partially Routed Nets     = 22
  Number of Node Overlaps             = 37

Phase 2 Router Initialization | Checksum: 209af4a41

Time (s): cpu = 00:01:24 ; elapsed = 00:00:59 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1196 ; free virtual = 6201

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 209af4a41

Time (s): cpu = 00:01:24 ; elapsed = 00:00:59 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1196 ; free virtual = 6201

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 21aacc24a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1198 ; free virtual = 6202
Phase 4 Initial Routing | Checksum: 21aacc24a

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1198 ; free virtual = 6202

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 896
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.629  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 28d0da73f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1203 ; free virtual = 6208
Phase 5 Rip-up And Reroute | Checksum: 28d0da73f

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1202 ; free virtual = 6207

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a4c33f43

Time (s): cpu = 00:01:40 ; elapsed = 00:01:06 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1203 ; free virtual = 6208
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.695  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 24ebc2b84

Time (s): cpu = 00:01:40 ; elapsed = 00:01:06 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1203 ; free virtual = 6208

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 24ebc2b84

Time (s): cpu = 00:01:40 ; elapsed = 00:01:06 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1203 ; free virtual = 6208
Phase 6 Delay and Skew Optimization | Checksum: 24ebc2b84

Time (s): cpu = 00:01:40 ; elapsed = 00:01:06 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1203 ; free virtual = 6208

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.695  | TNS=0.000  | WHS=-0.559 | THS=-0.975 |


Phase 7.1.1 Lut RouteThru Assignment for hold
Phase 7.1.1 Lut RouteThru Assignment for hold | Checksum: 227a5dc5d

Time (s): cpu = 00:01:43 ; elapsed = 00:01:07 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1204 ; free virtual = 6209
Phase 7.1 Hold Fix Iter | Checksum: 227a5dc5d

Time (s): cpu = 00:01:43 ; elapsed = 00:01:07 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1204 ; free virtual = 6209

Phase 7.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.695  | TNS=0.000  | WHS=-0.559 | THS=-0.975 |

Phase 7.2 Additional Hold Fix | Checksum: 1e61dda34

Time (s): cpu = 00:01:46 ; elapsed = 00:01:08 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1208 ; free virtual = 6213

Phase 7.3 Non Free Resource Hold Fix Iter
Phase 7.3 Non Free Resource Hold Fix Iter | Checksum: 1e8d0960c

Time (s): cpu = 00:01:47 ; elapsed = 00:01:08 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1205 ; free virtual = 6214
Phase 7 Post Hold Fix | Checksum: 1e8d0960c

Time (s): cpu = 00:01:47 ; elapsed = 00:01:08 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1205 ; free virtual = 6214

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.680292 %
  Global Horizontal Routing Utilization  = 1.00869 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1e8d0960c

Time (s): cpu = 00:01:48 ; elapsed = 00:01:08 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1200 ; free virtual = 6209

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1e8d0960c

Time (s): cpu = 00:01:48 ; elapsed = 00:01:08 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1194 ; free virtual = 6203

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1dc3f43a6

Time (s): cpu = 00:01:49 ; elapsed = 00:01:09 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1201 ; free virtual = 6210

Phase 11 Post Process Routing
WARNING: [Route 35-419] Router was unable to fix hold violation on pin top_i/ila_1/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/D driven by global clock buffer BUFGCTRL_X0Y3.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin top_i/ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M_i_1/I0 driven by global clock buffer BUFGCTRL_X0Y3.
Resolution: Run report_timing_summary to analyze the hold violations.
Phase 11 Post Process Routing | Checksum: 1dc3f43a6

Time (s): cpu = 00:01:49 ; elapsed = 00:01:09 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1201 ; free virtual = 6210

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 1dc3f43a6

Time (s): cpu = 00:01:52 ; elapsed = 00:01:10 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1205 ; free virtual = 6210
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.695  | TNS=0.000  | WHS=-0.559 | THS=-0.975 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1dc3f43a6

Time (s): cpu = 00:01:52 ; elapsed = 00:01:10 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1205 ; free virtual = 6210
Total Elapsed time in route_design: 69.58 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1e015570c

Time (s): cpu = 00:01:52 ; elapsed = 00:01:10 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1205 ; free virtual = 6210
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1e015570c

Time (s): cpu = 00:01:52 ; elapsed = 00:01:10 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1205 ; free virtual = 6210

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:52 ; elapsed = 00:01:10 . Memory (MB): peak = 3451.590 ; gain = 139.809 ; free physical = 1205 ; free virtual = 6210
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
149 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:45 ; elapsed = 00:00:14 . Memory (MB): peak = 3546.273 ; gain = 94.684 ; free physical = 1113 ; free virtual = 6134
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3546.273 ; gain = 0.000 ; free physical = 1108 ; free virtual = 6127
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3546.273 ; gain = 0.000 ; free physical = 1097 ; free virtual = 6129
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3546.273 ; gain = 0.000 ; free physical = 1097 ; free virtual = 6129
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3546.273 ; gain = 0.000 ; free physical = 1097 ; free virtual = 6131
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3546.273 ; gain = 0.000 ; free physical = 1097 ; free virtual = 6132
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3546.273 ; gain = 0.000 ; free physical = 1097 ; free virtual = 6132
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3546.273 ; gain = 0.000 ; free physical = 1097 ; free virtual = 6132
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Aug 13 15:44:30 2025...

*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace

WARNING: Default location for XILINX_HLS not found

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Aug 13 15:44:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
Command: open_checkpoint top_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1754.809 ; gain = 0.000 ; free physical = 2518 ; free virtual = 7551
INFO: [Netlist 29-17] Analyzing 575 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1865.340 ; gain = 3.000 ; free physical = 2447 ; free virtual = 7486
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2527.371 ; gain = 0.000 ; free physical = 1978 ; free virtual = 7014
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2527.371 ; gain = 0.000 ; free physical = 1978 ; free virtual = 7013
Read PlaceDB: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2527.371 ; gain = 0.000 ; free physical = 1976 ; free virtual = 7011
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.371 ; gain = 0.000 ; free physical = 1976 ; free virtual = 7011
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2527.371 ; gain = 0.000 ; free physical = 1972 ; free virtual = 7007
Read Physdb Files: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2527.371 ; gain = 0.000 ; free physical = 1972 ; free virtual = 7007
Restored from archive | CPU: 0.750000 secs | Memory: 15.308449 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2527.371 ; gain = 5.938 ; free physical = 1972 ; free virtual = 7007
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2527.371 ; gain = 0.000 ; free physical = 1972 ; free virtual = 7007
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 297 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 228 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 47 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 22 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2535.371 ; gain = 1057.152 ; free physical = 1972 ; free virtual = 7007
Command: write_bitstream -force top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 3171.000 ; gain = 635.629 ; free physical = 1377 ; free virtual = 6426
INFO: [Common 17-206] Exiting Vivado at Wed Aug 13 15:45:36 2025...
