library ieee;
use ieee.std_logic_1164.all;

entity and2_gate is
port(a,b:in std:logic;)y: outt std_logic);
end entity;

architecture behav of and2_gate is

beginy<= a and b;

end architecture;