m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim
vSistemaEmbarcado_RAM
!s110 1745881473
!i10b 1
!s100 B?n_1hGMUc9HocS=EdV7i1
Ilm4Fn`>l04i>j5BVX^FJR1
VDg1SIo80bB@j0V0VzS_@n1
dC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/ModelSim
w1745881042
8C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_RAM.v
FC:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_RAM.v
L0 21
OV;L;10.5b;63
r1
!s85 0
31
!s108 1745881473.000000
!s107 C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_RAM.v|
!s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ENGG57_LABIV_Plataforma-para-Jogos-em-FPGA/ModuloProcessador/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/SistemaEmbarcado_RAM.v|-work|RAM|
!i113 1
o-work RAM
tCvgOpt 0
n@sistema@embarcado_@r@a@m
