# RTL Design Practice Problems (QuickSilicon)

This repository contains solutions to the RTL design challenges provided in the **"21 Days RTL Design Course"** by QuickSilicon.

Each day's challenge focuses on core RTL design principles using Verilog/SystemVerilog and aims to strengthen digital design fundamentals through hands-on problem solving.

## Challenge List
 ----------------------------------------
| Day | Problem Name                     |
|-----|----------------------------------|
| 1   | Basic 2:1 Multiplexer            |
| 2   | 4:1 Multiplexer                  |
| 3   | Decoder Design                   |
| 4   | Priority Encoder                 |
| 5   | Simple Arbiter (Fixed Priority)  |
| 6   | Round Robin Arbiter              |
| 7   | Barrel Shifter                   |
| 8   | Bit Reversal                     |
| 9   | Parity Generator & Checker       |
| 10  | Population Count (Bit Counter)   |
| 11  | LFSR Based PRNG                  |
| 12  | Sequence Detector (Mealy)        |
| 13  | Sequence Detector (Moore)        |
| 14  | One Hot Encoder                  |
| 15  | Masked Round Robin Arbiter       |
| 16  | APB Master                       |
| 17  | Basic FIFO                       |
| 18  | Asynchronous FIFO                |
| 19  | Up-Down Counter                  |
| 20  | Traffic Light Controller         |
| 21  | ALU Design                       |
 ----------------------------------------
ðŸ”—(https://quicksilicon.in/course/21daysofrtl)

