// Seed: 605323515
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_5;
  assign module_1._id_15 = 0;
endmodule
module module_0 #(
    parameter id_15 = 32'd71
) (
    input wor id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output wand id_5,
    input wire id_6,
    input supply1 id_7,
    input tri id_8,
    output tri0 id_9,
    input wor id_10,
    input supply0 module_1,
    input tri0 id_12,
    output tri0 id_13,
    output wand id_14,
    output uwire _id_15,
    input supply1 id_16,
    output wire id_17,
    output tri0 id_18,
    output tri1 id_19,
    input uwire id_20,
    output tri0 id_21
);
  always_comb @(posedge -1 or posedge 1'b0) begin : LABEL_0
    id_23;
  end
  logic [id_15 : 1 'b0] id_24 = id_24;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24,
      id_24
  );
  wire id_25;
  xor primCall (id_5, id_20, id_16, id_4, id_12, id_3, id_6, id_2, id_10, id_0, id_24, id_7);
endmodule
