

================================================================
== Vitis HLS Report for 'v_frmbuf_wr'
================================================================
* Date:           Sat Dec 17 00:28:22 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min   |    max    | min |    max    |   Type  |
    +---------+-----------+----------+-----------+-----+-----------+---------+
    |       28|  141583690|  0.280 us|  1.416 sec|   29|  141583691|       no|
    +---------+-----------+----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+-----------+----------+-----------+-----+-----------+----------+
        |                                |                     |   Latency (cycles)  |  Latency (absolute)  |     Interval    | Pipeline |
        |            Instance            |        Module       |   min   |    max    |    min   |    max    | min |    max    |   Type   |
        +--------------------------------+---------------------+---------+-----------+----------+-----------+-----+-----------+----------+
        |grp_FrmbufWrHlsDataFlow_fu_184  |FrmbufWrHlsDataFlow  |       24|  141583685|  0.240 us|  1.416 sec|    7|  141583683|  dataflow|
        +--------------------------------+---------------------+---------+-----------+----------+-----------+-----+-----------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      52|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|     0|    3827|    5320|    0|
|Memory           |        0|     -|       6|       6|    -|
|Multiplexer      |        -|     -|       -|      88|    -|
|Register         |        -|     -|     136|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|     1|    3969|    5466|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|    ~0|       1|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+----+------+------+-----+
    |            Instance            |        Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------+---------------------+---------+----+------+------+-----+
    |CTRL_s_axi_U                    |CTRL_s_axi           |        0|   0|   238|   360|    0|
    |grp_FrmbufWrHlsDataFlow_fu_184  |FrmbufWrHlsDataFlow  |        8|   0|  2778|  3703|    0|
    |mm_video_m_axi_U                |mm_video_m_axi       |        0|   0|   811|  1252|    0|
    |mul_12ns_3ns_15_1_1_U141        |mul_12ns_3ns_15_1_1  |        0|   0|     0|     5|    0|
    +--------------------------------+---------------------+---------+----+------+------+-----+
    |Total                           |                     |        8|   0|  3827|  5320|    0|
    +--------------------------------+---------------------+---------+----+------+------+-----+

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_14ns_15ns_29_4_1_U142  |mul_mul_14ns_15ns_29_4_1  |    i0 * i1|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |BYTES_PER_PIXEL_U  |BYTES_PER_PIXEL_ROM_AUTO_1R  |        0|  3|   3|    0|    44|    3|     1|          132|
    |MEMORY2LIVE_U      |MEMORY2LIVE_ROM_AUTO_1R      |        0|  3|   3|    0|    44|    3|     1|          132|
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                             |        0|  6|   6|    0|    88|    6|     2|          264|
    +-------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |s_axi_CTRL_flush_done                            |       and|   0|  0|   2|           1|           0|
    |empty_61_fu_234_p2                               |      icmp|   0|  0|  10|           6|           6|
    |empty_62_fu_240_p2                               |      icmp|   0|  0|  10|           6|           5|
    |empty_64_fu_252_p2                               |      icmp|   0|  0|  10|           6|           5|
    |empty_66_fu_264_p2                               |      icmp|   0|  0|  10|           6|           5|
    |ap_sync_grp_FrmbufWrHlsDataFlow_fu_184_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_FrmbufWrHlsDataFlow_fu_184_ap_ready  |        or|   0|  0|   2|           1|           1|
    |empty_63_fu_246_p2                               |        or|   0|  0|   2|           1|           1|
    |empty_65_fu_258_p2                               |        or|   0|  0|   2|           1|           1|
    |empty_67_fu_270_p2                               |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                            |          |   0|  0|  52|          30|          26|
    +-------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |WidthInBytes_reg_174              |   9|          2|   15|         30|
    |ap_NS_fsm                         |  43|          8|    1|          8|
    |mm_video_AWVALID                  |   9|          2|    1|          2|
    |mm_video_BREADY                   |   9|          2|    1|          2|
    |mm_video_WVALID                   |   9|          2|    1|          2|
    |s_axis_video_TREADY_int_regslice  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  88|         18|   20|         46|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |WidthInBytes_reg_174                                 |  15|   0|   15|          0|
    |ap_CS_fsm                                            |   7|   0|    7|          0|
    |ap_sync_reg_grp_FrmbufWrHlsDataFlow_fu_184_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_FrmbufWrHlsDataFlow_fu_184_ap_ready  |   1|   0|    1|          0|
    |colorFormat_reg_381                                  |   3|   0|    3|          0|
    |empty_59_reg_332                                     |  12|   0|   12|          0|
    |empty_60_reg_337                                     |  12|   0|   12|          0|
    |empty_67_reg_352                                     |   1|   0|    1|          0|
    |empty_reg_327                                        |   6|   0|    6|          0|
    |frm_buffer_read_reg_317                              |  32|   0|   32|          0|
    |grp_FrmbufWrHlsDataFlow_fu_184_ap_start_reg          |   1|   0|    1|          0|
    |s_axi_CTRL_flush_done                                |   1|   0|    1|          0|
    |stride_read_reg_322                                  |  16|   0|   16|          0|
    |zext_ln132_1_reg_342                                 |  12|   0|   15|          3|
    |zext_ln132_reg_347                                   |  16|   0|   32|         16|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 136|   0|  155|         19|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_CTRL_AWVALID       |   in|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_AWREADY       |  out|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_AWADDR        |   in|    7|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_WVALID        |   in|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_WREADY        |  out|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_WDATA         |   in|   32|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_WSTRB         |   in|    4|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_ARVALID       |   in|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_ARREADY       |  out|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_ARADDR        |   in|    7|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_RVALID        |  out|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_RREADY        |   in|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_RDATA         |  out|   32|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_RRESP         |  out|    2|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_BVALID        |  out|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_BREADY        |   in|    1|       s_axi|                   CTRL|        scalar|
|s_axi_CTRL_BRESP         |  out|    2|       s_axi|                   CTRL|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|            v_frmbuf_wr|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|            v_frmbuf_wr|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|            v_frmbuf_wr|  return value|
|m_axi_mm_video_AWVALID   |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWREADY   |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWADDR    |  out|   32|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWID      |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWLEN     |  out|    8|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWSIZE    |  out|    3|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWBURST   |  out|    2|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWLOCK    |  out|    2|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWCACHE   |  out|    4|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWPROT    |  out|    3|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWQOS     |  out|    4|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWREGION  |  out|    4|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_AWUSER    |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_WVALID    |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_WREADY    |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_WDATA     |  out|  128|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_WSTRB     |  out|   16|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_WLAST     |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_WID       |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_WUSER     |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARVALID   |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARREADY   |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARADDR    |  out|   32|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARID      |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARLEN     |  out|    8|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARSIZE    |  out|    3|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARBURST   |  out|    2|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARLOCK    |  out|    2|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARCACHE   |  out|    4|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARPROT    |  out|    3|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARQOS     |  out|    4|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARREGION  |  out|    4|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_ARUSER    |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_RVALID    |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_RREADY    |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_RDATA     |   in|  128|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_RLAST     |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_RID       |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_RUSER     |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_RRESP     |   in|    2|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_BVALID    |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_BREADY    |  out|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_BRESP     |   in|    2|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_BID       |   in|    1|       m_axi|               mm_video|       pointer|
|m_axi_mm_video_BUSER     |   in|    1|       m_axi|               mm_video|       pointer|
|s_axis_video_TDATA       |   in|   64|        axis|  s_axis_video_V_data_V|       pointer|
|s_axis_video_TVALID      |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TREADY      |  out|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST       |   in|    1|        axis|  s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP       |   in|    8|        axis|  s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB       |   in|    8|        axis|  s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER       |   in|    1|        axis|  s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST       |   in|    1|        axis|  s_axis_video_V_last_V|       pointer|
|s_axis_video_TID         |   in|    1|        axis|    s_axis_video_V_id_V|       pointer|
+-------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 5 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%frm_buffer_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %frm_buffer"   --->   Operation 8 'read' 'frm_buffer_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%video_format_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %video_format"   --->   Operation 9 'read' 'video_format_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%stride_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %stride"   --->   Operation 10 'read' 'stride_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %height"   --->   Operation 11 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %width"   --->   Operation 12 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = trunc i16 %video_format_read"   --->   Operation 13 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_59 = trunc i16 %height_read"   --->   Operation 14 'trunc' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_60 = trunc i16 %width_read"   --->   Operation 15 'trunc' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln73 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:73]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mm_video, void @empty_13, i32 0, i32 0, void @empty_14, i32 100, i32 2073600, void @empty_15, void @empty_11, void @empty_14, i32 16, i32 4, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %mm_video"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %width"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_18, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %height"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_4, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %stride"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stride, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_23, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stride, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %video_format"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %video_format, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_20, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %video_format, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frm_buffer, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_24, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_25, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frm_buffer, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_25, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frm_buffer2, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_26, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_25, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frm_buffer2, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_25, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frm_buffer3, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_27, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_25, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frm_buffer3, void @empty_19, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_25, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_axis_video_V_data_V, i8 %s_axis_video_V_keep_V, i8 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s_axis_video_V_data_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %s_axis_video_V_keep_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %s_axis_video_V_strb_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_user_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_last_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_id_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_video_V_dest_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_17, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specstablecontent_ln99 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void " [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:99]   --->   Operation 46 'specstablecontent' 'specstablecontent_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specstablecontent_ln101 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void " [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:101]   --->   Operation 47 'specstablecontent' 'specstablecontent_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specstablecontent_ln103 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %stride, void " [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:103]   --->   Operation 48 'specstablecontent' 'specstablecontent_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specstablecontent_ln105 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %video_format, void " [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:105]   --->   Operation 49 'specstablecontent' 'specstablecontent_ln105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln132_1 = zext i12 %empty_60" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:132]   --->   Operation 50 'zext' 'zext_ln132_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i16 %video_format_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:132]   --->   Operation 51 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.78ns)   --->   "%empty_61 = icmp_eq  i6 %empty, i6 43"   --->   Operation 52 'icmp' 'empty_61' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.78ns)   --->   "%empty_62 = icmp_eq  i6 %empty, i6 25"   --->   Operation 53 'icmp' 'empty_62' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node empty_67)   --->   "%empty_63 = or i1 %empty_62, i1 %empty_61"   --->   Operation 54 'or' 'empty_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.78ns)   --->   "%empty_64 = icmp_eq  i6 %empty, i6 23"   --->   Operation 55 'icmp' 'empty_64' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node empty_67)   --->   "%empty_65 = or i1 %empty_64, i1 %empty_63"   --->   Operation 56 'or' 'empty_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.78ns)   --->   "%empty_66 = icmp_eq  i6 %empty, i6 22"   --->   Operation 57 'icmp' 'empty_66' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.28ns) (out node of the LUT)   --->   "%empty_67 = or i1 %empty_66, i1 %empty_65"   --->   Operation 58 'or' 'empty_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_67, void %if.else, void %if.then"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%BYTES_PER_PIXEL_addr = getelementptr i3 %BYTES_PER_PIXEL, i32 0, i32 %zext_ln132" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:150]   --->   Operation 60 'getelementptr' 'BYTES_PER_PIXEL_addr' <Predicate = (!empty_67)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.67ns)   --->   "%BYTES_PER_PIXEL_load = load i6 %BYTES_PER_PIXEL_addr" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:150]   --->   Operation 61 'load' 'BYTES_PER_PIXEL_load' <Predicate = (!empty_67)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 44> <ROM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %empty_60, i2 0" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (empty_67)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i14 %shl_ln" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 63 'zext' 'zext_ln138' <Predicate = (empty_67)> <Delay = 0.00>
ST_1 : Operation 64 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln138 = mul i29 %zext_ln138, i29 21846" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 64 'mul' 'mul_ln138' <Predicate = (empty_67)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.86>
ST_2 : Operation 65 [1/2] (0.67ns)   --->   "%BYTES_PER_PIXEL_load = load i6 %BYTES_PER_PIXEL_addr" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:150]   --->   Operation 65 'load' 'BYTES_PER_PIXEL_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 44> <ROM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%BYTES_PER_PIXEL_load_cast = zext i3 %BYTES_PER_PIXEL_load" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:150]   --->   Operation 66 'zext' 'BYTES_PER_PIXEL_load_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.18ns)   --->   "%mul_ln150 = mul i15 %zext_ln132_1, i15 %BYTES_PER_PIXEL_load_cast" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:150]   --->   Operation 67 'mul' 'mul_ln150' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 3 <SV = 1> <Delay = 0.53>
ST_3 : Operation 69 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln138 = mul i29 %zext_ln138, i29 21846" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 69 'mul' 'mul_ln138' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 2> <Delay = 0.53>
ST_4 : Operation 70 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln138 = mul i29 %zext_ln138, i29 21846" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 70 'mul' 'mul_ln138' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 3> <Delay = 0.67>
ST_5 : Operation 71 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln138 = mul i29 %zext_ln138, i29 21846" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 71 'mul' 'mul_ln138' <Predicate = (empty_67)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i29.i32.i32, i29 %mul_ln138, i32 16, i32 28" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 72 'partselect' 'tmp' <Predicate = (empty_67)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i13 %tmp" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:139]   --->   Operation 73 'zext' 'zext_ln139' <Predicate = (empty_67)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.42ns)   --->   "%br_ln139 = br void %if.end" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:139]   --->   Operation 74 'br' 'br_ln139' <Predicate = (empty_67)> <Delay = 0.42>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%MEMORY2LIVE_addr = getelementptr i3 %MEMORY2LIVE, i32 0, i32 %zext_ln132" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:153]   --->   Operation 75 'getelementptr' 'MEMORY2LIVE_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (0.67ns)   --->   "%colorFormat = load i6 %MEMORY2LIVE_addr" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:153]   --->   Operation 76 'load' 'colorFormat' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 44> <ROM>

State 6 <SV = 4> <Delay = 2.51>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%WidthInBytes = phi i15 %zext_ln139, void %if.then, i15 %mul_ln150, void %if.else" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:138]   --->   Operation 77 'phi' 'WidthInBytes' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/2] (0.67ns)   --->   "%colorFormat = load i6 %MEMORY2LIVE_addr" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:153]   --->   Operation 78 'load' 'colorFormat' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 44> <ROM>
ST_6 : Operation 79 [2/2] (1.83ns)   --->   "%call_ln154 = call void @FrmbufWrHlsDataFlow, i64 %s_axis_video_V_data_V, i8 %s_axis_video_V_keep_V, i8 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i128 %mm_video, i32 %frm_buffer_read, i15 %WidthInBytes, i3 %colorFormat, i12 %empty_60, i12 %empty_59, i16 %stride_read, i6 %empty" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:154]   --->   Operation 79 'call' 'call_ln154' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln154 = call void @FrmbufWrHlsDataFlow, i64 %s_axis_video_V_data_V, i8 %s_axis_video_V_keep_V, i8 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i128 %mm_video, i32 %frm_buffer_read, i15 %WidthInBytes, i3 %colorFormat, i12 %empty_60, i12 %empty_59, i16 %stride_read, i6 %empty" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:154]   --->   Operation 80 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln160 = ret" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frm_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:160]   --->   Operation 81 'ret' 'ret_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mm_video]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ video_format]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frm_buffer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frm_buffer2]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frm_buffer3]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ BYTES_PER_PIXEL]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ MEMORY2LIVE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
frm_buffer_read           (read             ) [ 00111111]
video_format_read         (read             ) [ 00000000]
stride_read               (read             ) [ 00111111]
height_read               (read             ) [ 00000000]
width_read                (read             ) [ 00000000]
empty                     (trunc            ) [ 00111111]
empty_59                  (trunc            ) [ 00111111]
empty_60                  (trunc            ) [ 00111111]
spectopmodule_ln73        (spectopmodule    ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000]
specinterface_ln0         (specinterface    ) [ 00000000]
specstablecontent_ln99    (specstablecontent) [ 00000000]
specstablecontent_ln101   (specstablecontent) [ 00000000]
specstablecontent_ln103   (specstablecontent) [ 00000000]
specstablecontent_ln105   (specstablecontent) [ 00000000]
zext_ln132_1              (zext             ) [ 00100000]
zext_ln132                (zext             ) [ 00111100]
empty_61                  (icmp             ) [ 00000000]
empty_62                  (icmp             ) [ 00000000]
empty_63                  (or               ) [ 00000000]
empty_64                  (icmp             ) [ 00000000]
empty_65                  (or               ) [ 00000000]
empty_66                  (icmp             ) [ 00000000]
empty_67                  (or               ) [ 01111100]
br_ln0                    (br               ) [ 00000000]
BYTES_PER_PIXEL_addr      (getelementptr    ) [ 00100000]
shl_ln                    (bitconcatenate   ) [ 00000000]
zext_ln138                (zext             ) [ 00111100]
BYTES_PER_PIXEL_load      (load             ) [ 00000000]
BYTES_PER_PIXEL_load_cast (zext             ) [ 00000000]
mul_ln150                 (mul              ) [ 00100110]
br_ln0                    (br               ) [ 00100110]
mul_ln138                 (mul              ) [ 00000000]
tmp                       (partselect       ) [ 00000000]
zext_ln139                (zext             ) [ 00100110]
br_ln139                  (br               ) [ 00100110]
MEMORY2LIVE_addr          (getelementptr    ) [ 00000010]
WidthInBytes              (phi              ) [ 00000011]
colorFormat               (load             ) [ 00000001]
call_ln154                (call             ) [ 00000000]
ret_ln160                 (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mm_video">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_video"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stride">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="video_format">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="video_format"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frm_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frm_buffer"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frm_buffer2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="frm_buffer2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="frm_buffer3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="frm_buffer3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="BYTES_PER_PIXEL">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BYTES_PER_PIXEL"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="MEMORY2LIVE">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MEMORY2LIVE"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FrmbufWrHlsDataFlow"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="frm_buffer_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frm_buffer_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="video_format_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="video_format_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="stride_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="height_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="width_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="BYTES_PER_PIXEL_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BYTES_PER_PIXEL_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BYTES_PER_PIXEL_load/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="MEMORY2LIVE_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="16" slack="3"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MEMORY2LIVE_addr/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="colorFormat/5 "/>
</bind>
</comp>

<comp id="174" class="1005" name="WidthInBytes_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="15" slack="1"/>
<pin id="176" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opset="WidthInBytes (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="WidthInBytes_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="13" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="15" slack="3"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="WidthInBytes/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_FrmbufWrHlsDataFlow_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="0" index="3" bw="8" slack="0"/>
<pin id="189" dir="0" index="4" bw="1" slack="0"/>
<pin id="190" dir="0" index="5" bw="1" slack="0"/>
<pin id="191" dir="0" index="6" bw="1" slack="0"/>
<pin id="192" dir="0" index="7" bw="1" slack="0"/>
<pin id="193" dir="0" index="8" bw="128" slack="0"/>
<pin id="194" dir="0" index="9" bw="32" slack="4"/>
<pin id="195" dir="0" index="10" bw="15" slack="0"/>
<pin id="196" dir="0" index="11" bw="3" slack="0"/>
<pin id="197" dir="0" index="12" bw="12" slack="4"/>
<pin id="198" dir="0" index="13" bw="12" slack="4"/>
<pin id="199" dir="0" index="14" bw="16" slack="4"/>
<pin id="200" dir="0" index="15" bw="6" slack="4"/>
<pin id="201" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln154/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="empty_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="empty_59_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_59/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="empty_60_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_60/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln132_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln132_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="empty_61_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="6" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_61/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_62_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="0" index="1" bw="6" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_62/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="empty_63_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_63/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="empty_64_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="6" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_64/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="empty_65_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_65/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="empty_66_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="0" index="1" bw="6" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_66/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="empty_67_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_67/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="shl_ln_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="14" slack="0"/>
<pin id="278" dir="0" index="1" bw="12" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln138_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="14" slack="0"/>
<pin id="286" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="BYTES_PER_PIXEL_load_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="3" slack="0"/>
<pin id="290" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="BYTES_PER_PIXEL_load_cast/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="mul_ln150_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="1"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln150/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="13" slack="0"/>
<pin id="299" dir="0" index="1" bw="29" slack="0"/>
<pin id="300" dir="0" index="2" bw="6" slack="0"/>
<pin id="301" dir="0" index="3" bw="6" slack="0"/>
<pin id="302" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln139_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="13" slack="0"/>
<pin id="308" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/5 "/>
</bind>
</comp>

<comp id="310" class="1007" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="14" slack="0"/>
<pin id="312" dir="0" index="1" bw="15" slack="0"/>
<pin id="313" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln138/1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="frm_buffer_read_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="4"/>
<pin id="319" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="frm_buffer_read "/>
</bind>
</comp>

<comp id="322" class="1005" name="stride_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="4"/>
<pin id="324" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="stride_read "/>
</bind>
</comp>

<comp id="327" class="1005" name="empty_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="4"/>
<pin id="329" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="332" class="1005" name="empty_59_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="12" slack="4"/>
<pin id="334" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="empty_59 "/>
</bind>
</comp>

<comp id="337" class="1005" name="empty_60_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="12" slack="4"/>
<pin id="339" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="empty_60 "/>
</bind>
</comp>

<comp id="342" class="1005" name="zext_ln132_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="15" slack="1"/>
<pin id="344" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln132_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="zext_ln132_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="3"/>
<pin id="349" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln132 "/>
</bind>
</comp>

<comp id="352" class="1005" name="empty_67_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="3"/>
<pin id="354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_67 "/>
</bind>
</comp>

<comp id="356" class="1005" name="BYTES_PER_PIXEL_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="1"/>
<pin id="358" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="BYTES_PER_PIXEL_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="zext_ln138_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="29" slack="1"/>
<pin id="363" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln138 "/>
</bind>
</comp>

<comp id="366" class="1005" name="mul_ln150_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="3"/>
<pin id="368" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln150 "/>
</bind>
</comp>

<comp id="371" class="1005" name="zext_ln139_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="15" slack="1"/>
<pin id="373" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln139 "/>
</bind>
</comp>

<comp id="376" class="1005" name="MEMORY2LIVE_addr_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="1"/>
<pin id="378" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="MEMORY2LIVE_addr "/>
</bind>
</comp>

<comp id="381" class="1005" name="colorFormat_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="1"/>
<pin id="383" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="colorFormat "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="122"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="46" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="177" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="202"><net_src comp="116" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="184" pin=5"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="184" pin=6"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="184" pin=7"/></net>

<net id="210"><net_src comp="0" pin="0"/><net_sink comp="184" pin=8"/></net>

<net id="211"><net_src comp="177" pin="4"/><net_sink comp="184" pin=10"/></net>

<net id="212"><net_src comp="168" pin="3"/><net_sink comp="184" pin=11"/></net>

<net id="216"><net_src comp="124" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="136" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="142" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="124" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="238"><net_src comp="213" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="98" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="213" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="100" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="234" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="213" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="102" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="246" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="213" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="104" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="258" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="106" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="221" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="108" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="155" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="112" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="58" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="305"><net_src comp="114" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="309"><net_src comp="297" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="284" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="110" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="316"><net_src comp="310" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="320"><net_src comp="118" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="184" pin=9"/></net>

<net id="325"><net_src comp="130" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="184" pin=14"/></net>

<net id="330"><net_src comp="213" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="184" pin=15"/></net>

<net id="335"><net_src comp="217" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="184" pin=13"/></net>

<net id="340"><net_src comp="221" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="184" pin=12"/></net>

<net id="345"><net_src comp="225" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="350"><net_src comp="229" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="355"><net_src comp="270" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="148" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="364"><net_src comp="284" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="369"><net_src comp="292" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="374"><net_src comp="306" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="379"><net_src comp="161" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="384"><net_src comp="168" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="184" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mm_video | {6 7 }
 - Input state : 
	Port: v_frmbuf_wr : width | {1 }
	Port: v_frmbuf_wr : height | {1 }
	Port: v_frmbuf_wr : stride | {1 }
	Port: v_frmbuf_wr : video_format | {1 }
	Port: v_frmbuf_wr : frm_buffer | {1 }
	Port: v_frmbuf_wr : s_axis_video_V_data_V | {6 7 }
	Port: v_frmbuf_wr : s_axis_video_V_keep_V | {6 7 }
	Port: v_frmbuf_wr : s_axis_video_V_strb_V | {6 7 }
	Port: v_frmbuf_wr : s_axis_video_V_user_V | {6 7 }
	Port: v_frmbuf_wr : s_axis_video_V_last_V | {6 7 }
	Port: v_frmbuf_wr : s_axis_video_V_id_V | {6 7 }
	Port: v_frmbuf_wr : s_axis_video_V_dest_V | {6 7 }
	Port: v_frmbuf_wr : BYTES_PER_PIXEL | {1 2 }
	Port: v_frmbuf_wr : MEMORY2LIVE | {5 6 }
  - Chain level:
	State 1
		zext_ln132_1 : 1
		empty_61 : 1
		empty_62 : 1
		empty_63 : 2
		empty_64 : 1
		empty_65 : 2
		empty_66 : 1
		empty_67 : 2
		br_ln0 : 2
		BYTES_PER_PIXEL_addr : 1
		BYTES_PER_PIXEL_load : 2
		shl_ln : 1
		zext_ln138 : 2
		mul_ln138 : 3
	State 2
		BYTES_PER_PIXEL_load_cast : 1
		mul_ln150 : 2
	State 3
	State 4
	State 5
		tmp : 1
		zext_ln139 : 2
		colorFormat : 1
	State 6
		call_ln154 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   |  grp_FrmbufWrHlsDataFlow_fu_184  |    0    |  2.989  |   2462  |   855   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          empty_61_fu_234         |    0    |    0    |    0    |    10   |
|   icmp   |          empty_62_fu_240         |    0    |    0    |    0    |    10   |
|          |          empty_64_fu_252         |    0    |    0    |    0    |    10   |
|          |          empty_66_fu_264         |    0    |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          empty_63_fu_246         |    0    |    0    |    0    |    2    |
|    or    |          empty_65_fu_258         |    0    |    0    |    0    |    2    |
|          |          empty_67_fu_270         |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|    mul   |         mul_ln150_fu_292         |    0    |    0    |    0    |    5    |
|          |            grp_fu_310            |    1    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |    frm_buffer_read_read_fu_118   |    0    |    0    |    0    |    0    |
|          |   video_format_read_read_fu_124  |    0    |    0    |    0    |    0    |
|   read   |      stride_read_read_fu_130     |    0    |    0    |    0    |    0    |
|          |      height_read_read_fu_136     |    0    |    0    |    0    |    0    |
|          |      width_read_read_fu_142      |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           empty_fu_213           |    0    |    0    |    0    |    0    |
|   trunc  |          empty_59_fu_217         |    0    |    0    |    0    |    0    |
|          |          empty_60_fu_221         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        zext_ln132_1_fu_225       |    0    |    0    |    0    |    0    |
|          |         zext_ln132_fu_229        |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln138_fu_284        |    0    |    0    |    0    |    0    |
|          | BYTES_PER_PIXEL_load_cast_fu_288 |    0    |    0    |    0    |    0    |
|          |         zext_ln139_fu_306        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_276          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|partselect|            tmp_fu_297            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    1    |  2.989  |   2462  |   906   |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|BYTES_PER_PIXEL|    0   |    3   |    3   |
|  MEMORY2LIVE  |    0   |    3   |    3   |
+---------------+--------+--------+--------+
|     Total     |    0   |    6   |    6   |
+---------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|BYTES_PER_PIXEL_addr_reg_356|    6   |
|  MEMORY2LIVE_addr_reg_376  |    6   |
|    WidthInBytes_reg_174    |   15   |
|     colorFormat_reg_381    |    3   |
|      empty_59_reg_332      |   12   |
|      empty_60_reg_337      |   12   |
|      empty_67_reg_352      |    1   |
|        empty_reg_327       |    6   |
|   frm_buffer_read_reg_317  |   32   |
|      mul_ln150_reg_366     |   15   |
|     stride_read_reg_322    |   16   |
|    zext_ln132_1_reg_342    |   15   |
|     zext_ln132_reg_347     |   32   |
|     zext_ln138_reg_361     |   29   |
|     zext_ln139_reg_371     |   15   |
+----------------------------+--------+
|            Total           |   215  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_155       |  p0  |   2  |   6  |   12   ||    9    |
|        grp_access_fu_168       |  p0  |   2  |   6  |   12   ||    9    |
| grp_FrmbufWrHlsDataFlow_fu_184 |  p11 |   2  |   3  |    6   ||    9    |
|           grp_fu_310           |  p0  |   2  |  14  |   28   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   58   ||  1.708  ||    36   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    2   |  2462  |   906  |
|   Memory  |    0   |    -   |    -   |    6   |    6   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |    -   |   215  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |    4   |  2683  |   948  |
+-----------+--------+--------+--------+--------+--------+
