vendor_name = ModelSim
source_file = 1, /home/shrey/Documents/microlab337/components_datapath/mux4to1.vhd
source_file = 1, /home/shrey/Documents/microlab337/components_datapath/mux2to1.vhd
source_file = 1, /home/shrey/Documents/microlab337/components_datapath/decoder3_16.vhd
source_file = 1, /home/shrey/Documents/microlab337/components_datapath/datapath.vhd
source_file = 1, /home/shrey/Documents/microlab337/components_datapath/alu.vhd
source_file = 1, /home/shrey/Documents/microlab337/components_datapath/TwosComplement.vhd
source_file = 1, /home/shrey/Documents/microlab337/components_datapath/trail_zero7.vhd
source_file = 1, /home/shrey/Documents/microlab337/components_datapath/temp_reg.vhdl
source_file = 1, /home/shrey/Documents/microlab337/components_datapath/sign_ext.vhd
source_file = 1, /home/shrey/Documents/microlab337/components_datapath/registers.vhd
source_file = 1, /home/shrey/Documents/microlab337/components_datapath/regfile.vhd
source_file = 1, /home/shrey/Documents/microlab337/components_datapath/ram.vhd
source_file = 1, /home/shrey/Documents/microlab337/components_datapath/priorityEncoder.vhd
source_file = 1, /home/shrey/Documents/microlab337/components_datapath/mux8to1.vhd
source_file = 1, /home/shrey/Documents/microlab337/TopLevel.vhd
source_file = 1, /home/shrey/Documents/microlab337/controlPath/FSM_new.vhd
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf
source_file = 1, /home/shrey/Documents/microlab337/Final/db/TopLevel.ram0_ram_70290b37.hdl.mif
design_name = TopLevel
instance = comp, \clk~input , clk~input, TopLevel, 1
instance = comp, \reset~input , reset~input, TopLevel, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
