// Seed: 228487230
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output reg id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_8;
  always @(*) begin : LABEL_0
    fork
      #1 id_8 = id_8;
    join
    id_5 <= 1;
    id_5 = id_7;
  end
  wire id_9;
  assign module_1.id_3 = 0;
  wire id_10;
  ;
  wire [-1 : -1] id_11;
  wor id_12 = id_6 == id_4;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1
    , id_3
);
  generate
    for (id_4 = id_3; 1; id_0 = -1) begin : LABEL_0
      initial begin : LABEL_1
        $signed(46);
        ;
        for (id_3 = id_3 * {-1, id_4}; 1 + -1; id_4 = id_4) id_4 <= id_4;
      end
      assign id_3 = -1;
    end
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
endmodule
