Library {
  Name			  "casper_library"
  Version		  6.5
  MdlSubVersion		  0
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  PostLoadFcn		  "% Stub definitions for mask variables\ndelay_depth="
"16;\nn_bits=8;\nbin_pt=7;"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "all"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  Created		  "Mon Aug 21 14:15:01 2006"
  Creator		  "mwagner"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "mwagner"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Nov 16 15:11:33 2007"
  ModelVersionFormat	  "1.%<AutoIncrement:699>"
  ConfigurationManager	  "None"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "casper_library"
    Location		    [22, 74, 906, 876]
    Open		    off
    ModelBrowserVisibility  off
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "Accumulators"
      Ports		      []
      Position		      [95, 290, 147, 341]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Accumulators"
	Location		[194, 220, 826, 695]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "dram_vacc"
	  Ports			  [4, 4]
	  Position		  [160, 82, 255, 183]
	  BackgroundColor	  "[1.000000, 0.501961, 0.501961]"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskPromptString	  "Vector length??(# cycles)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "acc_length=@1;"
	  MaskInitialization	  "valid_length = 36;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1024"
	  System {
	    Name		    "dram_vacc"
	    Location		    [2, 74, 1254, 939]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "new_acc"
	      Position		      [25, 668, 55, 682]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "data_in"
	      Position		      [25, 708, 55, 722]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_data"
	      Position		      [30, 773, 60, 787]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "ack_RB"
	      Position		      [2215, 788, 2245, 802]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Adder"
	      Ports		      [6, 5]
	      Position		      [765, 663, 950, 857]
	      BackgroundColor	      "yellow"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"Adder"
		Location		[2, 70, 1262, 935]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "FIFO_data"
		  Position		  [65, 223, 95, 237]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_FIFO_data"
		  Position		  [860, 468, 890, 482]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "dram_data"
		  Position		  [45, 538, 75, 552]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_dram_data"
		  Position		  [855, 528, 885, 542]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ctrl_ready"
		  Position		  [65, 133, 95, 147]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "output_fifo_empty"
		  Position		  [80, 848, 110, 862]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub4"
		  Ports			  [3, 1]
		  Position		  [895, 173, 945, 207]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub5"
		  Ports			  [3, 1]
		  Position		  [895, 223, 945, 257]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub6"
		  Ports			  [3, 1]
		  Position		  [895, 273, 945, 307]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub7"
		  Ports			  [3, 1]
		  Position		  [895, 323, 945, 357]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "3"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat1"
		  Ports			  [2, 1]
		  Position		  [1170, 256, 1215, 294]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat1v1"
		  Ports			  [2, 1]
		  Position		  [1005, 190, 1045, 230]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat4"
		  Ports			  [2, 1]
		  Position		  [1005, 290, 1045, 330]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [585, 357, 625, 383]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "32"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [1035, 535, 1060, 555]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [1015, 465, 1040, 485]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [175, 130, 200, 150]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [2, 1]
		  Position		  [1290, 467, 1330, 503]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "on"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [605, 943, 635, 957]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out10"
		  Ports			  [1, 1]
		  Position		  [930, 43, 960, 57]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out11"
		  Ports			  [1, 1]
		  Position		  [930, 58, 960, 72]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out12"
		  Ports			  [1, 1]
		  Position		  [930, 73, 960, 87]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out13"
		  Ports			  [1, 1]
		  Position		  [1520, 313, 1550, 327]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out14"
		  Ports			  [1, 1]
		  Position		  [1520, 338, 1550, 352]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out15"
		  Ports			  [1, 1]
		  Position		  [1520, 363, 1550, 377]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out16"
		  Ports			  [1, 1]
		  Position		  [1520, 288, 1550, 302]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out17"
		  Ports			  [1, 1]
		  Position		  [1520, 213, 1550, 227]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out18"
		  Ports			  [1, 1]
		  Position		  [1520, 238, 1550, 252]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out19"
		  Ports			  [1, 1]
		  Position		  [1520, 263, 1550, 277]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [605, 963, 635, 977]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out20"
		  Ports			  [1, 1]
		  Position		  [1520, 188, 1550, 202]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out21"
		  Ports			  [1, 1]
		  Position		  [1520, 388, 1550, 402]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out22"
		  Ports			  [1, 1]
		  Position		  [1055, 43, 1085, 57]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out23"
		  Ports			  [1, 1]
		  Position		  [1055, 58, 1085, 72]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out24"
		  Ports			  [1, 1]
		  Position		  [1055, 73, 1085, 87]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out25"
		  Ports			  [1, 1]
		  Position		  [1055, 28, 1085, 42]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out26"
		  Ports			  [1, 1]
		  Position		  [1180, 43, 1210, 57]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out27"
		  Ports			  [1, 1]
		  Position		  [1180, 58, 1210, 72]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out28"
		  Ports			  [1, 1]
		  Position		  [1180, 73, 1210, 87]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out29"
		  Ports			  [1, 1]
		  Position		  [1305, 43, 1335, 57]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out3"
		  Ports			  [1, 1]
		  Position		  [600, 1043, 630, 1057]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out30"
		  Ports			  [1, 1]
		  Position		  [1305, 58, 1335, 72]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out31"
		  Ports			  [1, 1]
		  Position		  [1305, 73, 1335, 87]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out32"
		  Ports			  [1, 1]
		  Position		  [1305, 28, 1335, 42]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out33"
		  Ports			  [1, 1]
		  Position		  [1180, 28, 1210, 42]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out4"
		  Ports			  [1, 1]
		  Position		  [600, 1063, 630, 1077]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out5"
		  Ports			  [1, 1]
		  Position		  [600, 1083, 630, 1097]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out6"
		  Ports			  [1, 1]
		  Position		  [605, 983, 635, 997]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out7"
		  Ports			  [1, 1]
		  Position		  [605, 1003, 635, 1017]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out8"
		  Ports			  [1, 1]
		  Position		  [605, 1023, 635, 1037]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out9"
		  Ports			  [1, 1]
		  Position		  [930, 28, 960, 42]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [1155, 573, 1180, 602]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [2, 1]
		  Position		  [995, 528, 1020, 557]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [1155, 483, 1180, 512]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [705, 382, 730, 448]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [705, 472, 730, 538]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [705, 562, 730, 628]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  Ports			  [3, 1]
		  Position		  [705, 647, 730, 713]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [705, 172, 740, 188]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [705, 222, 740, 238]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret10"
		  Ports			  [1, 1]
		  Position		  [965, 292, 985, 308]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret11"
		  Ports			  [1, 1]
		  Position		  [965, 312, 985, 328]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [705, 272, 740, 288]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret3"
		  Ports			  [1, 1]
		  Position		  [705, 322, 740, 338]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret4"
		  Ports			  [1, 1]
		  Position		  [600, 407, 635, 423]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret5"
		  Ports			  [1, 1]
		  Position		  [600, 497, 635, 513]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret6"
		  Ports			  [1, 1]
		  Position		  [600, 587, 635, 603]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret7"
		  Ports			  [1, 1]
		  Position		  [600, 672, 635, 688]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret8"
		  Ports			  [1, 1]
		  Position		  [965, 192, 985, 208]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret9"
		  Ports			  [1, 1]
		  Position		  [965, 212, 985, 228]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope1"
		  Ports			  [4]
		  Position		  [975, 24, 1010, 91]
		  Floating		  off
		  Location		  [5, 49, 1029, 718]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "fifo_data"
		    axes2		    "dram_data"
		    axes3		    "ctrl_ready"
		    axes4		    "mask_dram_data"
		  }
		  YMin			  "0~0~0~-1"
		  YMax			  "1~1750~1~1"
		  SaveName		  "ScopeData30"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope2"
		  Ports			  [8]
		  Position		  [680, 940, 735, 1100]
		  Floating		  off
		  Location		  [-3, 41, 1021, 710]
		  Open			  off
		  NumInputPorts		  "8"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "mask_regular_valid"
		    axes2		    "fake_valid"
		    axes3		    "sync_out"
		    axes4		    "mask_dram_data"
		    axes5		    "special_dram_ack"
		    axes6		    "sync"
		    axes7		    "valid_fifo_data"
		    axes8		    "ctrl_ready"
		  }
		  YMin			  "0~0~0~0~0~0~0~0"
		  YMax			  "1~1~1~1~1~1~1~1"
		  SaveName		  "ScopeData16"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope3"
		  Ports			  [9]
		  Position		  [1590, 185, 1670, 405]
		  Floating		  off
		  Location		  [5, 49, 1029, 718]
		  Open			  off
		  NumInputPorts		  "9"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "fifo_data"
		    axes2		    "dram_data"
		    axes3		    "ctrl_ready"
		    axes4		    "mask_dram_data"
		    axes5		    "%<SignalLabel>"
		    axes6		    "%<SignalLabel>"
		    axes7		    "%<SignalLabel>"
		    axes8		    "%<SignalLabel>"
		    axes9		    "%<SignalLabel>"
		  }
		  YMin			  "0~0~0~-1~-5~-5~-5~-5~-5"
		  YMax			  "1~1750~1~1~5~5~5~5~5"
		  SaveName		  "ScopeData11"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope4"
		  Ports			  [4]
		  Position		  [1100, 24, 1135, 91]
		  Floating		  off
		  Location		  [5, 49, 1029, 718]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "fifo_data"
		    axes2		    "dram_data"
		    axes3		    "ctrl_ready"
		    axes4		    "mask_dram_data"
		  }
		  YMin			  "0~0~0~-1"
		  YMax			  "1~1750~1~1"
		  SaveName		  "ScopeData4"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope5"
		  Ports			  [4]
		  Position		  [1225, 24, 1260, 91]
		  Floating		  off
		  Location		  [5, 49, 1029, 718]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "fifo_data"
		    axes2		    "dram_data"
		    axes3		    "ctrl_ready"
		    axes4		    "mask_dram_data"
		  }
		  YMin			  "0~0~0~-1"
		  YMax			  "1~1750~1~1"
		  SaveName		  "ScopeData5"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope6"
		  Ports			  [4]
		  Position		  [1350, 24, 1385, 91]
		  Floating		  off
		  Location		  [5, 49, 1029, 718]
		  Open			  off
		  NumInputPorts		  "4"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "fifo_data"
		    axes2		    "dram_data"
		    axes3		    "ctrl_ready"
		    axes4		    "mask_dram_data"
		  }
		  YMin			  "0~0~0~-1"
		  YMax			  "1~1750~1~1"
		  SaveName		  "ScopeData6"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [170, 221, 220, 239]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "128"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice15"
		  Ports			  [1, 1]
		  Position		  [615, 171, 665, 189]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "96"
		  base1			  "MSB of Input"
		  bit0			  "96"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice16"
		  Ports			  [1, 1]
		  Position		  [615, 222, 665, 238]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "-32"
		  base1			  "MSB of Input"
		  bit0			  "64"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice17"
		  Ports			  [1, 1]
		  Position		  [615, 272, 665, 288]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "32"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice18"
		  Ports			  [1, 1]
		  Position		  [615, 321, 665, 339]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [520, 406, 570, 424]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "104"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [520, 497, 570, 513]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "72"
		  base1			  "MSB of Input"
		  bit0			  "72"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  Ports			  [1, 1]
		  Position		  [520, 587, 570, 603]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "32"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  Ports			  [1, 1]
		  Position		  [520, 671, 570, 689]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "32"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "and1"
		  Ports			  [2, 1]
		  Position		  [1320, 649, 1340, 696]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "and2"
		  Ports			  [2, 1]
		  Position		  [1100, 462, 1120, 513]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "and3"
		  Ports			  [2, 1]
		  Position		  [1420, 472, 1440, 523]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "and4"
		  Ports			  [2, 1]
		  Position		  [1420, 552, 1440, 603]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "and5"
		  Ports			  [2, 1]
		  Position		  [1420, 637, 1440, 688]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast2"
		  Ports			  [1, 1]
		  Position		  [1060, 200, 1090, 220]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "72"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "cast3"
		  Ports			  [1, 1]
		  Position		  [1060, 300, 1090, 320]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "72"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "initializer"
		  Ports			  [5, 5]
		  Position		  [315, 769, 485, 881]
		  BackgroundColor	  "[1.000000, 0.501961, 0.501961]"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "initializer"
		    Location		    [2, 70, 1262, 935]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [165, 163, 195, 177]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_fifo_data"
		    Position		    [650, 483, 680, 497]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ctrl_ready"
		    Position		    [165, 498, 195, 512]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_output"
		    Position		    [890, 918, 920, 932]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "output_fifo_empty"
		    Position		    [165, 418, 195, 432]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [1290, 329, 1315, 351]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "34"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "6"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [565, 589, 590, 611]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "4"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [525, 764, 550, 786]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "9"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant4"
		    Ports		    [0, 1]
		    Position		    [1090, 947, 1130, 973]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "acc_length-2"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "20"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [90, 334, 115, 356]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "4"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [1175, 810, 1195, 835]
		    Orientation		    "down"
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [1535, 750, 1560, 770]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter1"
		    Ports		    [2, 1]
		    Position		    [1230, 273, 1260, 362]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "6"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "35"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter2"
		    Ports		    [2, 1]
		    Position		    [530, 628, 565, 692]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "35"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [1130, 858, 1165, 922]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "20"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "35"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out1"
		    Ports		    [1, 1]
		    Position		    [1775, 443, 1805, 457]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out10"
		    Ports		    [1, 1]
		    Position		    [650, 253, 680, 267]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out11"
		    Ports		    [1, 1]
		    Position		    [650, 278, 680, 292]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out12"
		    Ports		    [1, 1]
		    Position		    [650, 303, 680, 317]
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out13"
		    Ports		    [1, 1]
		    Position		    [650, 328, 680, 342]
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out14"
		    Ports		    [1, 1]
		    Position		    [1140, 444, 1165, 456]
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out15"
		    Ports		    [1, 1]
		    Position		    [1140, 464, 1165, 476]
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out16"
		    Ports		    [1, 1]
		    Position		    [1140, 484, 1165, 496]
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out17"
		    Ports		    [1, 1]
		    Position		    [1140, 504, 1165, 516]
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out18"
		    Ports		    [1, 1]
		    Position		    [1140, 524, 1165, 536]
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out19"
		    Ports		    [1, 1]
		    Position		    [1775, 543, 1805, 557]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out2"
		    Ports		    [1, 1]
		    Position		    [1805, 23, 1835, 37]
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out20"
		    Ports		    [1, 1]
		    Position		    [1775, 568, 1805, 582]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out21"
		    Ports		    [1, 1]
		    Position		    [1550, 688, 1580, 702]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out22"
		    Ports		    [1, 1]
		    Position		    [1545, 708, 1575, 722]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out23"
		    Ports		    [1, 1]
		    Position		    [1545, 728, 1575, 742]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out24"
		    Ports		    [1, 1]
		    Position		    [1775, 468, 1805, 482]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out25"
		    Ports		    [1, 1]
		    Position		    [1775, 493, 1805, 507]
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out26"
		    Ports		    [1, 1]
		    Position		    [1775, 518, 1805, 532]
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out3"
		    Ports		    [1, 1]
		    Position		    [1805, 48, 1835, 62]
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out4"
		    Ports		    [1, 1]
		    Position		    [1805, 73, 1835, 87]
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out5"
		    Ports		    [1, 1]
		    Position		    [1805, 98, 1835, 112]
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out6"
		    Ports		    [1, 1]
		    Position		    [1505, 603, 1535, 617]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out7"
		    Ports		    [1, 1]
		    Position		    [1505, 623, 1535, 637]
		    NamePlacement	    "alternate"
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out8"
		    Ports		    [1, 1]
		    Position		    [1505, 643, 1535, 657]
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Gateway Out9"
		    Ports		    [1, 1]
		    Position		    [1540, 663, 1570, 677]
		    SourceBlock		    "xbsIndex_r3/Gateway Out"
		    SourceType		    "Xilinx Gateway Out"
		    output_type		    "Double"
		    nbits		    "8"
		    bin_pt		    "6"
		    arith_type		    "Boolean"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    hdl_port		    "off"
		    timing_constraint	    "None"
		    locs_specified	    "off"
		    LOCs		    "{}"
		    needs_fixed_name	    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [1730, 177, 1760, 193]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [860, 497, 890, 513]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter3"
		    Ports		    [1, 1]
		    Position		    [417, 745, 433, 775]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter4"
		    Ports		    [1, 1]
		    Position		    [1465, 752, 1495, 768]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [3, 1]
		    Position		    [1485, 319, 1510, 351]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [1675, 168, 1700, 197]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [465, 362, 490, 393]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [2, 1]
		    Position		    [285, 352, 310, 383]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [2, 1]
		    Position		    [105, 377, 130, 408]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [1340, 773, 1365, 802]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [1125, 298, 1150, 342]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [3, 1]
		    Position		    [465, 675, 490, 705]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [1060, 418, 1085, 447]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [3, 1]
		    Position		    [940, 484, 965, 526]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [2, 1]
		    Position		    [1055, 638, 1080, 667]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [2, 1]
		    Position		    [1055, 888, 1080, 917]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [1360, 308, 1410, 352]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a>=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational2"
		    Ports		    [3, 1]
		    Position		    [625, 638, 675, 682]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational3"
		    Ports		    [3, 1]
		    Position		    [625, 768, 675, 812]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational4"
		    Ports		    [3, 1]
		    Position		    [1245, 883, 1295, 927]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Scope
		    Name		    "Scope1"
		    Ports		    [4]
		    Position		    [1870, 15, 1920, 120]
		    Floating		    off
		    Location		    [-3, 41, 1021, 710]
		    Open		    off
		    NumInputPorts	    "4"
		    ZoomMode		    "xonly"
		    List {
		    ListType		    AxesTitles
		    axes1		    "rst"
		    axes2		    "enable"
		    axes3		    "counter"
		    axes4		    "%<SignalLabel>"
		    }
		    YMin		    "-1~-1~50~0"
		    YMax		    "1~1~90~1"
		    SaveName		    "ScopeData13"
		    DataFormat		    "StructureWithTime"
		    LimitDataPoints	    off
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Scope
		    Name		    "Scope2"
		    Ports		    [7]
		    Position		    [1635, 599, 1695, 741]
		    Floating		    off
		    Location		    [6, 49, 1004, 700]
		    Open		    off
		    NumInputPorts	    "7"
		    ZoomMode		    "xonly"
		    List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		    axes5		    "%<SignalLabel>"
		    axes6		    "%<SignalLabel>"
		    axes7		    "%<SignalLabel>"
		    }
		    YMin		    "-1~-1~50~0~-5~-5~-5"
		    YMax		    "1~1~90~1~5~5~5"
		    SaveName		    "ScopeData15"
		    DataFormat		    "StructureWithTime"
		    LimitDataPoints	    off
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Scope
		    Name		    "Scope3"
		    Ports		    [4]
		    Position		    [740, 245, 790, 350]
		    Floating		    off
		    Location		    [144, 147, 835, 600]
		    Open		    off
		    NumInputPorts	    "4"
		    ZoomMode		    "xonly"
		    List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		    }
		    YMin		    "-1~-1~50~0"
		    YMax		    "1~1~90~1"
		    SaveName		    "ScopeData18"
		    DataFormat		    "StructureWithTime"
		    LimitDataPoints	    off
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Scope
		    Name		    "Scope4"
		    Ports		    [5]
		    Position		    [1195, 437, 1245, 543]
		    Floating		    off
		    Location		    [-3, 41, 1021, 710]
		    Open		    off
		    NumInputPorts	    "5"
		    ZoomMode		    "xonly"
		    List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		    axes5		    "%<SignalLabel>"
		    }
		    YMin		    "-1~-1~50~0~-5"
		    YMax		    "1~1~90~1~5"
		    SaveName		    "ScopeData31"
		    DataFormat		    "StructureWithTime"
		    LimitDataPoints	    off
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Scope
		    Name		    "Scope5"
		    Ports		    [6]
		    Position		    [1860, 436, 1905, 589]
		    Floating		    off
		    Location		    [-3, 41, 1021, 710]
		    Open		    off
		    NumInputPorts	    "6"
		    ZoomMode		    "xonly"
		    List {
		    ListType		    AxesTitles
		    axes1		    "%<SignalLabel>"
		    axes2		    "%<SignalLabel>"
		    axes3		    "%<SignalLabel>"
		    axes4		    "%<SignalLabel>"
		    axes5		    "%<SignalLabel>"
		    axes6		    "%<SignalLabel>"
		    }
		    YMin		    "-1~-1~50~0~-5~-5"
		    YMax		    "1~1~90~1~5~5"
		    SaveName		    "ScopeData3"
		    DataFormat		    "StructureWithTime"
		    LimitDataPoints	    off
		    SampleTime		    "0"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice19"
		    Ports		    [1, 1]
		    Position		    [1360, 271, 1405, 289]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge"
		    Ports		    [1, 1]
		    Position		    [1080, 158, 1125, 182]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "posedge"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge1"
		    Ports		    [1, 1]
		    Position		    [435, 633, 480, 657]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "posedge1"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge2"
		    Ports		    [1, 1]
		    Position		    [740, 648, 785, 672]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "posedge2"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge3"
		    Ports		    [1, 1]
		    Position		    [735, 778, 780, 802]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "posedge3"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge4"
		    Ports		    [1, 1]
		    Position		    [240, 308, 285, 332]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "posedge4"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reg1"
		    Ports		    [3, 1]
		    Position		    [1555, 295, 1600, 365]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reg2"
		    Ports		    [3, 1]
		    Position		    [850, 755, 895, 825]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reg3"
		    Ports		    [2, 1]
		    Position		    [445, 194, 490, 241]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reg4"
		    Ports		    [3, 1]
		    Position		    [1405, 737, 1440, 783]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reg5"
		    Ports		    [3, 1]
		    Position		    [335, 294, 375, 346]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "reg6"
		    Ports		    [2, 1]
		    Position		    [170, 331, 210, 384]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "1"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "mask_regular_valid"
		    Position		    [1820, 178, 1850, 192]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "fake_valid"
		    Position		    [1850, 393, 1880, 407]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [1130, 648, 1160, 662]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "mask_dram_data"
		    Position		    [1605, 753, 1635, 767]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "speciall_dram_ack"
		    Position		    [560, 373, 590, 387]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Gateway Out24"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Gateway Out25"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope5"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Gateway Out26"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope5"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Gateway Out1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gateway Out3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Gateway Out4"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Gateway Out5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Gateway Out2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [185, 0]
		    Branch {
		    Points		    [660, 0]
		    Branch {
		    DstBlock		    "posedge"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45; 555, 0]
		    Branch {
		    Points		    [45, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -160]
		    DstBlock		    "Gateway Out3"
		    DstPort		    1
		    }
		    }
		    }
		    Branch {
		    Points		    [0, 35]
		    Branch {
		    Points		    [0, 25]
		    Branch {
		    Points		    [0, 415]
		    DstBlock		    "posedge1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "reg3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "reg3"
		    DstPort		    1
		    }
		    }
		    }
		    Branch {
		    Points		    [0, 150]
		    DstBlock		    "posedge4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "posedge"
		    SrcPort		    1
		    Points		    [85, 0]
		    Branch {
		    Points		    [310, 0]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 135]
		    Branch {
		    DstBlock		    "reg1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "reg1"
		    DstPort		    3
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "Counter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60; -605, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, 80; 525, 0]
		    Branch {
		    DstBlock		    "fake_valid"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [50, 0; 0, 20]
		    Branch {
		    Points		    [0, 80; 265, 0]
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 130; 245, 0]
		    Branch {
		    DstBlock		    "Gateway Out19"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Gateway Out20"
		    DstPort		    1
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "Counter1"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Counter1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 0; 0, 205]
		    DstBlock		    "Gateway Out26"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [40, 0]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "Slice19"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "reg1"
		    SrcPort		    1
		    Points		    [0, 0; 30, 0]
		    Branch {
		    Points		    [0, -155; 25, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -95]
		    DstBlock		    "Gateway Out4"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 170]
		    DstBlock		    "Gateway Out25"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    Points		    [30, 0; 0, 5]
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Gateway Out24"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "ctrl_ready"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 175]
		    Branch {
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40; 335, 0]
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "Relational2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 85]
		    Branch {
		    DstBlock		    "Relational3"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 15]
		    DstBlock		    "Gateway Out14"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [25, 0]
		    DstBlock		    "reg1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "mask_regular_valid"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Gateway Out5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "posedge1"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    DstBlock		    "Counter2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -75; 315, 0]
		    Branch {
		    Points		    [0, 220]
		    DstBlock		    "reg2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Counter2"
		    SrcPort		    1
		    Points		    [0, 0; 30, 0]
		    Branch {
		    DstBlock		    "Relational2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 130]
		    DstBlock		    "Relational3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45]
		    DstBlock		    "Relational2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "posedge2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational3"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    DstBlock		    "posedge3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30; -275, 0]
		    Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [-335, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "posedge3"
		    SrcPort		    1
		    Points		    [0, 0; 20, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "reg2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "reg2"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "reg2"
		    SrcPort		    1
		    Points		    [10, 0; 0, -240]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical7"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [215, 0]
		    DstBlock		    "Gateway Out18"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 35; 190, 0; 0, -30]
		    DstBlock		    "Gateway Out17"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "valid_fifo_data"
		    SrcPort		    1
		    Points		    [0, 0; 230, 0]
		    Branch {
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25; 65, 0; 0, 25]
		    DstBlock		    "Gateway Out16"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [75, 0; 0, -35]
		    Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Gateway Out15"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [15, 0; 0, -15]
		    DstBlock		    "Counter2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter3"
		    SrcPort		    1
		    Points		    [0, -50]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 105]
		    Branch {
		    Points		    [0, 115]
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [205, 0]
		    Branch {
		    DstBlock		    "reg4"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "Gateway Out22"
		    DstPort		    1
		    }
		    }
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Gateway Out7"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "posedge2"
		    SrcPort		    1
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "reg3"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [495, 0; 0, 425]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40; -440, 0; 0, 125]
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -125]
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "Gateway Out23"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [75, 0]
		    Branch {
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "valid_output"
		    SrcPort		    1
		    Points		    [0, -15; 100, 0]
		    Branch {
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -300]
		    DstBlock		    "Gateway Out6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    DstBlock		    "Relational4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -240]
		    DstBlock		    "Gateway Out8"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant4"
		    SrcPort		    1
		    Points		    [70, 0; 0, -55]
		    DstBlock		    "Relational4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "reg4"
		    SrcPort		    1
		    DstBlock		    "Inverter4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter4"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, -90]
		    DstBlock		    "Gateway Out9"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Gateway Out7"
		    SrcPort		    1
		    DstBlock		    "Scope2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Gateway Out8"
		    SrcPort		    1
		    DstBlock		    "Scope2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Gateway Out9"
		    SrcPort		    1
		    DstBlock		    "Scope2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Gateway Out6"
		    SrcPort		    1
		    DstBlock		    "Scope2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "posedge4"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "reg5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "reg5"
		    SrcPort		    1
		    Points		    [35, 0; 0, 50]
		    Branch {
		    Points		    [0, 330]
		    DstBlock		    "Logical5"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -85]
		    DstBlock		    "Gateway Out11"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "output_fifo_empty"
		    SrcPort		    1
		    Points		    [0, 0; 65, 0]
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [50, 0; 0, -40; 135, 0]
		    Branch {
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Gateway Out12"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    Points		    [0, 0; 40, 0]
		    Branch {
		    DstBlock		    "speciall_dram_ack"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "Gateway Out13"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [0, -35]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "reg5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "reg5"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Gateway Out11"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Gateway Out12"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Gateway Out13"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope3"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Gateway Out10"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "reg6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    Points		    [10, 0; 0, -25]
		    DstBlock		    "reg6"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "reg6"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -90; 410, 0]
		    DstBlock		    "Gateway Out10"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    Points		    [15, 0; 0, -15]
		    Branch {
		    DstBlock		    "reg4"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, 0]
		    DstBlock		    "reg4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "Gateway Out21"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Relational4"
		    SrcPort		    1
		    Points		    [10, 0; 0, -110]
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    DstBlock		    "mask_dram_data"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gateway Out14"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gateway Out15"
		    SrcPort		    1
		    DstBlock		    "Scope4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Gateway Out16"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope4"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Gateway Out17"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope4"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Gateway Out18"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope4"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Gateway Out19"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope5"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Gateway Out20"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Scope5"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "Slice19"
		    SrcPort		    1
		    Points		    [55, 0; 0, 45]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Gateway Out21"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "Scope2"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Gateway Out22"
		    SrcPort		    1
		    Points		    [40, 0]
		    DstBlock		    "Scope2"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "Gateway Out23"
		    SrcPort		    1
		    Points		    [40, 0]
		    DstBlock		    "Scope2"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [0, 80]
		    DstBlock		    "Relational4"
		    DstPort		    3
		    }
		    Annotation {
		    Name		    "If sync is high I have to mask re"
"gular valid for a period of time\nwithin this period I will provide 36 fake v"
"alid dram datas to the adder and there after I'm back to \nregular process. "
		    Position		    [1264, 43]
		    UseDisplayTextAsClickCallback off
		    }
		    Annotation {
		    Name		    "If this register is equal to 1 I "
"am \nin the initialization interval"
		    Position		    [1815, 251]
		    UseDisplayTextAsClickCallback off
		    }
		    Annotation {
		    Name		    "I removed one \"and\" \nfrom here"
" temp"
		    Position		    [1167, 269]
		    UseDisplayTextAsClickCallback off
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice_sync"
		  Ports			  [1, 1]
		  Position		  [160, 301, 210, 319]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "output"
		  Position		  [1240, 268, 1270, 282]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_output"
		  Position		  [1565, 493, 1595, 507]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync"
		  Position		  [885, 818, 915, 832]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "ack_dram_data"
		  Position		  [1570, 658, 1600, 672]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "ack_FIFO_data"
		  Position		  [1565, 573, 1595, 587]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Slice15"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice16"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice17"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice18"
		  SrcPort		  1
		  DstBlock		  "Reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [20, 0; 0, -225; 90, 0]
		  Branch {
		    DstBlock		    "AddSub4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -140]
		    DstBlock		    "Gateway Out10"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  Points		  [30, 0; 0, -265]
		  DstBlock		  "AddSub5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  Points		  [40, 0; 0, -305; 45, 0]
		  Branch {
		    DstBlock		    "AddSub6"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -155; 330, 0; 0, -85]
		    DstBlock		    "Gateway Out26"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  Points		  [50, 0; 0, -340; 25, 0]
		  Branch {
		    DstBlock		    "AddSub7"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -185; 465, 0; 0, -105]
		    DstBlock		    "Gateway Out29"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub4"
		  SrcPort		  1
		  DstBlock		  "Reinterpret8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub5"
		  SrcPort		  1
		  DstBlock		  "Reinterpret9"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub6"
		  SrcPort		  1
		  DstBlock		  "Reinterpret10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub7"
		  SrcPort		  1
		  DstBlock		  "Reinterpret11"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat1v1"
		  SrcPort		  1
		  DstBlock		  "cast2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cast2"
		  SrcPort		  1
		  Points		  [5, 0; 0, 55]
		  DstBlock		  "Concat1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat4"
		  SrcPort		  1
		  DstBlock		  "cast3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cast3"
		  SrcPort		  1
		  Points		  [5, 0; 0, -25]
		  DstBlock		  "Concat1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "FIFO_data"
		  SrcPort		  1
		  Points		  [0, 0; 45, 0]
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice_sync"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ctrl_ready"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "valid_FIFO_data"
		  SrcPort		  1
		  Points		  [0, 0; 75, 0]
		  Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 280; -705, 0; 0, 40]
		    Branch {
		    Points		    [35, 0]
		    DstBlock		    "initializer"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 275]
		    DstBlock		    "Gateway Out4"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "dram_data"
		  SrcPort		  1
		  Points		  [420, 0]
		  Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, -90]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [365, 0]
		  Branch {
		    Points		    [0, -50]
		    DstBlock		    "Slice15"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice16"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50; 0, 0]
		    Branch {
		    DstBlock		    "Slice17"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 50]
		    DstBlock		    "Slice18"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "slice_sync"
		  SrcPort		  1
		  Points		  [20, 0; 0, 465; 40, 0]
		  Branch {
		    Points		    [25, 0]
		    DstBlock		    "initializer"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 275]
		    DstBlock		    "Gateway Out3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "and2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "and2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 185]
		    DstBlock		    "and1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    Points		    [0, 675]
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "initializer"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 275]
		    DstBlock		    "Gateway Out5"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [575, 0]
		    Branch {
		    Points		    [0, 60]
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    DstBlock		    "AddSub6"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    DstBlock		    "AddSub7"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 70; 370, 0; 0, 75]
		    Branch {
		    DstBlock		    "Delay1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70; 155, 0]
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "and4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "and5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, -55]
		    Branch {
		    Points		    [0, 0]
		    DstBlock		    "and3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -190]
		    DstBlock		    "Gateway Out13"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "AddSub5"
		    DstPort		    3
		    }
		    }
		    Branch {
		    DstBlock		    "AddSub4"
		    DstPort		    3
		    }
		    }
		    Branch {
		    Points		    [0, -40]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Gateway Out11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [175, 0]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Gateway Out23"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [125, 0]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Gateway Out27"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [125, 0; 0, -35]
		    DstBlock		    "Gateway Out30"
		    DstPort		    1
		    }
		    }
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "Concat1"
		  SrcPort		  1
		  DstBlock		  "output"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "and3"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    DstBlock		    "valid_output"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -155]
		    DstBlock		    "Gateway Out14"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "valid_dram_data"
		  SrcPort		  1
		  DstBlock		  "Logical3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "initializer"
		  SrcPort		  1
		  Points		  [45, 0]
		  Branch {
		    Points		    [0, 165]
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [445, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "initializer"
		  SrcPort		  2
		  Points		  [40, 0]
		  Branch {
		    Points		    [0, 165]
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [605, 0; 0, -210]
		    Branch {
		    Points		    [0, -90]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "and3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "and4"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "ack_FIFO_data"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -210]
		    DstBlock		    "Gateway Out15"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "and2"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Logical4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -295]
		    DstBlock		    "Gateway Out20"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "initializer"
		  SrcPort		  3
		  Points		  [35, 0]
		  Branch {
		    DstBlock		    "sync"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 165]
		    DstBlock		    "Gateway Out6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  DstBlock		  "Reinterpret7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  DstBlock		  "Reinterpret6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Reinterpret5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  DstBlock		  "Reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "initializer"
		  SrcPort		  4
		  Points		  [30, 0]
		  Branch {
		    Points		    [165, 0; 0, -185]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -315; 180, 0]
		    Branch {
		    DstBlock		    "Gateway Out12"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25; 175, 0]
		    Branch {
		    DstBlock		    "Gateway Out24"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [125, 0]
		    Branch {
		    DstBlock		    "Gateway Out28"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [125, 0]
		    DstBlock		    "Gateway Out31"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 0]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 165]
		    DstBlock		    "Gateway Out7"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [30, 0; 0, 65]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, 90]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 90]
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "output_fifo_empty"
		  SrcPort		  1
		  Points		  [185, 0]
		  DstBlock		  "initializer"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "initializer"
		  SrcPort		  5
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, 165]
		    DstBlock		    "Gateway Out8"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [790, 0; 0, -180]
		    Branch {
		    DstBlock		    "and1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -465]
		    DstBlock		    "Gateway Out17"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  DstBlock		  "Scope2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  DstBlock		  "Scope2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out6"
		  SrcPort		  1
		  DstBlock		  "Scope2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out7"
		  SrcPort		  1
		  DstBlock		  "Scope2"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out8"
		  SrcPort		  1
		  DstBlock		  "Scope2"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Gateway Out3"
		  SrcPort		  1
		  DstBlock		  "Scope2"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Gateway Out4"
		  SrcPort		  1
		  DstBlock		  "Scope2"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Gateway Out5"
		  SrcPort		  1
		  DstBlock		  "Scope2"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "Gateway Out9"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out10"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out11"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out12"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    Points		    [0, 420; -920, 0; 0, -75]
		    DstBlock		    "initializer"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [0, -25; 55, 0]
		    Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -180]
		    DstBlock		    "Gateway Out16"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "and5"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    DstBlock		    "ack_dram_data"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Gateway Out21"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "and1"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "and5"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -430]
		    DstBlock		    "Gateway Out18"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out20"
		  SrcPort		  1
		  DstBlock		  "Scope3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out17"
		  SrcPort		  1
		  DstBlock		  "Scope3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out19"
		  SrcPort		  1
		  DstBlock		  "Scope3"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out18"
		  SrcPort		  1
		  DstBlock		  "Scope3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out16"
		  SrcPort		  1
		  DstBlock		  "Scope3"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Gateway Out13"
		  SrcPort		  1
		  DstBlock		  "Scope3"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Gateway Out14"
		  SrcPort		  1
		  DstBlock		  "Scope3"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Gateway Out15"
		  SrcPort		  1
		  DstBlock		  "Scope3"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "Gateway Out21"
		  SrcPort		  1
		  DstBlock		  "Scope3"
		  DstPort		  9
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  Points		  [180, 0]
		  Branch {
		    DstBlock		    "and4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -320]
		    DstBlock		    "Gateway Out19"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [95, 0]
		  Branch {
		    DstBlock		    "AddSub4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -145]
		    DstBlock		    "Gateway Out9"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    Points		    [0, -115; 195, 0; 0, -80]
		    DstBlock		    "Gateway Out25"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "AddSub5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -110; 195, 0; 0, -70]
		    DstBlock		    "Gateway Out22"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  Points		  [70, 0]
		  Branch {
		    DstBlock		    "AddSub6"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -150; 330, 0; 0, -95]
		    DstBlock		    "Gateway Out33"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Reinterpret3"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    DstBlock		    "AddSub7"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -180; 465, 0; 0, -115]
		    DstBlock		    "Gateway Out32"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Reinterpret4"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret5"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret6"
		  SrcPort		  1
		  DstBlock		  "Mux2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret7"
		  SrcPort		  1
		  DstBlock		  "Mux3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret8"
		  SrcPort		  1
		  DstBlock		  "Concat1v1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret9"
		  SrcPort		  1
		  DstBlock		  "Concat1v1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret10"
		  SrcPort		  1
		  DstBlock		  "Concat4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret11"
		  SrcPort		  1
		  DstBlock		  "Concat4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out25"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out22"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out23"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out24"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope4"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out33"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out26"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out27"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out28"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope5"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out32"
		  SrcPort		  1
		  DstBlock		  "Scope6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out29"
		  SrcPort		  1
		  DstBlock		  "Scope6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out30"
		  SrcPort		  1
		  DstBlock		  "Scope6"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out31"
		  SrcPort		  1
		  DstBlock		  "Scope6"
		  DstPort		  4
		}
		Annotation {
		  Position		  [1084, 565]
		  UseDisplayTextAsClickCallback	off
		}
		Annotation {
		  Name			  "sync is delayed one less than data,"
"\ntherefore we can tag sync to current data rather than \none before the data"
		  Position		  [274, 79]
		  UseDisplayTextAsClickCallback	off
		}
		Annotation {
		  Name			  "The problem is when rd_valid goes l"
"ow, I will sense it 1 cycle later,\nbut I have to sense it immediately and ta"
"g datas with invalid,\notherwire I will issue one extra valid data!!!\nbut I "
"can ack data's one cycle later so \nI have to delay ack_data by one, but remo"
"ve the delay on rd_valid\n??????????"
		  Position		  [1795, 582]
		  UseDisplayTextAsClickCallback	off
		}
		Annotation {
		  Name			  "Initializer Tasks:\n1-wait a few cy"
"cles for the piple line to emtpy \nits valid data's\n2-Initializer the contro"
"ller by sending a sync to it\nvalid should be low\n3-After we are sure contro"
"ller is initialized we have to \ncontinue with the following:\nI-mask dram da"
"ta for one full spectrum\nII-provide 36 fake valids for your pipeline"
		  Position		  [109, 662]
		  UseDisplayTextAsClickCallback	off
		}
		Annotation {
		  Name			  "When mask_dram_data is equal to one"
" \nI am passing zeros instead of dram data."
		  Position		  [400, 733]
		  UseDisplayTextAsClickCallback	off
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "C1"
	      Ports		      [0, 1]
	      Position		      [1745, 640, 1770, 650]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [165, 665, 195, 705]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [370, 876, 410, 894]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2^28-1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "28"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [1725, 729, 1770, 741]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "2^18-1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "18"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [2145, 830, 2165, 855]
	      Orientation	      "down"
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "31"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [90, 665, 115, 685]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [1935, 1025, 1955, 1050]
	      Orientation	      "down"
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "31"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert4"
	      Ports		      [1, 1]
	      Position		      [2265, 785, 2290, 805]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Boolean"
	      n_bits		      "31"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [370, 828, 405, 862]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "28"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter1"
	      Ports		      [1, 1]
	      Position		      [1035, 1104, 1085, 1156]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "10"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter2"
	      Ports		      [1, 1]
	      Position		      [2505, 1269, 2555, 1321]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "10"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [2, 1]
	      Position		      [1245, 682, 1285, 718]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "on"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Fall_Through_FIFO"
	      Ports		      [3, 4]
	      Position		      [370, 659, 475, 781]
	      BackgroundColor	      "yellow"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "129"
	      System {
		Name			"Fall_Through_FIFO"
		Location		[2, 74, 1014, 699]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [55, 243, 85, 257]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "we"
		  Position		  [55, 273, 85, 287]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ack"
		  Position		  [50, 383, 80, 397]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [140, 381, 165, 399]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [310, 346, 335, 364]
		  Orientation		  "left"
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "FIFO"
		  Ports			  [3, 4]
		  Position		  [265, 235, 325, 325]
		  SourceBlock		  "xbsIndex_r3/FIFO"
		  SourceType		  "Xilinx Synchronous FIFO"
		  depth			  "512"
		  percent_nbits		  "1"
		  store_only_valid	  "on"
		  init_zero		  "on"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  use_almost_empty	  "off"
		  almost_empty_offset	  "6"
		  use_almost_full	  "off"
		  almost_full_offset	  "6"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mem_type		  "Block RAM"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [668, 215, 682, 245]
		  Orientation		  "up"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out15"
		  Ports			  [1, 1]
		  Position		  [645, 153, 675, 167]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out16"
		  Ports			  [1, 1]
		  Position		  [645, 173, 675, 187]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out17"
		  Ports			  [1, 1]
		  Position		  [645, 73, 675, 87]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out6"
		  Ports			  [1, 1]
		  Position		  [645, 93, 675, 107]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out7"
		  Ports			  [1, 1]
		  Position		  [645, 113, 675, 127]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out8"
		  Ports			  [1, 1]
		  Position		  [645, 133, 675, 147]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  Ports			  [1, 1]
		  Position		  [445, 432, 485, 448]
		  Orientation		  "left"
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter3"
		  Ports			  [1, 1]
		  Position		  [715, 272, 755, 288]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [235, 380, 265, 415]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [470, 278, 495, 302]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope1"
		  Ports			  [7]
		  Position		  [745, 75, 795, 205]
		  Floating		  off
		  Location		  [54, 117, 983, 707]
		  Open			  off
		  NumInputPorts		  "7"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "re"
		    axes2		    "we"
		    axes3		    "din"
		    axes4		    "dout"
		    axes5		    "empty"
		    axes6		    "full"
		    axes7		    "%<SignalLabel>"
		  }
		  YMin			  "-1~-1~50~0~0~-5~-5"
		  YMax			  "1~1~90~1~1~5~5"
		  SaveName		  "ScopeData4"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "empty_reg"
		  Ports			  [2, 1]
		  Position		  [560, 261, 605, 299]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "1"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "negedge"
		  Ports			  [1, 1]
		  Position		  [365, 277, 425, 293]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "negedge"
		    Location		    [262, 462, 582, 565]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 33, 55, 47]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 49]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [130, 63, 160, 77]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [195, 28, 240, 72]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [265, 43, 295, 57]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [705, 243, 735, 257]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [790, 273, 820, 287]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "empty"
		  Position		  [795, 313, 825, 327]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "full"
		  Position		  [345, 303, 375, 317]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "FIFO"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "we"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "FIFO"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "FIFO"
		  SrcPort		  2
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [200, 0]
		    Branch {
		    DstBlock		    "empty_reg"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -90]
		    DstBlock		    "Gateway Out16"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, -170]
		    DstBlock		    "Gateway Out6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 15]
		    DstBlock		    "negedge"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "ack"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "empty_reg"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [60, 0]
		    Branch {
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "empty"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 160]
		    DstBlock		    "Inverter2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [170, 0]
		  Branch {
		    Points		    [15, 0]
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -280]
		    DstBlock		    "Gateway Out7"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "FIFO"
		  SrcPort		  1
		  DstBlock		  "data_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "FIFO"
		  SrcPort		  4
		  DstBlock		  "full"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Convert1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -130]
		    DstBlock		    "Gateway Out15"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "empty_reg"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "negedge"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -145]
		    DstBlock		    "Gateway Out8"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [-80, 0; 0, -45]
		  Branch {
		    DstBlock		    "FIFO"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -230]
		    DstBlock		    "Gateway Out17"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out17"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out6"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out7"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out8"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out15"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Gateway Out16"
		  SrcPort		  1
		  DstBlock		  "Scope1"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [0, -10]
		  DstBlock		  "Scope1"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  Points		  [-220, 0]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter3"
		  SrcPort		  1
		  DstBlock		  "valid"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "G0"
	      Ports		      [1, 1]
	      Position		      [1615, 18, 1645, 32]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "G1"
	      Ports		      [1, 1]
	      Position		      [1615, 48, 1645, 62]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "G2"
	      Ports		      [1, 1]
	      Position		      [1615, 78, 1645, 92]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "G3"
	      Ports		      [1, 1]
	      Position		      [1615, 113, 1645, 127]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "G4"
	      Ports		      [1, 1]
	      Position		      [1615, 153, 1645, 167]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "G5"
	      Ports		      [1, 1]
	      Position		      [2245, 1153, 2275, 1167]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "G6"
	      Ports		      [1, 1]
	      Position		      [2245, 1183, 2275, 1197]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "G7"
	      Ports		      [1, 1]
	      Position		      [2250, 1253, 2280, 1267]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "G8"
	      Ports		      [1, 1]
	      Position		      [2245, 1308, 2275, 1322]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out1"
	      Ports		      [1, 1]
	      Position		      [2215, 273, 2245, 287]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out10"
	      Ports		      [1, 1]
	      Position		      [1620, 218, 1650, 232]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out11"
	      Ports		      [1, 1]
	      Position		      [1620, 238, 1650, 252]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out12"
	      Ports		      [1, 1]
	      Position		      [1620, 258, 1650, 272]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out13"
	      Ports		      [1, 1]
	      Position		      [1615, 278, 1645, 292]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out14"
	      Ports		      [1, 1]
	      Position		      [1615, 298, 1645, 312]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out15"
	      Ports		      [1, 1]
	      Position		      [575, 578, 605, 592]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out16"
	      Ports		      [1, 1]
	      Position		      [575, 598, 605, 612]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out17"
	      Ports		      [1, 1]
	      Position		      [580, 498, 610, 512]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out18"
	      Ports		      [1, 1]
	      Position		      [950, 348, 980, 362]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out19"
	      Ports		      [1, 1]
	      Position		      [950, 368, 980, 382]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out2"
	      Ports		      [1, 1]
	      Position		      [2215, 253, 2245, 267]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out20"
	      Ports		      [1, 1]
	      Position		      [950, 388, 980, 402]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out21"
	      Ports		      [1, 1]
	      Position		      [950, 408, 980, 422]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out22"
	      Ports		      [1, 1]
	      Position		      [1045, 483, 1075, 497]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out23"
	      Ports		      [1, 1]
	      Position		      [950, 328, 980, 342]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out24"
	      Ports		      [1, 1]
	      Position		      [1045, 508, 1075, 522]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out25"
	      Ports		      [1, 1]
	      Position		      [1045, 533, 1075, 547]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out26"
	      Ports		      [1, 1]
	      Position		      [1045, 558, 1075, 572]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out27"
	      Ports		      [1, 1]
	      Position		      [1600, 318, 1630, 332]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out28"
	      Ports		      [1, 1]
	      Position		      [2215, 373, 2245, 387]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out29"
	      Ports		      [1, 1]
	      Position		      [2215, 398, 2245, 412]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out3"
	      Ports		      [1, 1]
	      Position		      [2215, 298, 2245, 312]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out30"
	      Ports		      [1, 1]
	      Position		      [1045, 583, 1075, 597]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out31"
	      Ports		      [1, 1]
	      Position		      [950, 428, 980, 442]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out32"
	      Ports		      [1, 1]
	      Position		      [1765, 1143, 1795, 1157]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out33"
	      Ports		      [1, 1]
	      Position		      [1765, 1123, 1795, 1137]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out34"
	      Ports		      [1, 1]
	      Position		      [1765, 1238, 1795, 1252]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out35"
	      Ports		      [1, 1]
	      Position		      [1765, 1268, 1795, 1282]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out36"
	      Ports		      [1, 1]
	      Position		      [1855, 1163, 1885, 1177]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out37"
	      Ports		      [1, 1]
	      Position		      [1855, 1188, 1885, 1202]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out38"
	      Ports		      [1, 1]
	      Position		      [1765, 1188, 1795, 1202]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out39"
	      Ports		      [1, 1]
	      Position		      [2375, 473, 2405, 487]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out4"
	      Ports		      [1, 1]
	      Position		      [2215, 348, 2245, 362]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out40"
	      Ports		      [1, 1]
	      Position		      [2375, 453, 2405, 467]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out41"
	      Ports		      [1, 1]
	      Position		      [2375, 593, 2405, 607]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out42"
	      Ports		      [1, 1]
	      Position		      [2630, 1078, 2660, 1092]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out43"
	      Ports		      [1, 1]
	      Position		      [2375, 498, 2405, 512]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out44"
	      Ports		      [1, 1]
	      Position		      [2375, 563, 2405, 577]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out45"
	      Ports		      [1, 1]
	      Position		      [2375, 533, 2405, 547]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out46"
	      Ports		      [1, 1]
	      Position		      [2630, 1043, 2660, 1057]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out47"
	      Ports		      [1, 1]
	      Position		      [2630, 1213, 2660, 1227]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out48"
	      Ports		      [1, 1]
	      Position		      [2630, 1113, 2660, 1127]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out49"
	      Ports		      [1, 1]
	      Position		      [2630, 1173, 2660, 1187]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out5"
	      Ports		      [1, 1]
	      Position		      [2215, 323, 2245, 337]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out50"
	      Ports		      [1, 1]
	      Position		      [2630, 1148, 2660, 1162]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out51"
	      Ports		      [1, 1]
	      Position		      [575, 618, 605, 632]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out6"
	      Ports		      [1, 1]
	      Position		      [580, 518, 610, 532]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out7"
	      Ports		      [1, 1]
	      Position		      [580, 538, 610, 552]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out8"
	      Ports		      [1, 1]
	      Position		      [580, 558, 610, 572]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Gateway Out9"
	      Ports		      [1, 1]
	      Position		      [1620, 198, 1650, 212]
	      SourceBlock	      "xbsIndex_r3/Gateway Out"
	      SourceType	      "Xilinx Gateway Out"
	      output_type	      "Double"
	      nbits		      "8"
	      bin_pt		      "6"
	      arith_type	      "Boolean"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      hdl_port		      "off"
	      timing_constraint	      "None"
	      locs_specified	      "off"
	      LOCs		      "{}"
	      needs_fixed_name	      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [1653, 620, 1667, 645]
	      Orientation	      "up"
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter2"
	      Ports		      [1, 1]
	      Position		      [2245, 969, 2280, 991]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter3"
	      Ports		      [1, 1]
	      Position		      [2060, 778, 2085, 792]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter4"
	      Ports		      [1, 1]
	      Position		      [495, 757, 525, 773]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [2115, 773, 2140, 817]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [590, 759, 625, 781]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [1445, 837, 1465, 868]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [90, 585, 110, 605]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [2, 1]
	      Position		      [1710, 567, 1730, 598]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      Ports		      [2, 1]
	      Position		      [190, 596, 210, 629]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical8"
	      Ports		      [2, 1]
	      Position		      [235, 696, 255, 729]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "RB_counter"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [2585, 1280, 2685, 1310]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "casper_library_Accumulators_dram_vacc_R"
"B_counter_user_data_in"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "RB_regulator_l1"
	      Ports		      [6, 4]
	      Position		      [2335, 659, 2460, 841]
	      BackgroundColor	      "yellow"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "valid_length|acc_length"
	      System {
		Name			"RB_regulator_l1"
		Location		[2, 74, 1270, 939]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "dram_data"
		  Position		  [325, 328, 355, 342]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_tag"
		  Position		  [265, 438, 295, 452]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_valid"
		  Position		  [260, 523, 290, 537]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "dram_rd_ack"
		  Position		  [265, 638, 295, 652]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "ack_RB"
		  Position		  [325, 698, 355, 712]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "RB_active"
		  Position		  [325, 768, 355, 782]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [675, 307, 725, 358]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [430, 765, 450, 785]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "31"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [1080, 415, 1100, 435]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "31"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert4"
		  Ports			  [1, 1]
		  Position		  [425, 520, 445, 540]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "31"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert5"
		  Ports			  [1, 1]
		  Position		  [365, 635, 385, 655]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "31"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [570, 415, 610, 455]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [1225, 208, 1255, 222]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [1225, 238, 1255, 252]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out42"
		  Ports			  [1, 1]
		  Position		  [1225, 88, 1255, 102]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out46"
		  Ports			  [1, 1]
		  Position		  [1225, 58, 1255, 72]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out48"
		  Ports			  [1, 1]
		  Position		  [1225, 118, 1255, 132]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out49"
		  Ports			  [1, 1]
		  Position		  [1225, 178, 1255, 192]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out50"
		  Ports			  [1, 1]
		  Position		  [1225, 148, 1255, 162]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  Ports			  [1, 1]
		  Position		  [1030, 414, 1065, 436]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [490, 462, 520, 518]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [4, 1]
		  Position		  [580, 539, 610, 596]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "4"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [2, 1]
		  Position		  [1125, 418, 1150, 447]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [860, 583, 885, 612]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [3, 1]
		  Position		  [945, 516, 990, 564]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [995, 414, 1010, 436]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope9"
		  Ports			  [7]
		  Position		  [1305, 43, 1360, 267]
		  Floating		  off
		  Location		  [36, 137, 1090, 878]
		  Open			  off
		  NumInputPorts		  "7"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "d0_before_reg"
		    axes2		    "d1_before_reg"
		    axes3		    "en_reg0"
		    axes4		    "en_reg1"
		    axes5		    "flip_counter"
		    axes6		    "valid_output_beingacked_indram"
		    axes7		    "mask_enable"
		  }
		  YMin			  "0~0~0~0~0~0~0"
		  YMax			  "2500000000000~10000000000000~1~1~1~"
"1~1"
		  SaveName		  "ScopeData25"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [525, 286, 570, 314]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "64"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "72"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [525, 346, 570, 374]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "64"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [365, 431, 410, 459]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "74"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [350, 561, 395, 589]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "Trickle_FWFT"
		  Ports			  [4, 4]
		  Position		  [890, 319, 975, 441]
		  BackgroundColor	  "yellow"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskPromptString	  "Depth"
		  MaskStyleString	  "popup(16|32|64|128|256|512|1K|2K|4K"
"|8K|16K|32K|64K)"
		  MaskTunableValueString  "off"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "depth=&1;"
		  MaskInitialization	  "cursys = gcb ; \nset_param([cursys,"
" '/FIFO'], 'depth', depth);\n"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "16"
		  System {
		    Name		    "Trickle_FWFT"
		    Location		    [2, 74, 1014, 699]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [80, 133, 110, 147]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "we"
		    Position		    [40, 153, 70, 167]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "ack"
		    Position		    [60, 178, 90, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [30, 198, 60, 212]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [360, 91, 385, 109]
		    Orientation		    "left"
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "FIFO"
		    Ports		    [4, 4]
		    Position		    [350, 125, 410, 215]
		    SourceBlock		    "xbsIndex_r3/FIFO"
		    SourceType		    "Xilinx Synchronous FIFO"
		    depth		    "16"
		    percent_nbits	    "1"
		    store_only_valid	    "on"
		    init_zero		    "on"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    use_almost_empty	    "off"
		    almost_empty_offset	    "6"
		    use_almost_full	    "off"
		    almost_full_offset	    "6"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mem_type		    "Block RAM"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter3"
		    Ports		    [1, 1]
		    Position		    [765, 162, 805, 178]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [225, 168, 250, 192]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "not_valid"
		    Ports		    [3, 1]
		    Position		    [540, 151, 585, 189]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "1"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "data_out"
		    Position		    [770, 133, 800, 147]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [855, 163, 885, 177]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "full"
		    Position		    [465, 193, 495, 207]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "%full"
		    Position		    [440, 168, 470, 182]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "FIFO"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "we"
		    SrcPort		    1
		    DstBlock		    "FIFO"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FIFO"
		    SrcPort		    2
		    Points		    [0, 0]
		    DstBlock		    "not_valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ack"
		    SrcPort		    1
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "FIFO"
		    SrcPort		    1
		    DstBlock		    "data_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FIFO"
		    SrcPort		    4
		    DstBlock		    "full"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [265, 0]
		    Branch {
		    Points		    [0, -5]
		    DstBlock		    "FIFO"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, 55; 175, 0; 0, -90]
		    DstBlock		    "not_valid"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [0, 0; 65, 0]
		    Branch {
		    DstBlock		    "FIFO"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65; 205, 0]
		    DstBlock		    "not_valid"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "not_valid"
		    SrcPort		    1
		    Points		    [0, 0; 85, 0]
		    Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [-145, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "FIFO"
		    SrcPort		    3
		    Points		    [10, 0]
		    DstBlock		    "%full"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "posedge"
		  Ports			  [1, 1]
		  Position		  [575, 763, 620, 787]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "posedge"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [1185, 328, 1215, 342]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [1185, 358, 1215, 372]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "ack_dram"
		  Position		  [685, 428, 715, 442]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "en_addr_gen"
		  Position		  [1205, 428, 1235, 442]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "rd_tag"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 130]
		    DstBlock		    "Slice3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "rd_valid"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Convert4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ack_dram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "Logical2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "dram_rd_ack"
		  SrcPort		  1
		  DstBlock		  "Convert5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [135, 0; 0, -205; 65, 0]
		  Branch {
		    Points		    [0, 160; 100, 0]
		    Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Register"
		    DstPort		    3
		    }
		  }
		  Branch {
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "Trickle_FWFT"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -240]
		    DstBlock		    "Gateway Out48"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "RB_active"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert5"
		  SrcPort		  1
		  Points		  [85, 0; 0, -85]
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  Points		  [85, 0]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [85, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "dram_data"
		  SrcPort		  1
		  Points		  [70, 0]
		  Branch {
		    Points		    [0, -35]
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    DstBlock		    "posedge"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -200]
		    DstBlock		    "Logical2"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out46"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope9"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out42"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope9"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out48"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope9"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out50"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope9"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out49"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope9"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope9"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Scope9"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "ack_RB"
		  SrcPort		  1
		  Points		  [415, 0; 0, -310; 65, 0]
		  Branch {
		    DstBlock		    "Trickle_FWFT"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -300]
		    DstBlock		    "Gateway Out42"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  Points		  [0, 0; 130, 0]
		  Branch {
		    DstBlock		    "Trickle_FWFT"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -180]
		    DstBlock		    "Gateway Out50"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "posedge"
		  SrcPort		  1
		  Points		  [170, 0; 0, -185]
		  Branch {
		    DstBlock		    "Logical4"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -165]
		    Branch {
		    DstBlock		    "Trickle_FWFT"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -360]
		    DstBlock		    "Gateway Out46"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Trickle_FWFT"
		  SrcPort		  1
		  Points		  [0, 0; 50, 0]
		  Branch {
		    DstBlock		    "dout"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -120]
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Trickle_FWFT"
		  SrcPort		  2
		  Points		  [0, 0; 60, 0]
		  Branch {
		    DstBlock		    "valid"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -120]
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Trickle_FWFT"
		  SrcPort		  4
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "en_addr_gen"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -250]
		    DstBlock		    "Gateway Out49"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 195; -315, 0]
		    DstBlock		    "Logical4"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [115, 0]
		  DstBlock		  "Logical3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  Points		  [35, 0; 0, -60]
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert4"
		  SrcPort		  1
		  Points		  [10, 0; 0, -25]
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [35, 0; 0, 30]
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Logical2"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  DstBlock		  "Inverter2"
		  DstPort		  1
		}
		Annotation {
		  Name			  "It might happen that the first RB d"
"ata is being acked by the adder since the \nadder sends one extra ack!!! be c"
"arefull!"
		  Position		  [434, 138]
		  UseDisplayTextAsClickCallback	off
		}
		Annotation {
		  Name			  "if this is high it means data is a "
"RB data"
		  Position		  [404, 413]
		  UseDisplayTextAsClickCallback	off
		}
		Annotation {
		  Name			  "Notes about this module:\n1-This lo"
"gic has to capture the read back data at the correct time \n2-send extra acks"
" to dram to make sure that its output fifo is empty\n3-is responsible for han"
"dshaking with the outer world"
		  Position		  [839, 33]
		  UseDisplayTextAsClickCallback	off
		}
		Annotation {
		  Name			  "HIgh bit of tag means its a read ba"
"ck\nand low bit means its a valid read back\nThis module has to ack dram for "
"all\nrd backs (even invalid ones)\nbut it neads to only capture valid \nread "
"backs. "
		  Position		  [139, 502]
		  UseDisplayTextAsClickCallback	off
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [515, 843, 540, 872]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [2, 1]
	      Position		      [1745, 547, 1770, 598]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register5"
	      Ports		      [2, 1]
	      Position		      [140, 588, 175, 617]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register6"
	      Ports		      [2, 1]
	      Position		      [280, 668, 315, 697]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register7"
	      Ports		      [2, 1]
	      Position		      [280, 708, 315, 737]
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [455, 838, 485, 867]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a=b"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope1"
	      Ports		      [7]
	      Position		      [640, 500, 690, 630]
	      Floating		      off
	      Location		      [94, 89, 1013, 686]
	      Open		      off
	      NumInputPorts	      "7"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"re"
		axes2			"we"
		axes3			"din"
		axes4			"dout"
		axes5			"empty"
		axes6			"not full"
		axes7			"sync_in"
	      }
	      TimeRange		      "400000"
	      YMin		      "0~0~0~0~0~0~0"
	      YMax		      "1~1~400~400~1~2~1"
	      SaveName		      "ScopeData7"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope10"
	      Ports		      [1]
	      Position		      [1900, 556, 1920, 594]
	      Floating		      off
	      Location		      [146, 92, 856, 572]
	      Open		      off
	      NumInputPorts	      "1"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"address"
	      }
	      YMin		      "0"
	      YMax		      "100"
	      SaveName		      "ScopeData27"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope11"
	      Ports		      [4]
	      Position		      [2305, 1125, 2355, 1340]
	      Floating		      off
	      Location		      [54, 66, 877, 636]
	      Open		      off
	      NumInputPorts	      "4"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"row"
		axes2			"col"
		axes3			"rank"
		axes4			"bank"
	      }
	      YMin		      "0~0~0~0"
	      YMax		      "200~4000~1~1"
	      SaveName		      "ScopeData28"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope12"
	      Ports		      [1]
	      Position		      [1235, 1107, 1260, 1153]
	      Floating		      off
	      Location		      [146, 92, 856, 572]
	      Open		      off
	      NumInputPorts	      "1"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"address"
	      }
	      YMin		      "0"
	      YMax		      "100"
	      SaveName		      "ScopeData32"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope13"
	      Ports		      [1]
	      Position		      [2705, 1272, 2730, 1318]
	      Floating		      off
	      Location		      [146, 92, 856, 572]
	      Open		      off
	      NumInputPorts	      "1"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"address"
	      }
	      YMin		      "0"
	      YMax		      "100"
	      SaveName		      "ScopeData33"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope2"
	      Ports		      [6]
	      Position		      [2460, 443, 2515, 617]
	      Floating		      off
	      Location		      [125, 147, 971, 671]
	      Open		      off
	      NumInputPorts	      "6"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"dram_data"
		axes2			"rd_tag"
		axes3			"rd_valid"
		axes4			"dram_rd_ack"
		axes5			"ack_rdback"
		axes6			"reading_back"
	      }
	      YMin		      "-1~0.95~-1~-1~0.95~-1"
	      YMax		      "1~1.05~1~1~1.05~1"
	      SaveName		      "ScopeData22"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope3"
	      Ports		      [7]
	      Position		      [1680, 199, 1730, 331]
	      Floating		      off
	      Location		      [6, 49, 1030, 718]
	      Open		      off
	      NumInputPorts	      "7"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"address"
		axes2			"data_in"
		axes3			"RWn"
		axes4			"rd_valid"
		axes5			"cmd_valid"
		axes6			"rd_ack"
		axes7			"ctrl_ready"
	      }
	      YMin		      "0~0~0~0~0~0~0"
	      YMax		      "150~2500~1~1~1~1~1"
	      SaveName		      "ScopeData6"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope4"
	      Ports		      [6]
	      Position		      [1015, 320, 1065, 450]
	      Floating		      off
	      Location		      [51, 49, 989, 676]
	      Open		      off
	      NumInputPorts	      "6"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"FIFO_data"
		axes2			"valid_FIFO_data"
		axes3			"dram_data"
		axes4			"valid_dram_data"
		axes5			"ctrl_ready"
		axes6			"sync"
	      }
	      YMin		      "0.95~0.95~-1~-1~0.95~-1"
	      YMax		      "1.05~1.05~1~1~1.05~1"
	      SaveName		      "ScopeData8"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope5"
	      Ports		      [5]
	      Position		      [1100, 481, 1150, 599]
	      Floating		      off
	      Location		      [-3, 41, 1021, 710]
	      Open		      off
	      NumInputPorts	      "5"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"data"
		axes2			"valid"
		axes3			"sync"
		axes4			"ack_dram"
		axes5			"ack_fifo"
	      }
	      YMin		      "0~0~-1~0~0"
	      YMax		      "250~1~1~1~1"
	      SaveName		      "ScopeData9"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope6"
	      Ports		      [5]
	      Position		      [1685, 29, 1735, 161]
	      Floating		      off
	      Location		      [85, 85, 927, 650]
	      Open		      off
	      NumInputPorts	      "5"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"row"
		axes2			"col"
		axes3			"rank"
		axes4			"bank"
		axes5			"cmd_valid"
	      }
	      YMin		      "0~0~0~0~0"
	      YMax		      "200~4000~1~1~1"
	      SaveName		      "ScopeData14"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope7"
	      Ports		      [7]
	      Position		      [1925, 1126, 1960, 1234]
	      Floating		      off
	      Location		      [108, 103, 1181, 917]
	      Open		      off
	      NumInputPorts	      "7"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"rd_ack"
		axes2			"RWn"
		axes3			"cmd_tag"
		axes4			"cmd_valid"
		axes5			"rd_tag"
		axes6			"rd_valid"
		axes7			"fifo_empty_check_done"
	      }
	      YMin		      "0~0~0~0~0~0.95~0"
	      YMax		      "1~1100~7500~1~1~1.05~1"
	      SaveName		      "ScopeData17"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope8"
	      Ports		      [7]
	      Position		      [2290, 249, 2335, 411]
	      Floating		      off
	      Location		      [6, 49, 1022, 733]
	      Open		      off
	      NumInputPorts	      "7"
	      ZoomMode		      "yonly"
	      List {
		ListType		AxesTitles
		axes1			"cmd_ack"
		axes2			"data_out"
		axes3			"tag"
		axes4			"data_valid"
		axes5			"valid_validq"
		axes6			"data_for_adder"
		axes7			"rd_ack"
	      }
	      YMin		      "0~0~2.68438e+008~0~0~0~0"
	      YMax		      "1~11000~2.68439e+008~1~1~1~1"
	      SaveName		      "ScopeData19"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope9"
	      Ports		      [6]
	      Position		      [2700, 1035, 2745, 1240]
	      Floating		      off
	      Location		      [63, 112, 924, 675]
	      Open		      off
	      NumInputPorts	      "6"
	      ZoomMode		      "xonly"
	      List {
		ListType		AxesTitles
		axes1			"d0"
		axes2			"dout1 "
		axes3			"valid"
		axes4			"ack_dram"
		axes5			"en_adder_gen"
		axes6			"RB_active"
	      }
	      YMin		      "1.9~1.9~-1~0~-1~0.95"
	      YMax		      "2.1~2.1~1~1~1~1.05"
	      SaveName		      "ScopeData23"
	      DataFormat	      "StructureWithTime"
	      LimitDataPoints	      off
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [2020, 777, 2045, 793]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [1530, 216, 1575, 234]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice10"
	      Ports		      [1, 1]
	      Position		      [1475, 16, 1520, 34]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "5"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice11"
	      Ports		      [1, 1]
	      Position		      [1475, 46, 1520, 64]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "14"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "14"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice12"
	      Ports		      [1, 1]
	      Position		      [1475, 76, 1520, 94]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "13"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice13"
	      Ports		      [1, 1]
	      Position		      [1475, 111, 1520, 129]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "28"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice14"
	      Ports		      [1, 1]
	      Position		      [855, 426, 900, 444]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice16"
	      Ports		      [1, 1]
	      Position		      [2550, 1042, 2585, 1058]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice17"
	      Ports		      [1, 1]
	      Position		      [2550, 1077, 2585, 1093]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice18"
	      Ports		      [1, 1]
	      Position		      [2315, 452, 2350, 468]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice19"
	      Ports		      [1, 1]
	      Position		      [400, 616, 445, 634]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [1525, 196, 1570, 214]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "5"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice20"
	      Ports		      [1, 1]
	      Position		      [1750, 1206, 1795, 1224]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "5"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice21"
	      Ports		      [1, 1]
	      Position		      [2180, 1151, 2225, 1169]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "5"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice22"
	      Ports		      [1, 1]
	      Position		      [1750, 1161, 1795, 1179]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "8"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "5"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice23"
	      Ports		      [1, 1]
	      Position		      [2180, 1181, 2225, 1199]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "14"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "14"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice24"
	      Ports		      [1, 1]
	      Position		      [2180, 1251, 2225, 1269]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "13"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice25"
	      Ports		      [1, 1]
	      Position		      [2165, 1306, 2210, 1324]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "28"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [400, 536, 445, 554]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [520, 555, 550, 575]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [1000, 481, 1030, 499]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [870, 326, 915, 344]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice7"
	      Ports		      [1, 1]
	      Position		      [870, 366, 915, 384]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice8"
	      Ports		      [1, 1]
	      Position		      [2060, 271, 2105, 289]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice9"
	      Ports		      [1, 1]
	      Position		      [2055, 296, 2100, 314]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "31"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ctrl_unit"
	      Ports		      [3, 6]
	      Position		      [1200, 512, 1330, 628]
	      BackgroundColor	      "yellow"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskPromptString	      "Burst Length?|Accumulation length?"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "burst_length=@1;acc_length=@2;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "valid_length|acc_length"
	      MaskTabNameString	      ","
	      System {
		Name			"ctrl_unit"
		Location		[2, 74, 1014, 728]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"80"
		Block {
		  BlockType		  Inport
		  Name			  "valid_data"
		  Position		  [35, 263, 65, 277]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 358, 65, 372]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en_RB_addr"
		  Position		  [175, 543, 205, 557]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat1"
		  Ports			  [3, 1]
		  Position		  [1080, 259, 1105, 311]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [1025, 275, 1050, 295]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "30"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [145, 454, 175, 476]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		  Port {
		    PortNumber		    1
		    Name		    "v"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [335, 157, 360, 193]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [935, 123, 955, 227]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [1250, 63, 1270, 167]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "RB_active_or_finish"
		  Ports			  [2, 1]
		  Position		  [710, 638, 910, 742]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "RB_active_or_finish"
		    Location		    [113, 547, 1038, 899]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "enable_rb_addr"
		    Position		    [285, 25, 315, 40]
		    Orientation		    "down"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [340, 185, 390, 205]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "acc_length/2"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "32"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter1"
		    Ports		    [2, 1]
		    Position		    [335, 112, 385, 163]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "32"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "2*burst_length-1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter6"
		    Ports		    [1, 1]
		    Position		    [735, 88, 765, 102]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter9"
		    Ports		    [1, 1]
		    Position		    [700, 223, 730, 237]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [3, 1]
		    Position		    [815, 82, 845, 148]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical14"
		    Ports		    [2, 1]
		    Position		    [360, 255, 385, 295]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [540, 120, 565, 160]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational3"
		    Ports		    [2, 1]
		    Position		    [440, 128, 490, 172]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "system_start"
		    Ports		    [2, 1]
		    Position		    [145, 285, 190, 325]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "system_start1"
		    Ports		    [2, 1]
		    Position		    [465, 255, 510, 295]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "system_start2"
		    Ports		    [3, 1]
		    Position		    [630, 75, 675, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rb_active"
		    Position		    [870, 108, 900, 122]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "system_start"
		    SrcPort		    1
		    Points		    [150, 0]
		    DstBlock		    "Logical14"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "system_start2"
		    SrcPort		    1
		    DstBlock		    "Inverter6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter1"
		    SrcPort		    1
		    DstBlock		    "Relational3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    Points		    [15, 0; 0, -35]
		    DstBlock		    "Relational3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [30, 0; 0, -30]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "system_start2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "system_start2"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Relational3"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter6"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical14"
		    SrcPort		    1
		    Points		    [0, 0; 45, 0]
		    Branch {
		    Points		    [0, -10]
		    DstBlock		    "system_start1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 10]
		    DstBlock		    "system_start1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "system_start1"
		    SrcPort		    1
		    Points		    [265, 0; 0, -160]
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter9"
		    SrcPort		    1
		    Points		    [65, 0]
		    DstBlock		    "Logical13"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "enable_rb_addr"
		    SrcPort		    1
		    Points		    [0, 0; 0, 15]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Counter1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [225, 0]
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 135]
		    Branch {
		    DstBlock		    "Inverter9"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 35; 45, 0]
		    Branch {
		    DstBlock		    "Logical14"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "system_start"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "system_start"
		    DstPort		    2
		    }
		    }
		    }
		    }
		    Branch {
		    Points		    [245, 0]
		    Branch {
		    DstBlock		    "Counter1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "system_start2"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "rb_active"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "address_gen_vacc_DRAM"
		  Ports			  [3, 3]
		  Position		  [735, 150, 850, 310]
		  BackgroundColor	  "[1.000000, 0.501961, 0.000000]"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskPromptString	  "Accumulation length?|Valid period l"
"ength?"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "acc_length=@1;valid_length=@2;"
		  MaskInitialization	  "address_gen_vacc_v2_mask;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "acc_length|burst_length"
		  MaskTabNameString	  ","
		  System {
		    Name		    "address_gen_vacc_DRAM"
		    Location		    [2, 74, 1014, 699]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 63, 60, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "read_en"
		    Position		    [30, 113, 60, 127]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "write_en"
		    Position		    [30, 163, 60, 177]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "and0"
		    Ports		    [2, 1]
		    Position		    [65, 250, 85, 270]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "block_counter"
		    Ports		    [1, 1]
		    Position		    [95, 43, 145, 97]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "blockCountBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "2^blockCountBits-1"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cast0"
		    Ports		    [1, 1]
		    Position		    [395, 150, 425, 170]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cast1"
		    Ports		    [1, 1]
		    Position		    [395, 450, 425, 470]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "compare"
		    Ports		    [2, 1]
		    Position		    [445, 502, 485, 553]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "compare1"
		    Ports		    [2, 1]
		    Position		    [265, 250, 295, 290]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat0"
		    Ports		    [2, 1]
		    Position		    [245, 101, 295, 154]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat1"
		    Ports		    [2, 1]
		    Position		    [245, 341, 295, 394]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat2"
		    Ports		    [7, 1]
		    Position		    [595, 15, 635, 165]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "7"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat3"
		    Ports		    [7, 1]
		    Position		    [595, 310, 635, 460]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "7"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const0"
		    Ports		    [0, 1]
		    Position		    [445, 192, 475, 208]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "5"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const1"
		    Ports		    [0, 1]
		    Position		    [445, 212, 475, 228]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "2"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const10"
		    Ports		    [0, 1]
		    Position		    [45, 343, 65, 367]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "valid_length/2"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "counterBitWidth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const11"
		    Ports		    [0, 1]
		    Position		    [95, 363, 115, 387]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "acc_length/2-1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "counterBitWidth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const4"
		    Ports		    [0, 1]
		    Position		    [345, 570, 385, 590]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "acc_length/2-1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "counterBitWidth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "or0"
		    Ports		    [2, 1]
		    Position		    [65, 200, 85, 220]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "read_counter"
		    Ports		    [4, 1]
		    Position		    [115, 241, 165, 294]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "counterBitWidth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "on"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice0"
		    Ports		    [1, 1]
		    Position		    [345, 150, 375, 170]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "colCountBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice1"
		    Ports		    [1, 1]
		    Position		    [345, 90, 375, 110]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits+blockRowBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice10"
		    Ports		    [1, 1]
		    Position		    [445, 350, 475, 370]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice11"
		    Ports		    [1, 1]
		    Position		    [445, 300, 475, 320]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits-2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice12"
		    Ports		    [1, 1]
		    Position		    [515, 15, 545, 35]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice13"
		    Ports		    [1, 1]
		    Position		    [515, 60, 545, 80]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "blockCountBits-3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice14"
		    Ports		    [1, 1]
		    Position		    [495, 300, 525, 320]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice15"
		    Ports		    [1, 1]
		    Position		    [495, 360, 525, 380]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "blockCountBits-3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice2"
		    Ports		    [1, 1]
		    Position		    [395, 90, 425, 110]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "blockRowBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice3"
		    Ports		    [1, 1]
		    Position		    [395, 50, 425, 70]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice4"
		    Ports		    [1, 1]
		    Position		    [445, 50, 475, 70]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice5"
		    Ports		    [1, 1]
		    Position		    [445, 15, 475, 35]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits-2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice6"
		    Ports		    [1, 1]
		    Position		    [345, 450, 375, 470]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "colCountBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice7"
		    Ports		    [1, 1]
		    Position		    [345, 390, 375, 410]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits+blockRowBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice8"
		    Ports		    [1, 1]
		    Position		    [395, 400, 425, 420]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "blockRowBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice9"
		    Ports		    [1, 1]
		    Position		    [395, 350, 425, 370]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "write_counter"
		    Ports		    [2, 1]
		    Position		    [95, 141, 145, 194]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "counterBitWidth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_length/2-1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "write_addr"
		    Position		    [765, 100, 795, 120]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "read_addr"
		    Position		    [765, 150, 795, 170]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "end_masking"
		    Position		    [565, 500, 595, 520]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "const1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "concat2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "concat3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice4"
		    SrcPort		    1
		    DstBlock		    "concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "slice13"
		    SrcPort		    1
		    DstBlock		    "concat2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "slice2"
		    SrcPort		    1
		    DstBlock		    "concat2"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "slice12"
		    SrcPort		    1
		    DstBlock		    "concat2"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "cast0"
		    SrcPort		    1
		    DstBlock		    "concat2"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "const0"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "concat2"
		    DstPort		    7
		    }
		    Branch {
		    DstBlock		    "concat3"
		    DstPort		    7
		    }
		    }
		    Line {
		    SrcBlock		    "slice7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice10"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "slice15"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "slice8"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "slice14"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "cast1"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "write_counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "read_counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "block_counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "or0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "const10"
		    SrcPort		    1
		    DstBlock		    "read_counter"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "write_en"
		    SrcPort		    1
		    DstBlock		    "write_counter"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "block_counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "concat0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "concat1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "write_counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "concat0"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "compare"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "read_counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "concat1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "compare1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "const4"
		    SrcPort		    1
		    DstBlock		    "compare"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "compare"
		    SrcPort		    1
		    DstBlock		    "end_masking"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "const11"
		    SrcPort		    1
		    DstBlock		    "compare1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "concat0"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice0"
		    SrcPort		    1
		    DstBlock		    "cast0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice4"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "concat2"
		    SrcPort		    1
		    DstBlock		    "write_addr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "concat1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice6"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice7"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice6"
		    SrcPort		    1
		    DstBlock		    "cast1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice9"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice11"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "concat3"
		    SrcPort		    1
		    DstBlock		    "read_addr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice5"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice12"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice13"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice11"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice14"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice15"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "read_en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "or0"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "and0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "or0"
		    SrcPort		    1
		    DstBlock		    "read_counter"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "compare1"
		    SrcPort		    1
		    DstBlock		    "and0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "and0"
		    SrcPort		    1
		    DstBlock		    "read_counter"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmd_gen"
		  Ports			  [2, 6]
		  Position		  [150, 219, 295, 411]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "cmd_gen"
		    Location		    [2, 74, 998, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "valid_data"
		    Position		    [25, 293, 55, 307]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 378, 60, 392]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [430, 290, 480, 310]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "burst_length-1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "ceil(log2(2*burst_length+2))"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [415, 540, 465, 560]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "burst_length-1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "ceil(log2(2*burst_length+2))"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [420, 620, 470, 640]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2*burst_length+2-1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "ceil(log2(2*burst_length+2))"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant4"
		    Ports		    [0, 1]
		    Position		    [425, 170, 475, 190]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2*burst_length"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "ceil(log2(2*burst_length+2))"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [210, 435, 235, 455]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "31"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [2, 1]
		    Position		    [655, 370, 695, 405]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "on"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [305, 587, 345, 623]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [1150, 677, 1175, 713]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay4"
		    Ports		    [1, 1]
		    Position		    [205, 374, 235, 396]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [390, 595, 420, 615]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter2"
		    Ports		    [1, 1]
		    Position		    [735, 328, 765, 342]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter3"
		    Ports		    [1, 1]
		    Position		    [735, 473, 765, 487]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter4"
		    Ports		    [1, 1]
		    Position		    [900, 613, 930, 627]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter5"
		    Ports		    [1, 1]
		    Position		    [715, 665, 745, 685]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter8"
		    Ports		    [1, 1]
		    Position		    [768, 240, 782, 270]
		    Orientation		    "down"
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [805, 373, 830, 402]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [3, 1]
		    Position		    [805, 320, 830, 350]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [970, 611, 995, 644]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [2, 1]
		    Position		    [155, 427, 180, 458]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [2, 1]
		    Position		    [1025, 620, 1050, 660]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical15"
		    Ports		    [2, 1]
		    Position		    [85, 292, 110, 323]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [1080, 675, 1105, 715]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [3, 1]
		    Position		    [610, 576, 635, 634]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "3"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [315, 303, 340, 332]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [315, 348, 340, 377]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [385, 402, 410, 433]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [2, 1]
		    Position		    [900, 327, 925, 358]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [2, 1]
		    Position		    [900, 382, 925, 413]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [3, 1]
		    Position		    [530, 293, 580, 337]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a>=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [3, 1]
		    Position		    [530, 543, 580, 587]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational2"
		    Ports		    [3, 1]
		    Position		    [530, 623, 580, 667]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational4"
		    Ports		    [3, 1]
		    Position		    [530, 173, 580, 217]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<=b"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [530, 371, 570, 389]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmd_counter"
		    Ports		    [2, 1]
		    Position		    [425, 352, 475, 403]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "ceil(log2(2*burst_length+2))"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "2*burst_length+2-1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "system_start"
		    Ports		    [2, 1]
		    Position		    [290, 745, 335, 785]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re_addr_en"
		    Position		    [965, 338, 995, 352]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "wr_addr_en"
		    Position		    [965, 393, 995, 407]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "RWn"
		    Position		    [825, 473, 855, 487]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cmd_valid"
		    Position		    [1255, 688, 1285, 702]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "ready"
		    Position		    [800, 668, 830, 682]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rb_addr_en"
		    Position		    [870, 188, 900, 202]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, 220; 150, 0]
		    Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 150]
		    Branch {
		    DstBlock		    "system_start"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 20]
		    DstBlock		    "system_start"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Delay4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "cmd_counter"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -120]
		    DstBlock		    "Relational4"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 185]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Relational2"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 115; 100, 0; 0, 125]
		    DstBlock		    "Inverter4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [115, 0; 0, 20]
		    Branch {
		    DstBlock		    "Inverter2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 165; 115, 0]
		    Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 155]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10; 90, 0]
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "Relational2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational2"
		    SrcPort		    1
		    Points		    [5, 0; 0, -20]
		    DstBlock		    "Logical3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_data"
		    SrcPort		    1
		    DstBlock		    "Logical15"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Inverter5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -85; -385, 0; 0, -45]
		    Branch {
		    Points		    [0, -150]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [-125, 0]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [10, 0; 0, 70]
		    DstBlock		    "cmd_counter"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "system_start"
		    SrcPort		    1
		    Points		    [670, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Inverter3"
		    SrcPort		    1
		    DstBlock		    "RWn"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter4"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter5"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    DstBlock		    "ready"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 35; -695, 0]
		    DstBlock		    "Logical15"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [120, 0]
		    Branch {
		    Points		    [0, -20]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [510, -5; 0, 0]
		    Branch {
		    Points		    [0, -35]
		    Branch {
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 305; 195, 0]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "cmd_valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    DstBlock		    "cmd_counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay4"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    Points		    [0, 0; 90, 0]
		    Branch {
		    Points		    [0, 160]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Relational2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    3
		    }
		    }
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    DstBlock		    "Relational"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -120]
		    DstBlock		    "Relational4"
		    DstPort		    3
		    }
		    }
		    Branch {
		    Points		    [120, 0; 0, -25]
		    DstBlock		    "Delay"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Constant4"
		    SrcPort		    1
		    DstBlock		    "Relational4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational4"
		    SrcPort		    1
		    Points		    [0, 0; 190, 0]
		    Branch {
		    DstBlock		    "Inverter8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "rb_addr_en"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Inverter8"
		    SrcPort		    1
		    Points		    [0, 70]
		    DstBlock		    "Logical1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Logical15"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "re_addr_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "wr_addr_en"
		    DstPort		    1
		    }
		    Annotation {
		    Position		    [110, 25]
		    UseDisplayTextAsClickCallback off
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "latch_rb_enable"
		  Ports			  [3, 2]
		  Position		  [395, 507, 500, 593]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "latch_rb_enable"
		    Location		    [2, 74, 1270, 955]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [50, 38, 80, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rb_addr_enable"
		    Position		    [30, 228, 60, 242]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "negedge"
		    Position		    [135, 128, 165, 142]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter5"
		    Ports		    [1, 1]
		    Position		    [210, 179, 235, 191]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [120, 180, 145, 220]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [325, 170, 350, 210]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [445, 203, 475, 252]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [275, 169, 300, 196]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "system_start3"
		    Ports		    [2, 1]
		    Position		    [385, 178, 420, 222]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "0"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    en			    "on"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "inc_addr_en"
		    Position		    [590, 223, 620, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cmd_tag"
		    Position		    [515, 133, 545, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "system_start3"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "cmd_tag"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "system_start3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -50; -100, 0]
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 145]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rb_addr_enable"
		    SrcPort		    1
		    Points		    [40, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "negedge"
		    SrcPort		    1
		    Points		    [20, 0; 0, 50]
		    Branch {
		    DstBlock		    "Inverter5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 55; 175, 0]
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "system_start3"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "inc_addr_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter5"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "negedge"
		  Ports			  [1, 1]
		  Position		  [343, 410, 367, 455]
		  Orientation		  "down"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "negedge"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [150, 73, 200, 107]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "readback_address_dram_vacc"
		  Ports			  [2, 1]
		  Position		  [775, 438, 875, 547]
		  BackgroundColor	  "orange"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskPromptString	  "Accumulation length?|Valid period l"
"ength?"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "acc_length=@1;valid_length=@2;"
		  MaskInitialization	  "readback_address_dram_vacc_mask;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "acc_length|valid_length"
		  MaskTabNameString	  ","
		  System {
		    Name		    "readback_address_dram_vacc"
		    Location		    [214, 157, 1226, 782]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 63, 60, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [30, 113, 60, 127]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "block_counter"
		    Ports		    [1, 1]
		    Position		    [95, 43, 145, 97]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "blockCountBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "2^blockCountBits-2"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "off"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cast1"
		    Ports		    [1, 1]
		    Position		    [395, 450, 425, 470]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat1"
		    Ports		    [2, 1]
		    Position		    [245, 341, 295, 394]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "concat3"
		    Ports		    [7, 1]
		    Position		    [595, 310, 635, 460]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "7"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const0"
		    Ports		    [0, 1]
		    Position		    [445, 192, 475, 208]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "5"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const1"
		    Ports		    [0, 1]
		    Position		    [445, 212, 475, 228]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "2"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "read_counter"
		    Ports		    [2, 1]
		    Position		    [115, 241, 165, 294]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "counterBitWidth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_length/2-1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "on"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice10"
		    Ports		    [1, 1]
		    Position		    [445, 350, 475, 370]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice11"
		    Ports		    [1, 1]
		    Position		    [445, 300, 475, 320]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits-2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice14"
		    Ports		    [1, 1]
		    Position		    [495, 300, 525, 320]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice15"
		    Ports		    [1, 1]
		    Position		    [495, 360, 525, 380]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "blockCountBits-3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice6"
		    Ports		    [1, 1]
		    Position		    [345, 450, 375, 470]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "colCountBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice7"
		    Ports		    [1, 1]
		    Position		    [345, 390, 375, 410]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits+blockRowBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice8"
		    Ports		    [1, 1]
		    Position		    [395, 400, 425, 420]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "blockRowBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "slice9"
		    Ports		    [1, 1]
		    Position		    [395, 350, 425, 370]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "blockCountBits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "readback_addr"
		    Position		    [765, 150, 795, 170]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "slice7"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "const1"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice10"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "slice15"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "slice8"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "slice14"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "cast1"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "const0"
		    SrcPort		    1
		    DstBlock		    "concat3"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "read_counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "block_counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    DstBlock		    "read_counter"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "block_counter"
		    SrcPort		    1
		    DstBlock		    "concat1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "read_counter"
		    SrcPort		    1
		    DstBlock		    "concat1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "concat1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice6"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice7"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "slice6"
		    SrcPort		    1
		    DstBlock		    "cast1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice9"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice11"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "concat3"
		    SrcPort		    1
		    DstBlock		    "readback_addr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "slice11"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "slice14"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "slice15"
		    DstPort		    1
		    }
		    }
		    Annotation {
		    Position		    [337, 113]
		    UseDisplayTextAsClickCallback off
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "address"
		  Position		  [1320, 108, 1350, 122]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cmd_tag"
		  Position		  [1125, 278, 1155, 292]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "RB_active"
		  Position		  [1025, 683, 1055, 697]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "RWn"
		  Position		  [405, 293, 435, 307]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cmd_valid"
		  Position		  [405, 323, 435, 337]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "ready"
		  Position		  [405, 353, 435, 367]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0; 30, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "cmd_gen"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 100; 0, 0]
		    Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 250]
		    DstBlock		    "RB_active_or_finish"
		    DstPort		    2
		    }
		    }
		  }
		  Branch {
		    Points		    [0, -190]
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "address_gen_vacc_DRAM"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "address_gen_vacc_DRAM"
		  SrcPort		  2
		  Points		  [10, 0; 0, -20]
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    Points		    [0, 110]
		    DstBlock		    "Convert2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [160, 0; 0, -60]
		    DstBlock		    "Mux2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "cmd_gen"
		  SrcPort		  1
		  Points		  [370, 0; 0, -10]
		  DstBlock		  "address_gen_vacc_DRAM"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "cmd_gen"
		  SrcPort		  2
		  Points		  [370, 0; 0, 15]
		  DstBlock		  "address_gen_vacc_DRAM"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  DstBlock		  "Concat1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat1"
		  SrcPort		  1
		  DstBlock		  "cmd_tag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "address_gen_vacc_DRAM"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "en_RB_addr"
		  SrcPort		  1
		  DstBlock		  "latch_rb_enable"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "address"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "RB_active_or_finish"
		  SrcPort		  1
		  DstBlock		  "RB_active"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmd_gen"
		  SrcPort		  3
		  Points		  [0, 0; 85, 0]
		  Branch {
		    DstBlock		    "RWn"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -160]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "cmd_gen"
		  SrcPort		  4
		  Points		  [0, 0]
		  DstBlock		  "cmd_valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmd_gen"
		  SrcPort		  5
		  Points		  [0, 0]
		  DstBlock		  "ready"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmd_gen"
		  SrcPort		  6
		  Points		  [55, 0]
		  Branch {
		    Points		    [265, 0; 0, -310; 385, 0]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 190]
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "negedge"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "valid_data"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "cmd_gen"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "readback_address_dram_vacc"
		  SrcPort		  1
		  Points		  [300, 0; 0, -345]
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "latch_rb_enable"
		  SrcPort		  1
		  Points		  [105, 0; 0, -10; 20, 0]
		  Branch {
		    DstBlock		    "readback_address_dram_vacc"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 145]
		    DstBlock		    "RB_active_or_finish"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "negedge"
		  SrcPort		  1
		  Points		  [0, 120]
		  DstBlock		  "latch_rb_enable"
		  DstPort		  3
		}
		Line {
		  Name			  "v"
		  Labels		  [0, 0]
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    Labels		    [1, 0]
		    DstBlock		    "readback_address_dram_vacc"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    DstBlock		    "latch_rb_enable"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "latch_rb_enable"
		  SrcPort		  2
		  Points		  [560, 0]
		  DstBlock		  "Concat1"
		  DstPort		  3
		}
		Annotation {
		  Position		  [5, 190]
		  UseDisplayTextAsClickCallback	off
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "current_addr"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [1790, 560, 1890, 590]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "casper_library_Accumulators_dram_vacc_c"
"urrent_addr_user_data_in"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dram1"
	      Tag		      "xps:dram"
	      Ports		      [8, 4]
	      Position		      [1785, 624, 1925, 876]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      AncestorBlock	      "xps_library/dram"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "dram"
	      MaskDescription	      "Interface to 1GB DDR2 DIMMs on BEE2.\n"
"\nTo simulate using ModelSim, place a ModelSim block named 'ModelSim' (case-s"
"ensitive) in the top level of the design."
	      MaskPromptString	      "DIMM|Data Type|Data binary point|Datapa"
"th clock rate (MHz)|Sample period|Simulate DRAM using ModelSim|Enable bank ma"
"nagement|Use wide data bus (288 bits)|Use half-burst|Share with PowerPC"
	      MaskStyleString	      "popup(1|2|3|4),popup(Boolean|Unsigned|S"
"igned  (2's comp)),edit,edit,edit,checkbox,checkbox,checkbox,checkbox,checkbo"
"x"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||myname=gcb;\nif strcmp(get_param"
"(myname, 'wide_data'), 'off')\n    set_param(myname, 'MaskEnables', {'on','on"
"','on','on','on','on','on','on','on','on'});\nelse\n    set_param(myname, 'ha"
"lf_burst', 'off');\n    set_param(myname, 'MaskEnables', {'on','on','on','on'"
",'on','on','on','on','off','on'});\nend||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "dimm=@1;arith_type=@2;bin_pt=@3;ip_cloc"
"k=@4;sample_period=@5;use_sim=&6;bank_mgt=&7;wide_data=&8;half_burst=&9;share"
"d=&10;"
	      MaskInitialization      "dram_mask;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|Unsigned|0|200|1|on|on|off|off|on"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"dram1"
		Location		[2, 74, 998, 683]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "rst"
		  Position		  [40, 62, 70, 78]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "address"
		  Position		  [40, 107, 70, 123]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "data_in"
		  Position		  [40, 152, 70, 168]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "wr_be"
		  Position		  [40, 197, 70, 213]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "RWn"
		  Position		  [40, 242, 70, 258]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cmd_tag"
		  Position		  [40, 287, 70, 303]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cmd_valid"
		  Position		  [40, 332, 70, 348]
		  Port			  "7"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_ack"
		  Position		  [40, 377, 70, 393]
		  Port			  "8"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  Position		  [540, 60, 570, 90]
		  Value			  "0"
		  VectorParams1D	  on
		  SamplingMode		  "Sample based"
		  OutDataTypeMode	  "Inherit from 'Constant value'"
		  OutDataType		  "sfix(16)"
		  ConRadixGroup		  "Use specified scaling"
		  OutScaling		  "2^0"
		  SampleTime		  "inf"
		  FramePeriod		  "inf"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer"
		  Ports			  [2, 1]
		  Position		  [875, 67, 920, 103]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer1"
		  Ports			  [2, 1]
		  Position		  [875, 157, 920, 193]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer2"
		  Ports			  [2, 1]
		  Position		  [875, 247, 920, 283]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Simulation Multiplexer3"
		  Ports			  [2, 1]
		  Position		  [875, 337, 920, 373]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Simulation Multiplexer"
		  SourceType		  "Xilinx Simulation Multiplexer"
		  sim_sel		  "2"
		  hw_sel		  "1"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [450, 60, 470, 80]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  Position		  [450, 105, 470, 125]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  Position		  [450, 150, 470, 170]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator3"
		  Position		  [450, 195, 470, 215]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator4"
		  Position		  [450, 240, 470, 260]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator5"
		  Position		  [450, 285, 470, 305]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator6"
		  Position		  [450, 330, 470, 350]
		  ShowName		  off
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator7"
		  Position		  [450, 375, 470, 395]
		  ShowName		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_address"
		  Ports			  [1, 1]
		  Position		  [120, 105, 155, 125]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "sample_period"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_cmd_tag"
		  Ports			  [1, 1]
		  Position		  [120, 285, 155, 305]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_cmd_valid"
		  Ports			  [1, 1]
		  Position		  [120, 330, 155, 350]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_data_in"
		  Ports			  [1, 1]
		  Position		  [120, 150, 155, 170]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "144"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "sample_period"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_rd_ack"
		  Ports			  [1, 1]
		  Position		  [120, 375, 155, 395]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_rst"
		  Ports			  [1, 1]
		  Position		  [120, 60, 155, 80]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "sample_period"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_rwn"
		  Ports			  [1, 1]
		  Position		  [120, 240, 155, 260]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert_wr_be"
		  Ports			  [1, 1]
		  Position		  [120, 195, 155, 215]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "18"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Cmd_Ack"
		  Ports			  [1, 1]
		  Position		  [670, 64, 725, 86]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Cmd_Address"
		  Ports			  [1, 1]
		  Position		  [335, 105, 375, 125]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Cmd_RNW"
		  Ports			  [1, 1]
		  Position		  [335, 240, 375, 260]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Cmd_Tag"
		  Ports			  [1, 1]
		  Position		  [335, 285, 375, 305]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Cmd_Valid"
		  Ports			  [1, 1]
		  Position		  [335, 330, 375, 350]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Rd_Ack"
		  Ports			  [1, 1]
		  Position		  [335, 375, 375, 395]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Rd_Dout"
		  Ports			  [1, 1]
		  Position		  [670, 154, 725, 176]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "144"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Rd_Tag"
		  Ports			  [1, 1]
		  Position		  [670, 244, 725, 266]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "32"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Rd_Valid"
		  Ports			  [1, 1]
		  Position		  [670, 334, 725, 356]
		  SourceBlock		  "xbsIndex_r3/Gateway In"
		  SourceType		  "Xilinx Gateway In"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  period		  "sample_period"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Rst"
		  Ports			  [1, 1]
		  Position		  [335, 60, 375, 80]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Wr_BE"
		  Ports			  [1, 1]
		  Position		  [335, 195, 375, 215]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Wr_Din"
		  Ports			  [1, 1]
		  Position		  [335, 150, 375, 170]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "on"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_data_in"
		  Ports			  [1, 1]
		  Position		  [200, 150, 235, 170]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "force_rd_dout"
		  Ports			  [1, 1]
		  Position		  [980, 165, 1015, 185]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "sim_wrapper"
		  Ports			  [8, 4]
		  Position		  [505, 435, 670, 790]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "sim_wrapper"
		    Location		    [6, 74, 1018, 699]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [140, 193, 170, 207]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "address"
		    Position		    [140, 233, 170, 247]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "data_in"
		    Position		    [140, 273, 170, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "wr_be"
		    Position		    [140, 313, 170, 327]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "RWn"
		    Position		    [140, 353, 170, 367]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cmd_tag"
		    Position		    [140, 393, 170, 407]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "cmd_valid"
		    Position		    [140, 433, 170, 447]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rd_ack"
		    Position		    [140, 473, 170, 487]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Disregard Subsystem"
		    Tag			    "discardX"
		    Ports		    []
		    Position		    [29, 15, 80, 65]
		    ShowName		    off
		    AttributesFormatString  "Disregard Subsystem\\nFor Generat"
"ion"
		    SourceBlock		    "xbsIndex_r3/Disregard Subsystem"
		    SourceType		    "Xilinx Disregard Subsystem For Ge"
"neration"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ModelSim"
		    Ports		    []
		    Position		    [107, 16, 172, 64]
		    FontName		    "Arial"
		    SourceBlock		    "xbsIndex_r3/ModelSim"
		    SourceType		    "ModelSim HDL Co-Simulation Interf"
"ace"
		    dir			    "./modelsim"
		    waveform		    "on"
		    leave_open		    "on"
		    skip_compile	    "off"
		    custom_scripts	    "off"
		    post_vsim_script	    "dram_sim.do"
		    startup_timeout	    "600"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [600, 415, 620, 435]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [600, 470, 620, 490]
		    ShowName		    off
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "dram_sim"
		    Ports		    [8, 6]
		    Position		    [380, 180, 535, 500]
		    SourceBlock		    "xbsIndex_r3/Black Box"
		    SourceType		    "Xilinx Blackbox Block"
		    init_code		    "dram_sim"
		    sim_method		    "Use HDL Co-Simulation"
		    engine_block	    "../../../ModelSim"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "cmd_ack"
		    Position		    [725, 198, 755, 212]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "data_out"
		    Position		    [725, 253, 755, 267]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rd_tag"
		    Position		    [725, 308, 755, 322]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "rd_valid"
		    Position		    [725, 363, 755, 377]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rd_ack"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    8
		    }
		    Line {
		    SrcBlock		    "cmd_valid"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "cmd_tag"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    6
		    }
		    Line {
		    SrcBlock		    "RWn"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "wr_be"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "data_in"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "address"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    6
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    5
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    4
		    DstBlock		    "rd_valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    3
		    DstBlock		    "rd_tag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    2
		    DstBlock		    "data_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "dram_sim"
		    SrcPort		    1
		    DstBlock		    "cmd_ack"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "dram_sim"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "cmd_ack"
		  Position		  [1050, 78, 1080, 92]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "data_out"
		  Position		  [1050, 168, 1080, 182]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rd_tag"
		  Position		  [1050, 258, 1080, 272]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rd_valid"
		  Position		  [1050, 348, 1080, 362]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  4
		  Points		  [180, 0; 0, -385]
		  DstBlock		  "Simulation Multiplexer3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  3
		  Points		  [175, 0; 0, -385]
		  DstBlock		  "Simulation Multiplexer2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  2
		  Points		  [170, 0; 0, -385]
		  DstBlock		  "Simulation Multiplexer1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sim_wrapper"
		  SrcPort		  1
		  Points		  [165, 0; 0, -385]
		  DstBlock		  "Simulation Multiplexer"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Rd_Valid"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Rd_Tag"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer3"
		  SrcPort		  1
		  DstBlock		  "rd_valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer2"
		  SrcPort		  1
		  DstBlock		  "rd_tag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer1"
		  SrcPort		  1
		  DstBlock		  "force_rd_dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Rd_Dout"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Simulation Multiplexer"
		  SrcPort		  1
		  DstBlock		  "cmd_ack"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Cmd_Ack"
		  SrcPort		  1
		  DstBlock		  "Simulation Multiplexer"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    Points		    [0, 90]
		    Branch {
		    Points		    [0, 90]
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "final_vacc_test_dout3_dram_vacc_d"
"ram1_Mem_Rd_Valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "final_vacc_test_dout3_dram_vacc_d"
"ram1_Mem_Rd_Tag"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "final_vacc_test_dout3_dram_vacc_d"
"ram1_Mem_Rd_Dout"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "final_vacc_test_dout3_dram_vacc_d"
"ram1_Mem_Cmd_Ack"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Rd_Ack"
		  SrcPort		  1
		  DstBlock		  "Terminator7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Cmd_Valid"
		  SrcPort		  1
		  DstBlock		  "Terminator6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Cmd_Tag"
		  SrcPort		  1
		  DstBlock		  "Terminator5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Cmd_RNW"
		  SrcPort		  1
		  DstBlock		  "Terminator4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Wr_BE"
		  SrcPort		  1
		  DstBlock		  "Terminator3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Wr_Din"
		  SrcPort		  1
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Cmd_Address"
		  SrcPort		  1
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "final_vacc_test_dout3_dram_vacc_dra"
"m1_Mem_Rst"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "wr_be"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "convert_wr_be"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "address"
		  SrcPort		  1
		  DstBlock		  "convert_address"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rst"
		  SrcPort		  1
		  DstBlock		  "convert_rst"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "data_in"
		  SrcPort		  1
		  DstBlock		  "convert_data_in"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "RWn"
		  SrcPort		  1
		  DstBlock		  "convert_rwn"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmd_tag"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "convert_cmd_tag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmd_valid"
		  SrcPort		  1
		  DstBlock		  "convert_cmd_valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "rd_ack"
		  SrcPort		  1
		  DstBlock		  "convert_rd_ack"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_rst"
		  SrcPort		  1
		  Points		  [150, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "final_vacc_test_dout3_dram_vacc_d"
"ram1_Mem_Rst"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "convert_address"
		  SrcPort		  1
		  Points		  [145, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "final_vacc_test_dout3_dram_vacc_d"
"ram1_Mem_Cmd_Address"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "convert_data_in"
		  SrcPort		  1
		  DstBlock		  "force_data_in"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert_wr_be"
		  SrcPort		  1
		  Points		  [135, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "final_vacc_test_dout3_dram_vacc_d"
"ram1_Mem_Wr_BE"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "convert_rwn"
		  SrcPort		  1
		  Points		  [130, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    5
		  }
		  Branch {
		    DstBlock		    "final_vacc_test_dout3_dram_vacc_d"
"ram1_Mem_Cmd_RNW"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "convert_cmd_tag"
		  SrcPort		  1
		  Points		  [125, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    6
		  }
		  Branch {
		    DstBlock		    "final_vacc_test_dout3_dram_vacc_d"
"ram1_Mem_Cmd_Tag"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "convert_cmd_valid"
		  SrcPort		  1
		  Points		  [120, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    7
		  }
		  Branch {
		    DstBlock		    "final_vacc_test_dout3_dram_vacc_d"
"ram1_Mem_Cmd_Valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "convert_rd_ack"
		  SrcPort		  1
		  Points		  [115, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    8
		  }
		  Branch {
		    DstBlock		    "final_vacc_test_dout3_dram_vacc_d"
"ram1_Mem_Rd_Ack"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_data_in"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "sim_wrapper"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "final_vacc_test_dout3_dram_vacc_d"
"ram1_Mem_Wr_Din"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "force_rd_dout"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "data_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fifo_empty_check"
	      Ports		      [6, 1]
	      Position		      [1530, 976, 1615, 1059]
	      Orientation	      "left"
	      BackgroundColor	      "yellow"
	      NamePlacement	      "alternate"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "valid_length|acc_length"
	      System {
		Name			"fifo_empty_check"
		Location		[2, 74, 1270, 939]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "cmd_valid"
		  Position		  [105, 348, 135, 362]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "tag_in"
		  Position		  [110, 273, 140, 287]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "RWn"
		  Position		  [105, 493, 135, 507]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "dram_data_tag"
		  Position		  [275, 473, 305, 487]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_ack"
		  Position		  [355, 528, 385, 542]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "rd_valid"
		  Position		  [355, 588, 385, 602]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [885, 526, 910, 544]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Boolean"
		  n_bits		  "8"
		  bin_pt		  "6"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [690, 510, 740, 560]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "off"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [490, 527, 530, 543]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [490, 587, 530, 603]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out1"
		  Ports			  [1, 1]
		  Position		  [1095, 288, 1125, 302]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out2"
		  Ports			  [1, 1]
		  Position		  [1090, 248, 1120, 262]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out32"
		  Ports			  [1, 1]
		  Position		  [1000, 128, 1030, 142]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out33"
		  Ports			  [1, 1]
		  Position		  [1095, 113, 1125, 127]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out34"
		  Ports			  [1, 1]
		  Position		  [1095, 193, 1125, 207]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out35"
		  Ports			  [1, 1]
		  Position		  [1110, 358, 1140, 372]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out36"
		  Ports			  [1, 1]
		  Position		  [1185, 143, 1215, 157]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out37"
		  Ports			  [1, 1]
		  Position		  [1160, 173, 1190, 187]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Gateway Out38"
		  Ports			  [1, 1]
		  Position		  [1090, 158, 1120, 172]
		  SourceBlock		  "xbsIndex_r3/Gateway Out"
		  SourceType		  "Xilinx Gateway Out"
		  output_type		  "Double"
		  nbits			  "8"
		  bin_pt		  "6"
		  arith_type		  "Boolean"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  hdl_port		  "off"
		  timing_constraint	  "None"
		  locs_specified	  "off"
		  LOCs			  "{}"
		  needs_fixed_name	  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [230, 407, 255, 438]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [3, 1]
		  Position		  [595, 500, 625, 570]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [600, 265, 630, 325]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [3, 1]
		  Position		  [965, 495, 1010, 545]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "on"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [475, 388, 520, 432]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [3, 1]
		  Position		  [465, 273, 510, 317]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a!=b"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Scope
		  Name			  "Scope7"
		  Ports			  [9]
		  Position		  [1255, 107, 1295, 273]
		  Floating		  off
		  Location		  [6, 49, 1163, 874]
		  Open			  off
		  NumInputPorts		  "9"
		  ZoomMode		  "xonly"
		  List {
		    ListType		    AxesTitles
		    axes1		    "tag_in"
		    axes2		    "last_read_tag"
		    axes3		    "tags_equal"
		    axes4		    "enable_counter"
		    axes5		    "counter"
		    axes6		    "neg_edge"
		    axes7		    "done"
		    axes8		    "reset_led"
		    axes9		    "enable_cpm"
		  }
		  YMin			  "0~0~0~0~0~0.95~0~-5~-5"
		  YMax			  "1~1100~7500~1~1~1.05~1~5~5"
		  SaveName		  "ScopeData29"
		  DataFormat		  "StructureWithTime"
		  LimitDataPoints	  off
		  SampleTime		  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "last_read_tag"
		  Ports			  [2, 1]
		  Position		  [350, 373, 395, 422]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "on"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "negedge"
		  Ports			  [1, 1]
		  Position		  [775, 523, 820, 547]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "negedge"
		    Location		    [72, 372, 493, 522]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [130, 73, 180, 107]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [240, 31, 320, 109]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [350, 63, 380, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "done"
		  Position		  [1095, 513, 1125, 527]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "cmd_valid"
		  SrcPort		  1
		  Points		  [55, 0; 0, 60]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "RWn"
		  SrcPort		  1
		  Points		  [55, 0; 0, -70]
		  DstBlock		  "Logical"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "tag_in"
		  SrcPort		  1
		  Points		  [180, 0]
		  Branch {
		    Points		    [0, 0; 0, 105]
		    DstBlock		    "last_read_tag"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -160]
		    DstBlock		    "Gateway Out33"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [20, 0; 0, -15]
		  Branch {
		    DstBlock		    "last_read_tag"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -100; 130, 0]
		    Branch {
		    Points		    [0, -55]
		    DstBlock		    "Gateway Out2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 35; 160, 0; 0, -35]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		  }
		}
		Line {
		  SrcBlock		  "last_read_tag"
		  SrcPort		  1
		  Points		  [35, 0]
		  Branch {
		    DstBlock		    "Relational"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -105]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -160]
		    DstBlock		    "Gateway Out32"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "dram_data_tag"
		  SrcPort		  1
		  Points		  [135, 0; 0, -60]
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "rd_valid"
		  SrcPort		  1
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  Points		  [20, 0; 0, -35]
		  DstBlock		  "Logical1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "rd_ack"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "Logical1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    Points		    [0, 100]
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -260]
		    DstBlock		    "Gateway Out36"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -370]
		    DstBlock		    "Gateway Out38"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "negedge"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -355]
		    DstBlock		    "Gateway Out37"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [10, 0; 0, -15]
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "negedge"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -335]
		    DstBlock		    "Gateway Out34"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    DstBlock		    "done"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -155]
		    DstBlock		    "Gateway Out35"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    3
		  }
		  Branch {
		    Points		    [0, -30]
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Gateway Out33"
		  SrcPort		  1
		  Points		  [110, 0]
		  DstBlock		  "Scope7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Gateway Out32"
		  SrcPort		  1
		  Points		  [205, 0]
		  DstBlock		  "Scope7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Gateway Out36"
		  SrcPort		  1
		  DstBlock		  "Scope7"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Gateway Out37"
		  SrcPort		  1
		  Points		  [45, 0]
		  DstBlock		  "Scope7"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Gateway Out38"
		  SrcPort		  1
		  Points		  [115, 0]
		  DstBlock		  "Scope7"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Gateway Out34"
		  SrcPort		  1
		  Points		  [110, 0]
		  DstBlock		  "Scope7"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Gateway Out35"
		  SrcPort		  1
		  Points		  [75, 0; 0, -135]
		  DstBlock		  "Scope7"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "Gateway Out1"
		  SrcPort		  1
		  Points		  [110, 0]
		  DstBlock		  "Scope7"
		  DstPort		  8
		}
		Line {
		  SrcBlock		  "Gateway Out2"
		  SrcPort		  1
		  Points		  [110, 0; 0, 15]
		  DstBlock		  "Scope7"
		  DstPort		  9
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [305, 0]
		  Branch {
		    Points		    [0, 225]
		    DstBlock		    "Register1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Gateway Out1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Ports		      [1, 1]
	      Position		      [2435, 1283, 2480, 1307]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"posedge"
		Location		[72, 372, 493, 522]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in"
		  Position		  [25, 43, 55, 57]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [85, 27, 130, 73]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter2"
		  Ports			  [1, 1]
		  Position		  [155, 33, 205, 67]
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [240, 31, 320, 109]
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out"
		  Position		  [350, 63, 380, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Inverter2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter2"
		  SrcPort		  1
		  DstBlock		  "Logical"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_counter"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [1115, 1115, 1215, 1145]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "casper_library_Accumulators_dram_vacc_s"
"ync_counter_user_data_in"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ready"
	      Position		      [660, 763, 690, 777]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [2575, 678, 2605, 692]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [2575, 723, 2605, 737]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "RB_done"
	      Position		      [2315, 973, 2345, 987]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical8"
	      SrcPort		      1
	      DstBlock		      "Register7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      Points		      [65, 0]
	      DstBlock		      "Register6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 15]
		DstBlock		"Register5"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Register5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Logical8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register5"
	      SrcPort		      1
	      DstBlock		      "Logical7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid_data"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[90, 0; 0, -60]
		DstBlock		"Logical8"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Logical3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "data_in"
	      SrcPort		      1
	      Points		      [70, 0; 0, -20]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "new_acc"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -25]
		Branch {
		  Points		  [0, -60]
		  DstBlock		  "Logical3"
		  DstPort		  1
		}
		Branch {
		  Points		  [110, 0]
		  DstBlock		  "Logical7"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Convert2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      4
	      Points		      [0, 0; 50, 0]
	      Branch {
		Points			[0, -235]
		DstBlock		"Gateway Out26"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Fall_Through_FIFO"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[200, 0]
		Branch {
		  Points		  [0, 10]
		  DstBlock		  "Adder"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -340; 110, 0]
		  Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 100]
		    DstBlock		    "Slice14"
		    DstPort		    1
		  }
		}
	      }
	      Branch {
		DstBlock		"Slice4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Fall_Through_FIFO"
	      SrcPort		      2
	      Points		      [40, 0]
	      Branch {
		Points			[0, -120]
		DstBlock		"Gateway Out15"
		DstPort			1
	      }
	      Branch {
		Points			[195, 0]
		Branch {
		  Points		  [0, -350]
		  DstBlock		  "Gateway Out18"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 10]
		  DstBlock		  "Adder"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "ctrl_unit"
	      SrcPort		      1
	      Points		      [25, 0]
	      Branch {
		Points			[0, -495; 85, 0]
		Branch {
		  DstBlock		  "Slice10"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    Points		    [0, 35]
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		  }
		}
	      }
	      Branch {
		Points			[55, 0; 0, 155; 70, 0]
		Branch {
		  Points		  [0, -470]
		  DstBlock		  "Slice2"
		  DstPort		  1
		}
		Branch {
		  Points		  [155, 0]
		  Branch {
		    DstBlock		    "dram1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -115]
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "ctrl_unit"
	      SrcPort		      4
	      Points		      [70, 0; 0, 185; 90, 0]
	      Branch {
		Points			[0, -520]
		DstBlock		"Gateway Out11"
		DstPort			1
	      }
	      Branch {
		Points			[165, 0]
		Branch {
		  Points		  [45, 0]
		  Branch {
		    DstBlock		    "dram1"
		    DstPort		    5
		  }
		  Branch {
		    Points		    [0, 245]
		    Branch {
		    DstBlock		    "fifo_empty_check"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 140]
		    DstBlock		    "Gateway Out32"
		    DstPort		    1
		    }
		  }
		}
		Branch {
		  DstBlock		  "Inverter1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "C1"
	      SrcPort		      1
	      DstBlock		      "dram1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "dram1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      1
	      Points		      [10, 0; 0, 10; 10, 0]
	      Branch {
		Points			[0, -200]
		DstBlock		"Slice5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "dram1"
	      SrcPort		      2
	      Points		      [0, 0; 25, 0]
	      Branch {
		Points			[0, 220; -1230, 0; 0, -195]
		Branch {
		  Points		  [0, -370]
		  DstBlock		  "Slice7"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Adder"
		  DstPort		  3
		}
	      }
	      Branch {
		Points			[0, -45]
		Branch {
		  Points		  [0, -395]
		  DstBlock		  "Slice8"
		  DstPort		  1
		}
		Branch {
		  Points		  [310, 0]
		  Branch {
		    Points		    [0, -215]
		    DstBlock		    "Slice18"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "RB_regulator_l1"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "dram1"
	      SrcPort		      3
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[30, 0]
		Branch {
		  Points		  [0, -480]
		  DstBlock		  "Slice9"
		  DstPort		  1
		}
		Branch {
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 375; 160, 0]
		    Branch {
		    DstBlock		    "Slice21"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice23"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    Branch {
		    DstBlock		    "Slice25"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice24"
		    DstPort		    1
		    }
		    }
		    }
		  }
		  Branch {
		    Points		    [0, -80; 285, 0]
		    Branch {
		    Points		    [0, -225]
		    DstBlock		    "Gateway Out39"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "RB_regulator_l1"
		    DstPort		    2
		    }
		  }
		}
	      }
	      Branch {
		Points			[0, 290; -210, 0]
		Branch {
		  Points		  [0, -50]
		  DstBlock		  "fifo_empty_check"
		  DstPort		  4
		}
		Branch {
		  Points		  [0, 140]
		  DstBlock		  "Slice20"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Inverter3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dram1"
	      SrcPort		      4
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[30, 0]
		Branch {
		  Points		  [0, -520]
		  DstBlock		  "Gateway Out5"
		  DstPort		  1
		}
		Branch {
		  Points		  [30, 0]
		  Branch {
		    Points		    [60, 0; 0, -45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -115; 280, 0]
		    Branch {
		    Points		    [0, -230]
		    DstBlock		    "Gateway Out43"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "RB_regulator_l1"
		    DstPort		    3
		    }
		  }
		}
	      }
	      Branch {
		Points			[0, 60]
		Branch {
		  Points		  [-445, 0; 0, -645]
		  DstBlock		  "Gateway Out12"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Convert3"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -440]
		DstBlock		"Gateway Out4"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Convert1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ctrl_unit"
	      SrcPort		      6
	      Points		      [35, 0]
	      Branch {
		Labels			[1, 0]
		Points			[0, 300; -625, 0; 0, -115]
		Branch {
		  Points		  [0, -390]
		  DstBlock		  "Gateway Out21"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Adder"
		  DstPort		  5
		}
	      }
	      Branch {
		Points			[145, 0; 0, -295]
		DstBlock		"Gateway Out27"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      2
	      Points		      [0, 0; 30, 0]
	      Branch {
		Points			[185, 0; 0, -10]
		Branch {
		  Points		  [0, -180]
		  DstBlock		  "ctrl_unit"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Delay1"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[0, -205]
		DstBlock		"Gateway Out24"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      3
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[0, -220]
		DstBlock		"Gateway Out25"
		DstPort			1
	      }
	      Branch {
		Points			[0, 0]
		Branch {
		  Points		  [0, 370]
		  DstBlock		  "Counter1"
		  DstPort		  1
		}
		Branch {
		  Points		  [190, 0]
		  DstBlock		  "ctrl_unit"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "dram1"
	      SrcPort		      1
	      Points		      [15, 0; 0, -395]
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ctrl_unit"
	      SrcPort		      2
	      Points		      [60, 0; 0, 255; 300, 0]
	      Branch {
		DstBlock		"dram1"
		DstPort			6
	      }
	      Branch {
		Points			[0, 200]
		Branch {
		  DstBlock		  "fifo_empty_check"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 175]
		  DstBlock		  "Slice22"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Fall_Through_FIFO"
	      SrcPort		      4
	      DstBlock		      "Inverter4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register6"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		Points			[10, 0]
		DstBlock		"Fall_Through_FIFO"
		DstPort			1
	      }
	      Branch {
		Points			[0, -60]
		Branch {
		  Points		  [0, -80]
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Slice19"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out9"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out10"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out11"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out12"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out13"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out14"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Gateway Out10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      DstBlock		      "Gateway Out9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out17"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out6"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out7"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out8"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out15"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out16"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out23"
	      SrcPort		      1
	      DstBlock		      "Scope4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out18"
	      SrcPort		      1
	      DstBlock		      "Scope4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out19"
	      SrcPort		      1
	      DstBlock		      "Scope4"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out20"
	      SrcPort		      1
	      DstBlock		      "Scope4"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out21"
	      SrcPort		      1
	      DstBlock		      "Scope4"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out22"
	      SrcPort		      1
	      DstBlock		      "Scope5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out24"
	      SrcPort		      1
	      DstBlock		      "Scope5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out25"
	      SrcPort		      1
	      DstBlock		      "Scope5"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out26"
	      SrcPort		      1
	      DstBlock		      "Scope5"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Gateway Out7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      DstBlock		      "Gateway Out8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [0, 70; -1420, 0; 0, -155]
	      Branch {
		Points			[0, -380]
		DstBlock		"Gateway Out20"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Adder"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      DstBlock		      "Gateway Out22"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      DstBlock		      "Gateway Out23"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice7"
	      SrcPort		      1
	      DstBlock		      "Gateway Out19"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out27"
	      SrcPort		      1
	      DstBlock		      "Scope3"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Slice8"
	      SrcPort		      1
	      DstBlock		      "Gateway Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice9"
	      SrcPort		      1
	      DstBlock		      "Gateway Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Adder"
	      SrcPort		      5
	      Points		      [15, 0; 0, 70]
	      Branch {
		Points			[-645, 0; 0, -145]
		Branch {
		  Points		  [30, 0]
		  DstBlock		  "Fall_Through_FIFO"
		  DstPort		  3
		}
		Branch {
		  Points		  [0, -260]
		  DstBlock		  "Gateway Out17"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[45, 0; 0, -320]
		DstBlock		"Gateway Out30"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out30"
	      SrcPort		      1
	      DstBlock		      "Scope5"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Slice10"
	      SrcPort		      1
	      DstBlock		      "G0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice11"
	      SrcPort		      1
	      DstBlock		      "G1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice12"
	      SrcPort		      1
	      DstBlock		      "G2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice13"
	      SrcPort		      1
	      DstBlock		      "G3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "G0"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Scope6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "G1"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Scope6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "G2"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Scope6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "G3"
	      SrcPort		      1
	      DstBlock		      "Scope6"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "G4"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Scope6"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out31"
	      SrcPort		      1
	      DstBlock		      "Scope4"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Slice14"
	      SrcPort		      1
	      DstBlock		      "Gateway Out31"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0; 200, 0]
	      Branch {
		Points			[0, 5]
		DstBlock		"dram1"
		DstPort			3
	      }
	      Branch {
		Points			[0, -475]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "fifo_empty_check"
	      SrcPort		      1
	      Points		      [0, 0; -40, 0]
	      Branch {
		Points			[-780, 0; 0, -185]
		DstBlock		"Adder"
		DstPort			6
	      }
	      Branch {
		Points			[0, 255]
		DstBlock		"Gateway Out35"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out33"
	      SrcPort		      1
	      Points		      [0, 5]
	      DstBlock		      "Scope7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out32"
	      SrcPort		      1
	      DstBlock		      "Scope7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out36"
	      SrcPort		      1
	      Points		      [0, -5]
	      DstBlock		      "Scope7"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out37"
	      SrcPort		      1
	      DstBlock		      "Scope7"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out38"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Scope7"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out34"
	      SrcPort		      1
	      Points		      [0, -25; 110, 0]
	      DstBlock		      "Scope7"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out35"
	      SrcPort		      1
	      Points		      [110, 0]
	      DstBlock		      "Scope7"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Gateway Out2"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "Scope8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out1"
	      SrcPort		      1
	      DstBlock		      "Scope8"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out3"
	      SrcPort		      1
	      DstBlock		      "Scope8"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out5"
	      SrcPort		      1
	      DstBlock		      "Scope8"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out4"
	      SrcPort		      1
	      DstBlock		      "Scope8"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out28"
	      SrcPort		      1
	      DstBlock		      "Scope8"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out29"
	      SrcPort		      1
	      DstBlock		      "Scope8"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "RB_regulator_l1"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		DstBlock		"dout"
		DstPort			1
	      }
	      Branch {
		Points			[0, 365]
		Branch {
		  DstBlock		  "Slice16"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 35]
		  DstBlock		  "Slice17"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "RB_regulator_l1"
	      SrcPort		      2
	      Points		      [35, 0]
	      Branch {
		Points			[0, 390]
		DstBlock		"Gateway Out48"
		DstPort			1
	      }
	      Branch {
		DstBlock		"valid"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "RB_regulator_l1"
	      SrcPort		      3
	      Points		      [20, 0; 0, 120]
	      Branch {
		Points			[0, 260]
		DstBlock		"Gateway Out50"
		DstPort			1
	      }
	      Branch {
		Points			[-1055, 0]
		DstBlock		"Logical2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "RB_regulator_l1"
	      SrcPort		      4
	      Points		      [5, 0; 0, 130]
	      Branch {
		Points			[-1285, 0]
		DstBlock		"ctrl_unit"
		DstPort			3
	      }
	      Branch {
		Points			[0, 230]
		DstBlock		"Gateway Out49"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ctrl_unit"
	      SrcPort		      3
	      Points		      [20, 0; 0, 400; 845, 0]
	      Branch {
		Points			[0, -135; 115, 0]
		Branch {
		  Points		  [0, -225]
		  DstBlock		  "Gateway Out41"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "RB_regulator_l1"
		  DstPort		  6
		}
	      }
	      Branch {
		Points			[0, 20]
		Branch {
		  Points		  [0, 25; 210, 0; 0, 215]
		  Branch {
		    DstBlock		    "Gateway Out47"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 75]
		    DstBlock		    "posedge"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Inverter2"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[205, 0]
		Branch {
		  Points		  [0, 185]
		  Branch {
		    DstBlock		    "fifo_empty_check"
		    DstPort		    5
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "Gateway Out33"
		    DstPort		    1
		  }
		}
		Branch {
		  Points		  [40, 0]
		  Branch {
		    DstBlock		    "dram1"
		    DstPort		    8
		  }
		  Branch {
		    Points		    [0, 30; 415, 0; 0, -120]
		    Branch {
		    Points		    [0, -360]
		    DstBlock		    "Gateway Out29"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [125, 0]
		    Branch {
		    DstBlock		    "RB_regulator_l1"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -225; 35, 0]
		    Branch {
		    DstBlock		    "Gateway Out45"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Gateway Out44"
		    DstPort		    1
		    }
		    }
		    }
		  }
		}
	      }
	      Branch {
		Points			[0, -550]
		DstBlock		"Gateway Out14"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out40"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Scope2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out39"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Scope2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out43"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Scope2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out45"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Scope2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out44"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Scope2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Gateway Out41"
	      SrcPort		      1
	      Points		      [35, 0]
	      DstBlock		      "Scope2"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Gateway Out46"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope9"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out42"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope9"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Gateway Out48"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope9"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gateway Out50"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Scope9"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Gateway Out49"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Scope9"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [0, 35; -210, 0]
	      Branch {
		Points			[0, -35]
		DstBlock		"fifo_empty_check"
		DstPort			6
	      }
	      Branch {
		Points			[0, 155]
		DstBlock		"Gateway Out34"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice16"
	      SrcPort		      1
	      DstBlock		      "Gateway Out46"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice17"
	      SrcPort		      1
	      DstBlock		      "Gateway Out42"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice18"
	      SrcPort		      1
	      DstBlock		      "Gateway Out40"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gateway Out47"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "Scope9"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "ready"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [10, 0; 0, -25]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, -5]
		DstBlock		"Register"
		DstPort			1
	      }
	      Branch {
		Points			[0, 10]
		DstBlock		"Register"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [25, 0; 0, -85]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register7"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[20, 0]
		DstBlock		"Fall_Through_FIFO"
		DstPort			2
	      }
	      Branch {
		Points			[0, -200]
		DstBlock		"Gateway Out6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Gateway Out51"
	      SrcPort		      1
	      DstBlock		      "Scope1"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "Slice19"
	      SrcPort		      1
	      DstBlock		      "Gateway Out51"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "current_addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Register2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      Points		      [0, -40]
	      DstBlock		      "Logical6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "current_addr"
	      SrcPort		      1
	      DstBlock		      "Scope10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice22"
	      SrcPort		      1
	      DstBlock		      "Gateway Out36"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice20"
	      SrcPort		      1
	      Points		      [40, 0]
	      DstBlock		      "Gateway Out37"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice21"
	      SrcPort		      1
	      DstBlock		      "G5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice23"
	      SrcPort		      1
	      DstBlock		      "G6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice24"
	      SrcPort		      1
	      DstBlock		      "G7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice25"
	      SrcPort		      1
	      DstBlock		      "G8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "G5"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Scope11"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "G6"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Scope11"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "G7"
	      SrcPort		      1
	      DstBlock		      "Scope11"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "G8"
	      SrcPort		      1
	      DstBlock		      "Scope11"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Inverter4"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 40; -270, 0; 0, -75]
		Branch {
		  DstBlock		  "Register6"
		  DstPort		  2
		}
		Branch {
		  DstBlock		  "Register7"
		  DstPort		  2
		}
	      }
	      Branch {
		Points			[0, -160]
		DstBlock		"Gateway Out16"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter1"
	      SrcPort		      1
	      DstBlock		      "sync_counter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_counter"
	      SrcPort		      1
	      DstBlock		      "Scope12"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "RB_counter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "RB_counter"
	      SrcPort		      1
	      DstBlock		      "Scope13"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      DstBlock		      "Counter2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter2"
	      SrcPort		      1
	      DstBlock		      "RB_done"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ctrl_unit"
	      SrcPort		      5
	      Points		      [50, 0]
	      Branch {
		Points			[0, 225; 120, 0]
		Branch {
		  Points		  [0, -540]
		  DstBlock		  "Gateway Out13"
		  DstPort		  1
		}
		Branch {
		  Points		  [180, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "dram1"
		    DstPort		    7
		    }
		    Branch {
		    Points		    [0, 155]
		    Branch {
		    DstBlock		    "fifo_empty_check"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 215]
		    DstBlock		    "Gateway Out38"
		    DstPort		    1
		    }
		    }
		  }
		  Branch {
		    Points		    [0, -235]
		    DstBlock		    "Logical6"
		    DstPort		    2
		  }
		}
	      }
	      Branch {
		Points			[0, -440]
		DstBlock		"G4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ack_RB"
	      SrcPort		      1
	      DstBlock		      "Convert4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter3"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		Points			[0, 0; 0, -405]
		DstBlock		"Gateway Out28"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Convert4"
	      SrcPort		      1
	      DstBlock		      "RB_regulator_l1"
	      DstPort		      5
	    }
	    Annotation {
	      Position		      [601, 403]
	      UseDisplayTextAsClickCallback off
	    }
	    Annotation {
	      Name		      "A problem to be solved: \nwhen a new sy"
"nc comes in before doing anything I have to make sur\nthat I have acked all t"
"he old dram datas out of the output fifo\nto do so: I have to save the tag fo"
"r the last read command issued somewhere\nand compare it to the values I am a"
"cking to make sure I have taken them all out\nthen I will proceed with sendin"
"g the sync in and the rest of initialization!\nit is solved!"
	      Position		      [2120, 181]
	      UseDisplayTextAsClickCallback off
	    }
	    Annotation {
	      Name		      "first XXXX cycles DRAM \nis not ready!"
	      Position		      [454, 938]
	      UseDisplayTextAsClickCallback off
	    }
	    Annotation {
	      Name		      "counts the number of syncs\nsent throug"
"h the system"
	      Position		      [1150, 1185]
	      UseDisplayTextAsClickCallback off
	    }
	    Annotation {
	      Name		      "counts the number of rising edges on\nt"
"he readback signal"
	      Position		      [2620, 1350]
	      UseDisplayTextAsClickCallback off
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Correlator"
      Ports		      []
      Position		      [20, 215, 70, 265]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Correlator"
	Location		[185, 164, 687, 834]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "baseline_tap"
	  Ports			  [7, 7]
	  Position		  [25, 16, 120, 134]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "ant_sep=2, mult=0, bram=1"
	  UserDataPersistent	  on
	  UserData		  "DataTag0"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "baseline_tap"
	  MaskPromptString	  "Antenna Seperation|Multiplier Type (0=slice"
"s 1=embedded 2=bram)|Delay in BRAM"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "ant_sep=@1;use_ded_mult=@2;use_bram_delay=@"
"3;"
	  MaskInitialization	  "baseline_tap_init(gcb, ...\n    'ant_sep', "
"ant_sep, ...\n    'use_ded_mult', use_ded_mult, ...\n    'use_bram_delay', us"
"e_bram_delay);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|0|1"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "baseline_tap"
	    Location		    [139, 128, 857, 641]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a_del"
	      Position		      [175, 38, 205, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_ndel"
	      Position		      [130, 313, 160, 327]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "a_end"
	      Position		      [135, 433, 165, 447]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "acc_in"
	      Position		      [345, 128, 375, 142]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      Position		      [345, 158, 375, 172]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [15, 103, 45, 117]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync1"
	      Position		      [360, 398, 390, 412]
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [130, 220, 175, 240]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "ant_sep * acc_len"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "ant_bits + bit_growth"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [260, 210, 285, 230]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [130, 154, 180, 206]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "ant_bits + bit_growth"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "n_ants * acc_len - 1"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [105, 87, 150, 133]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [295, 22, 340, 68]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay7"
	      Ports		      [1, 1]
	      Position		      [185, 297, 230, 343]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay8"
	      Ports		      [1, 1]
	      Position		      [190, 417, 235, 463]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [310, 237, 335, 303]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [200, 198, 245, 242]
	      SourceBlock	      "xbsIndex_r3/Relational"
	      SourceType	      "Xilinx Relational Block"
	      mode		      "a<b"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [225, 25, 270, 65]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "acc_len"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "acc_len"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  "on"
		  DelayLen		  "acc_len"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dual_pol_cmac"
	      Ports		      [5, 2]
	      Position		      [405, 98, 480, 172]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"dual_pol_cmac"
		Location		[0, 74, 1012, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a1"
		  Position		  [25, 38, 55, 52]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "a2"
		  Position		  [25, 68, 55, 82]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "acc_in"
		  Position		  [20, 518, 50, 532]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [100, 553, 130, 567]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  Position		  [100, 583, 130, 597]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [365, 275, 415, 330]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [115, 273, 140, 297]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [115, 133, 140, 157]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [110, 413, 135, 437]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [95, 31, 140, 59]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [95, 61, 140, 89]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice10"
		  Ports			  [1, 1]
		  Position		  [90, 481, 135, 509]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice11"
		  Ports			  [1, 1]
		  Position		  [90, 511, 135, 539]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits_out"
		  bit1			  "-6*n_bits_out"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [95, 91, 140, 119]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits_out"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [95, 171, 140, 199]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice4"
		  Ports			  [1, 1]
		  Position		  [95, 201, 140, 229]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice5"
		  Ports			  [1, 1]
		  Position		  [95, 231, 140, 259]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits_out"
		  bit1			  "-2*n_bits_out"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice6"
		  Ports			  [1, 1]
		  Position		  [90, 311, 135, 339]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice7"
		  Ports			  [1, 1]
		  Position		  [90, 341, 135, 369]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "-2*n_bits"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice8"
		  Ports			  [1, 1]
		  Position		  [90, 371, 135, 399]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits_out"
		  bit1			  "-4*n_bits_out"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice9"
		  Ports			  [1, 1]
		  Position		  [90, 451, 135, 479]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2*n_bits"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  Position		  [285, 115, 305, 135]
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator1"
		  Position		  [285, 255, 305, 275]
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator2"
		  Position		  [285, 395, 305, 415]
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac1"
		  Ports			  [5, 2]
		  Position		  [170, 34, 265, 156]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "cmac1"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_sl*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_sl*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_sl*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac2"
		  Ports			  [5, 2]
		  Position		  [170, 174, 265, 296]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "cmac2"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_sl*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_sl*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_sl*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac3"
		  Ports			  [5, 2]
		  Position		  [170, 314, 265, 436]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "cmac3"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_sl*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_sl*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_sl*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "cmac4"
		  Ports			  [5, 2]
		  Position		  [170, 454, 265, 576]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "cmac4"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_sl*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_sl*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_sl*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_sl*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_sl*"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "acc_out"
		  Position		  [440, 298, 470, 312]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  Position		  [285, 538, 315, 552]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "acc_in"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a2"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a1"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    Points		    [0, 170]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "cmac4"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "Concat"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  1
		  Points		  [70, 0; 0, -35]
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  1
		  Points		  [70, 0; 0, 90]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  1
		  Points		  [80, 0]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac4"
		  SrcPort		  2
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac3"
		  SrcPort		  2
		  DstBlock		  "Terminator2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "cmac2"
		  SrcPort		  2
		  DstBlock		  "Terminator1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [5, 0; 0, -20; 10, 0]
		  Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "cmac1"
		    DstPort		    4
		    }
		    Branch {
		    DstBlock		    "cmac2"
		    DstPort		    4
		    }
		    }
		    Branch {
		    DstBlock		    "cmac3"
		    DstPort		    4
		    }
		  }
		  Branch {
		    DstBlock		    "cmac4"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  Points		  [10, 0; 0, -25]
		  DstBlock		  "cmac4"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice11"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "cmac4"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice10"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "cmac4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice9"
		  SrcPort		  1
		  DstBlock		  "cmac4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "cmac3"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice8"
		  SrcPort		  1
		  Points		  [5, 0; 0, -10]
		  DstBlock		  "cmac3"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice7"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "cmac3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice6"
		  SrcPort		  1
		  DstBlock		  "cmac3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "cmac1"
		  SrcPort		  2
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice5"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice4"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "cmac2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "cmac1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "cmac1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_del_out"
	      Position		      [370, 38, 400, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_ndel_out"
	      Position		      [250, 313, 280, 327]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_end_out"
	      Position		      [270, 433, 300, 447]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc_out"
	      Position		      [500, 113, 530, 127]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      Position		      [500, 148, 530, 162]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "rst_out"
	      Position		      [170, 103, 200, 117]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [470, 398, 500, 412]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync1"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"rst_out"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"dual_pol_cmac"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Delay8"
	      SrcPort		      1
	      DstBlock		      "a_end_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay7"
	      SrcPort		      1
	      DstBlock		      "a_ndel_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"a_del_out"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"dual_pol_cmac"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a_end"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Delay8"
		DstPort			1
	      }
	      Branch {
		Points			[0, -55; 120, 0]
		DstBlock		"Mux"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "a_ndel"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Delay7"
		DstPort			1
	      }
	      Branch {
		Points			[0, -50]
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      2
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "acc_in"
	      SrcPort		      1
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "dual_pol_cmac"
	      SrcPort		      1
	      DstBlock		      "acc_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a_del"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, 70]
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [40, 0; 0, -150]
	      DstBlock		      "dual_pol_cmac"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "x_engine"
	  Ports			  [2, 3]
	  Position		  [160, 18, 245, 62]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "n_ant=4, mult=1, bram=1"
	  UserDataPersistent	  on
	  UserData		  "DataTag1"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "x_engine"
	  MaskPromptString	  "Number of Antennas|Bit Width of Samples In|"
"Accumulation Length|Add Latency|Mult Latency|BRAM Latency|Multiplier Type (0="
"slices 1=embedded 2=bram)|Delay in BRAM"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "n_ants=@1;n_bits=@2;acc_len=@3;add_latency="
"@4;mult_latency=@5;bram_latency=@6;use_ded_mult=@7;use_bram_delay=@8;"
	  MaskInitialization	  "bit_growth = ceil(log2(acc_len));\nant_bits"
" = ceil(log2(n_ants));\nn_bits_out = (2*n_bits + 1 + bit_growth);\n\nx_engine"
"_init(gcb, ...\n    'n_ants', n_ants, ...\n    'n_bits', n_bits, ...\n    'ac"
"c_len', acc_len, ...\n    'add_latency', add_latency, ...\n    'mult_latency'"
", mult_latency, ...\n    'bram_latency', bram_latency, ...\n    'use_ded_mult"
"', use_ded_mult, ...\n    'use_bram_delay', use_bram_delay);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|4|128|1|2|1|1|1"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "x_engine"
	    Location		    [98, 119, 924, 658]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ant"
	      Position		      [55, 53, 85, 67]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [55, 178, 85, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [15, 89, 85, 121]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "8 * n_bits_out"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [15, 124, 85, 156]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Term1"
	      Position		      [545, 25, 565, 45]
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Term2"
	      Position		      [545, 65, 565, 85]
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Term3"
	      Position		      [545, 105, 565, 125]
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "auto_tap"
	      Ports		      [6, 7]
	      Position		      [135, 51, 230, 169]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "mult=1"
	      UserDataPersistent      on
	      UserData		      "DataTag2"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "auto_tap"
	      MaskPromptString	      "Use Dedicated Multipliers"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "use_ded_mult=@1;"
	      MaskInitialization      "auto_tap_init(gcb, ...\n    'use_ded_mu"
"lt', use_ded_mult);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1"
	      System {
		Name			"auto_tap"
		Location		[412, 176, 981, 693]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a_del"
		  Position		  [175, 38, 205, 52]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "a_ndel"
		  Position		  [130, 263, 160, 277]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "a_loop"
		  Position		  [355, 328, 385, 342]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "acc_in"
		  Position		  [345, 128, 375, 142]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  Position		  [345, 158, 375, 172]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync_in"
		  Position		  [20, 143, 50, 157]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "a_loop_delay"
		  Ports			  [1, 1]
		  Position		  [405, 315, 450, 355]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "(acc_len - 1)*ceil(n_ants/2) + ce"
"il(n_ants/2)-floor(n_ants/2)"
		    bram_latency	    "bram_latency"
		    }
		  }
		  BlockChoice		  "delay_bram"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "a_loop_delay"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_bram"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_bram"
		    SourceType		    "delay_bram"
		    ShowPortLabels	    "on"
		    DelayLen		    "(acc_len - 1)*ceil(n_ants/2) + ce"
"il(n_ants/2)-floor(n_ants/2)"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_bram"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_bram"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "dual_pol_cmac"
		  Ports			  [5, 2]
		  Position		  [405, 98, 480, 172]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "dual_pol_cmac"
		    Location		    [0, 74, 1012, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a1"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "a2"
		    Position		    [25, 68, 55, 82]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [20, 518, 50, 532]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [100, 553, 130, 567]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [100, 583, 130, 597]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [4, 1]
		    Position		    [365, 275, 415, 330]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "4"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [115, 273, 140, 297]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [115, 133, 140, 157]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant4"
		    Ports		    [0, 1]
		    Position		    [110, 413, 135, 437]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [95, 31, 140, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [95, 61, 140, 89]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [90, 481, 135, 509]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice11"
		    Ports		    [1, 1]
		    Position		    [90, 511, 135, 539]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "-6*n_bits_out"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [95, 91, 140, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice3"
		    Ports		    [1, 1]
		    Position		    [95, 171, 140, 199]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice4"
		    Ports		    [1, 1]
		    Position		    [95, 201, 140, 229]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [95, 231, 140, 259]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "-2*n_bits_out"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [90, 311, 135, 339]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice7"
		    Ports		    [1, 1]
		    Position		    [90, 341, 135, 369]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "-2*n_bits"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice8"
		    Ports		    [1, 1]
		    Position		    [90, 371, 135, 399]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits_out"
		    bit1		    "-4*n_bits_out"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [90, 451, 135, 479]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "2*n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [285, 115, 305, 135]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator1"
		    Position		    [285, 255, 305, 275]
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator2"
		    Position		    [285, 395, 305, 415]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac1"
		    Ports		    [5, 2]
		    Position		    [170, 34, 265, 156]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "cmac1"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac2"
		    Ports		    [5, 2]
		    Position		    [170, 174, 265, 296]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "cmac2"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac3"
		    Ports		    [5, 2]
		    Position		    [170, 314, 265, 436]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "cmac3"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmac4"
		    Ports		    [5, 2]
		    Position		    [170, 454, 265, 576]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "cmac4"
		    Location		    [93, 427, 652, 812]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a+bi"
		    Position		    [65, 143, 95, 157]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c+di"
		    Position		    [65, 203, 95, 217]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [65, 263, 95, 277]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 43, 60, 57]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [275, 243, 305, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [155, 90, 200, 110]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [270, 158, 295, 182]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [150, 24, 200, 76]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "bit_growth"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "acc_len - 1"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [85, 27, 130, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "add_latency + mult_latency - 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [225, 38, 270, 82]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [410, 155, 430, 175]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc"
		    Ports		    [4, 2]
		    Position		    [330, 116, 395, 179]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "acc1"
		    Ports		    [4, 2]
		    Position		    [330, 196, 395, 259]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "acc1"
		    Location		    [61, 172, 659, 612]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 358, 50, 372]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [15, 303, 45, 317]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "acc_in"
		    Position		    [215, 273, 245, 287]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "valid_in"
		    Position		    [125, 118, 155, 132]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Accumulator"
		    Ports		    [2, 1]
		    Position		    [135, 298, 185, 347]
		    SourceBlock		    "xbsIndex_r3/Accumulator"
		    SourceType		    "Xilinx Accumulator"
		    n_bits		    "n_bits_out"
		    overflow		    "Wrap"
		    operation		    "Add"
		    scale		    "1"
		    explicit_period	    "on"
		    period		    "1"
		    rst			    "on"
		    hasbypass		    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    gen_core		    "off"
		    use_rpm		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [175, 159, 220, 181]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [65, 298, 100, 322]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits_out"
		    bin_pt		    "2*(n_bits-1)"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [175, 110, 220, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Boolean"
		    n_bits		    "8"
		    bin_pt		    "6"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [92, 240, 138, 285]
		    Orientation		    "up"
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [65, 342, 105, 388]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [270, 210, 300, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Round  (unbiased: +/- Inf)"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [240, 55, 270, 195]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "0"
		    bin_pt		    "0"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "on"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [315, 273, 345, 287]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [290, 118, 320, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Accumulator"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    DstBlock		    "Accumulator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, -10]
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Accumulator"
		    SrcPort		    1
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [120, 129, 160, 171]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [120, 189, 160, 231]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 158, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [120, 249, 160, 291]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri2"
		    Location		    [567, 104, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "n_bits_out - bit_growth - 3"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "n_bits_out"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "cmult*"
		    Ports		    [4, 2]
		    Position		    [210, 146, 250, 209]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "cmult_4bit_br*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_em*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    BlockName		    "cmult_4bit_sl*"
		    DialogParameters {
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    }
		    BlockChoice		    "cmult_4bit_em*"
		    TemplateBlock	    "casper_library/Multipliers/cmult*"
		    MemberBlocks	    "cmult_4bit_br*,cmult_4bit_em*,cmu"
"lt_4bit_sl*"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    MaskType		    "cmult*"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    System {
		    Name		    "cmult*"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [20, 80, 40, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 120, 40, 140]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "d"
		    Position		    [20, 160, 40, 180]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "cmult_4bit_em*"
		    Ports		    [4, 2]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Multipliers/cmult_"
"4bit_em*"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    mult_latency	    "mult_latency"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "real"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "imag"
		    Position		    [200, 80, 220, 100]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "d"
		    SrcPort		    1
		    DstBlock		    "cmult_4bit_em*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    1
		    DstBlock		    "real"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult_4bit_em*"
		    SrcPort		    2
		    DstBlock		    "imag"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [450, 124, 490, 166]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [510, 138, 540, 152]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [415, 238, 445, 252]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    DstBlock		    "acc1"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "acc"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -30]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [30, 0; 0, 65]
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "acc1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "acc"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    Points		    [150, 0]
		    DstBlock		    "acc1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    Points		    [100, 0; 0, -105]
		    DstBlock		    "acc"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc1"
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "acc"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [20, 0; 0, -15]
		    DstBlock		    "cmult*"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c+di"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [20, 0; 0, 10]
		    DstBlock		    "cmult*"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "cmult*"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a+bi"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    2
		    Points		    [0, 25]
		    DstBlock		    "acc1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmult*"
		    SrcPort		    1
		    Points		    [0, -25]
		    DstBlock		    "acc"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "acc_out"
		    Position		    [440, 298, 470, 312]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid_out"
		    Position		    [285, 538, 315, 552]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "cmac1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Slice3"
		    SrcPort		    1
		    DstBlock		    "cmac2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice4"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "cmac2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "acc_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "cmac1"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "cmac1"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "cmac2"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    DstBlock		    "cmac3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice7"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmac3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice8"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    DstBlock		    "cmac3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Constant4"
		    SrcPort		    1
		    DstBlock		    "cmac3"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    DstBlock		    "cmac4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "cmac4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    DstBlock		    "cmac4"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "valid_in"
		    SrcPort		    1
		    Points		    [10, 0; 0, -25]
		    DstBlock		    "cmac4"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [5, 0; 0, -20; 10, 0]
		    Branch {
		    DstBlock		    "cmac4"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "cmac3"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "cmac2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "cmac1"
		    DstPort		    4
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "cmac2"
		    SrcPort		    2
		    DstBlock		    "Terminator1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac3"
		    SrcPort		    2
		    DstBlock		    "Terminator2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac4"
		    SrcPort		    2
		    DstBlock		    "valid_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac1"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "cmac2"
		    SrcPort		    1
		    Points		    [70, 0; 0, 90]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "cmac3"
		    SrcPort		    1
		    Points		    [70, 0; 0, -35]
		    DstBlock		    "Concat"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "cmac4"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "Concat"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "a1"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 170]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "a2"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 140]
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "acc_in"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -140]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    }
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [105, 179, 145, 221]
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  "on"
		  DelayLen		  "add_latency + mult_latency + acc_le"
"n + floor(n_ants/2 + 1) + 1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_del_out"
		  Position		  [370, 38, 400, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_ndel_out"
		  Position		  [250, 313, 280, 327]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_end_out"
		  Position		  [470, 328, 500, 342]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "acc_out"
		  Position		  [500, 113, 530, 127]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  Position		  [500, 148, 530, 162]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "rst_out"
		  Position		  [85, 108, 115, 122]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [195, 193, 225, 207]
		  Port			  "7"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_loop_delay"
		  SrcPort		  1
		  DstBlock		  "a_end_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_loop"
		  SrcPort		  1
		  DstBlock		  "a_loop_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_ndel"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "a_ndel_out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [210, 0; 0, -150]
		    DstBlock		    "dual_pol_cmac"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  DstBlock		  "dual_pol_cmac"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "dual_pol_cmac"
		  SrcPort		  2
		  DstBlock		  "valid_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "acc_in"
		  SrcPort		  1
		  DstBlock		  "dual_pol_cmac"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "dual_pol_cmac"
		  SrcPort		  1
		  DstBlock		  "acc_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a_del"
		  SrcPort		  1
		  Points		  [70, 0]
		  Branch {
		    DstBlock		    "a_del_out"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "dual_pol_cmac"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "sync_in"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "rst_out"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "dual_pol_cmac"
		    DstPort		    4
		    }
		  }
		  Branch {
		    Points		    [0, 50]
		    DstBlock		    "sync_delay"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "baseline_tap1"
	      Ports		      [7, 7]
	      Position		      [275, 52, 370, 168]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "ant_sep=1, mult=1, bram=1"
	      UserDataPersistent      on
	      UserData		      "DataTag3"
	      SourceBlock	      "casper_library/Correlator/baseline_tap"
	      SourceType	      "baseline_tap"
	      ShowPortLabels	      "on"
	      ant_sep		      "1"
	      use_ded_mult	      "1"
	      use_bram_delay	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "baseline_tap2"
	      Ports		      [7, 7]
	      Position		      [410, 52, 505, 168]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "ant_sep=2, mult=1, bram=1"
	      UserDataPersistent      on
	      UserData		      "DataTag4"
	      SourceBlock	      "casper_library/Correlator/baseline_tap"
	      SourceType	      "baseline_tap"
	      ShowPortLabels	      "on"
	      ant_sep		      "2"
	      use_ded_mult	      "1"
	      use_bram_delay	      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc"
	      Position		      [545, 158, 575, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [545, 188, 575, 202]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [545, 218, 575, 232]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "ant"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"auto_tap"
		DstPort			1
	      }
	      Branch {
		Points			[15, 0; 0, 20]
		DstBlock		"auto_tap"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [15, 0; 0, 15]
	      DstBlock		      "auto_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "auto_tap"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -25]
	      DstBlock		      "auto_tap"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      1
	      DstBlock		      "baseline_tap1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      2
	      DstBlock		      "baseline_tap1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      3
	      DstBlock		      "baseline_tap1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      4
	      DstBlock		      "baseline_tap1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      5
	      DstBlock		      "baseline_tap1"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      6
	      DstBlock		      "baseline_tap1"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "auto_tap"
	      SrcPort		      7
	      DstBlock		      "baseline_tap1"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      1
	      DstBlock		      "baseline_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      2
	      DstBlock		      "baseline_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      3
	      DstBlock		      "baseline_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      4
	      DstBlock		      "baseline_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      5
	      DstBlock		      "baseline_tap2"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      6
	      DstBlock		      "baseline_tap2"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "baseline_tap1"
	      SrcPort		      7
	      DstBlock		      "baseline_tap2"
	      DstPort		      7
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      1
	      Points		      [0, -20; -460, 0; 0, 40; 45, 0; 0, 15]
	      DstBlock		      "auto_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      2
	      Points		      [10, 0; 0, -45]
	      DstBlock		      "Term1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      3
	      Points		      [20, 0]
	      DstBlock		      "Term2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      4
	      Points		      [10, 0; 0, 55]
	      DstBlock		      "acc"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      5
	      Points		      [15, 0; 0, 70]
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      6
	      Points		      [20, 0]
	      DstBlock		      "Term3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "baseline_tap2"
	      SrcPort		      7
	      Points		      [0, 70]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "x_engine_reorder"
	  Ports			  [4, 3]
	  Position		  [25, 199, 130, 256]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskPromptString	  "Number of Antennas"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "num_ants=@1;"
	  MaskInitialization	  "num_taps = floor(num_ants/2) + 1;\nnum_vali"
"dins = num_ants*num_taps;\n\naddr_offset = floor(num_ants/2) * num_taps - sum"
"(1:num_taps-1) - 1;\nif (mod(num_ants, 2) == 0)\n    addr_offset = addr_offse"
"t - floor(num_ants/2);\nend\n\nnum_elements = nchoosek(num_ants, 2) + num_ant"
"s;\nelements_bits = floor(log2(num_elements)) + 1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "num_ants"
	  System {
	    Name		    "x_engine_reorder"
	    Location		    [2, 74, 1014, 728]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "acc"
	      Position		      [970, 213, 1000, 227]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "valid"
	      Position		      [110, 148, 140, 162]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "window_valid"
	      Position		      [110, 453, 140, 467]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [110, 303, 140, 317]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant4"
	      Ports		      [0, 1]
	      Position		      [1015, 470, 1060, 490]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "0"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "elements_bits + 1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter1"
	      Ports		      [2, 1]
	      Position		      [935, 321, 985, 374]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "elements_bits + 1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "2 * num_elements - 1"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [1115, 543, 1145, 567]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [1115, 588, 1145, 612]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [225, 578, 255, 602]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay6"
	      Ports		      [1, 1]
	      Position		      [220, 448, 250, 472]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay8"
	      Ports		      [1, 1]
	      Position		      [1020, 208, 1050, 232]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Dual Port RAM"
	      Ports		      [6, 2]
	      Position		      [1080, 115, 1145, 520]
	      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
	      SourceType	      "Xilinx Dual Port Random Access Memory"
	      depth		      "num_elements * 2"
	      initVector	      "0"
	      write_mode_A	      "Read After Write"
	      write_mode_B	      "No Read On Write"
	      latency		      "1"
	      mem_collision	      "off"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      rst_a		      "off"
	      init_a		      "0"
	      rst_b		      "off"
	      init_b		      "0"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [615, 348, 640, 372]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [950, 268, 985, 297]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [420, 593, 455, 622]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      Ports		      [2, 1]
	      Position		      [960, 543, 985, 567]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [960, 122, 985, 188]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator"
	      Position		      [1175, 210, 1195, 230]
	      ShowName		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [555, 591, 590, 609]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "posedge"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay_en"
	      Ports		      [2, 1]
	      Position		      [480, 579, 520, 621]
	      SourceBlock	      "casper_library/Delays/sync_delay_en"
	      SourceType	      "sync_delay_en"
	      ShowPortLabels	      "on"
	      DelayLen		      "num_elements"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "win1_ctrl"
	      Ports		      [3, 3]
	      Position		      [400, 144, 505, 206]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"win1_ctrl"
		Location		[297, 192, 932, 736]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "write"
		  Position		  [25, 213, 55, 227]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "win_valid"
		  Position		  [25, 293, 55, 307]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [25, 33, 55, 47]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [175, 90, 220, 110]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_elements - 1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [150, 180, 195, 200]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter2"
		  Ports			  [2, 1]
		  Position		  [105, 27, 155, 78]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "num_elements - 1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay11"
		  Ports			  [2, 1]
		  Position		  [455, 208, 485, 232]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "on"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay9"
		  Ports			  [2, 1]
		  Position		  [380, 293, 410, 317]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "on"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [300, 313, 335, 342]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical5"
		  Ports			  [2, 1]
		  Position		  [515, 198, 550, 227]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [255, 71, 300, 109]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational3"
		  Ports			  [2, 1]
		  Position		  [220, 161, 265, 199]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pulse_extender"
		  Ports			  [1, 1]
		  Position		  [340, 78, 390, 102]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskPromptString	  "Length of Pulse"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "num_elements=@1;"
		  MaskInitialization	  "pulse_len = 2*num_elements;\nbits ="
" ceil(log2(pulse_len));"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_elements"
		  System {
		    Name		    "pulse_extender"
		    Location		    [245, 164, 856, 492]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 113, 55, 127]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [80, 45, 125, 75]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant17"
		    Ports		    [0, 1]
		    Position		    [225, 65, 270, 95]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "pulse_len"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [340, 18, 365, 32]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [395, 38, 440, 82]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [295, 48, 340, 92]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [290, 18, 320, 32]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [225, 110, 245, 130]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "freeze_cntr"
		    Ports		    [2, 2]
		    Position		    [155, 28, 205, 152]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    MaskPromptString	    "Counter Length (2^?)"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "CounterBits=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "bits"
		    System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge"
		    Tag			    "Rising Edge Detector"
		    Ports		    [1, 1]
		    Position		    [80, 90, 120, 150]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 68, 335, 82]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [470, 53, 500, 67]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "posedge"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant17"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "posedge"
		    SrcPort		    1
		    DstBlock		    "freeze_cntr"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "freeze_cntr"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "freeze_cntr"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "freeze_cntr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "write_addr"
		  Position		  [560, 48, 590, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "read"
		  Position		  [560, 83, 590, 97]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "read_valid"
		  Position		  [575, 203, 605, 217]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Counter2"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 25]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 90]
		    DstBlock		    "Relational3"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "write_addr"
		    DstPort		    1
		  }
		}
		Line {
		  Labels		  [2, 1]
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Labels		    [1, 0]
		    Points		    [0, 135]
		    DstBlock		    "Delay11"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "pulse_extender"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pulse_extender"
		  SrcPort		  1
		  Points		  [50, 0; 0, 115]
		  Branch {
		    DstBlock		    "Logical5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -115]
		    DstBlock		    "read"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Relational3"
		  SrcPort		  1
		  Points		  [0, 140]
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay11"
		  SrcPort		  1
		  DstBlock		  "Logical5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Counter2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "win_valid"
		  SrcPort		  1
		  DstBlock		  "Delay9"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical5"
		  SrcPort		  1
		  Points		  [0, -5]
		  DstBlock		  "read_valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "write"
		  SrcPort		  1
		  Points		  [30, 0]
		  Branch {
		    DstBlock		    "Counter2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 115]
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  Points		  [10, 0; 0, -20]
		  DstBlock		  "Delay9"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay9"
		  SrcPort		  1
		  Points		  [20, 0; 0, -90]
		  DstBlock		  "Delay11"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "win2_ctrl"
	      Ports		      [3, 3]
	      Position		      [400, 299, 505, 361]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"win2_ctrl"
		Location		[62, 152, 782, 669]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "write"
		  Position		  [25, 168, 55, 182]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "win_valid"
		  Position		  [30, 313, 60, 327]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [25, 93, 55, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [105, 74, 150, 96]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_elements"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [250, 60, 295, 80]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_elements * 2 - 2"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [245, 160, 290, 180]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_elements * 2 - 1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant6"
		  Ports			  [0, 1]
		  Position		  [180, 254, 225, 276]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_elements"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [4, 1]
		  Position		  [175, 66, 225, 119]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "elements_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "num_elements * 2 - 1 - addr_offset"
		  cnt_to		  "71"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "on"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay10"
		  Ports			  [2, 1]
		  Position		  [410, 313, 440, 337]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "on"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay12"
		  Ports			  [2, 1]
		  Position		  [475, 193, 505, 217]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "on"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical3"
		  Ports			  [2, 1]
		  Position		  [345, 323, 380, 352]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical6"
		  Ports			  [2, 1]
		  Position		  [535, 183, 570, 212]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [325, 41, 370, 79]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a>=b"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational2"
		  Ports			  [2, 1]
		  Position		  [305, 141, 350, 179]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational4"
		  Ports			  [2, 1]
		  Position		  [255, 236, 300, 274]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "pulse_extender1"
		  Ports			  [1, 1]
		  Position		  [410, 148, 460, 172]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskPromptString	  "Length of Pulse"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "num_elements=@1;"
		  MaskInitialization	  "pulse_len = 2*num_elements;\nbits ="
" ceil(log2(pulse_len));"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "num_elements"
		  System {
		    Name		    "pulse_extender1"
		    Location		    [245, 164, 856, 492]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "in"
		    Position		    [25, 113, 55, 127]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [80, 45, 125, 75]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant17"
		    Ports		    [0, 1]
		    Position		    [225, 65, 270, 95]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "pulse_len"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "bits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter1"
		    Ports		    [1, 1]
		    Position		    [340, 18, 365, 32]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [395, 38, 440, 82]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [295, 48, 340, 92]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a<b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [290, 18, 320, 32]
		    ShowName		    off
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [225, 110, 245, 130]
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "freeze_cntr"
		    Ports		    [2, 2]
		    Position		    [155, 28, 205, 152]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    MaskPromptString	    "Counter Length (2^?)"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "CounterBits=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "bits"
		    System {
		    Name		    "freeze_cntr"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [100, 213, 130, 227]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [210, 208, 240, 222]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [250, 274, 320, 306]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^CounterBits - 1"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter3"
		    Ports		    [2, 1]
		    Position		    [270, 200, 320, 255]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "CounterBits"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "1023"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "on"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [240, 130, 265, 150]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [280, 125, 325, 180]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [145, 201, 200, 274]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational5"
		    Ports		    [2, 1]
		    Position		    [345, 258, 390, 302]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a!=b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "addr"
		    Position		    [370, 223, 400, 237]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "we"
		    Position		    [350, 148, 380, 162]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "we"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter3"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "addr"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 45; -270, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -45; -25, 0]
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "posedge"
		    Tag			    "Rising Edge Detector"
		    Ports		    [1, 1]
		    Position		    [80, 90, 120, 150]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "posedge"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [75, 27, 120, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [155, 33, 205, 67]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [225, 29, 285, 116]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out"
		    Position		    [305, 68, 335, 82]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "out"
		    Position		    [470, 53, 500, 67]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "in"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "posedge"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant17"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "posedge"
		    SrcPort		    1
		    DstBlock		    "freeze_cntr"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "freeze_cntr"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "freeze_cntr"
		    SrcPort		    2
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "freeze_cntr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Inverter1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Inverter1"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "write_addr"
		  Position		  [605, 88, 635, 102]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "read"
		  Position		  [605, 153, 635, 167]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "read_valid"
		  Position		  [605, 193, 635, 207]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Counter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    Points		    [0, -45]
		    DstBlock		    "Relational"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 55]
		    Branch {
		    DstBlock		    "Relational2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Relational4"
		    DstPort		    1
		    }
		  }
		  Branch {
		    DstBlock		    "write_addr"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [0, -30; -215, 0]
		  DstBlock		  "Counter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pulse_extender1"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "Logical6"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "read"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "pulse_extender1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [15, 0; 0, 50]
		    DstBlock		    "Delay12"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant6"
		  SrcPort		  1
		  DstBlock		  "Relational4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational4"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Logical3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical3"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Delay10"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay10"
		  SrcPort		  1
		  Points		  [0, -125]
		  DstBlock		  "Delay12"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay12"
		  SrcPort		  1
		  DstBlock		  "Logical6"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Counter"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "win_valid"
		  SrcPort		  1
		  DstBlock		  "Delay10"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "write"
		  SrcPort		  1
		  Points		  [65, 0]
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "Counter"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [0, 170]
		    DstBlock		    "Logical3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical6"
		  SrcPort		  1
		  DstBlock		  "read_valid"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "x_engine_valid_mask"
	      Ports		      [2, 2]
	      Position		      [170, 76, 285, 389]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskPromptString	      "Number of Antennas"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "num_ants=@1;"
	      MaskInitialization      "num_taps = floor(num_ants/2) + 1;\ncntr"
"_bits = floor(log2(num_taps)) + 1;\nant_bits = floor(log2(num_ants)) + 1;\nnu"
"m_validins = num_ants*num_taps;\nvalidin_bits = floor(log2(num_validins)) + 1"
";\n"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "num_ants"
	      System {
		Name			"x_engine_valid_mask"
		Location		[2, 74, 1014, 706]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  Position		  [40, 248, 70, 262]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [40, 178, 70, 192]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [590, 282, 640, 333]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [530, 95, 570, 115]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_taps-1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "cntr_bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [160, 565, 205, 595]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_ants"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "ant_bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [200, 80, 245, 110]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_validins"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "validin_bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant3"
		  Ports			  [0, 1]
		  Position		  [180, 500, 225, 530]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_validins/2"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "validin_bits - 1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant4"
		  Ports			  [0, 1]
		  Position		  [1040, 230, 1080, 250]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [500, 370, 545, 400]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "cntr_bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant6"
		  Ports			  [0, 1]
		  Position		  [1040, 501, 1080, 519]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant7"
		  Ports			  [0, 1]
		  Position		  [535, 286, 575, 304]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "num_taps-1"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "cntr_bits"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [595, 192, 625, 208]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "cntr_bits+1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [2, 1]
		  Position		  [445, 172, 495, 223]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "cntr_bits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "num_taps-1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter1"
		  Ports			  [2, 1]
		  Position		  [415, 292, 465, 343]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "ant_bits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "num_ants-1"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter2"
		  Ports			  [2, 1]
		  Position		  [185, 17, 235, 68]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "validin_bits + 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "1"
		  cnt_to		  "num_validins * 2"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter3"
		  Ports			  [2, 1]
		  Position		  [180, 437, 230, 488]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "validin_bits"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "1"
		  cnt_to		  "num_validins"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [680, 43, 710, 67]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [680, 498, 710, 522]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [680, 403, 710, 427]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [680, 323, 710, 347]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [785, 203, 815, 217]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter1"
		  Ports			  [1, 1]
		  Position		  [275, 571, 305, 589]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter3"
		  Ports			  [1, 1]
		  Position		  [885, 491, 915, 509]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Inverter"
		  SourceType		  "Xilinx Inverter"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [355, 312, 400, 343]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical1"
		  Ports			  [2, 1]
		  Position		  [930, 198, 975, 242]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical2"
		  Ports			  [2, 1]
		  Position		  [375, 488, 420, 532]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical4"
		  Ports			  [2, 1]
		  Position		  [940, 468, 985, 512]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical6"
		  Ports			  [2, 1]
		  Position		  [365, 223, 410, 267]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "OR"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical7"
		  Ports			  [2, 1]
		  Position		  [755, 323, 800, 367]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Logical"
		  SourceType		  "Xilinx Logical Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [830, 177, 855, 243]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [1095, 187, 1120, 253]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [1095, 457, 1120, 523]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [585, 93, 630, 137]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [675, 188, 720, 232]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a>=b"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational2"
		  Ports			  [2, 1]
		  Position		  [285, 33, 330, 77]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational3"
		  Ports			  [2, 1]
		  Position		  [265, 453, 310, 497]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational4"
		  Ports			  [2, 1]
		  Position		  [560, 353, 605, 397]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [225, 573, 255, 587]
		  ShowName		  off
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "write_win1"
		  Position		  [1140, 213, 1170, 227]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "write_w2"
		  Position		  [1140, 483, 1170, 497]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [0, -75]
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		  }
		  Branch {
		    Points		    [0, 165]
		    DstBlock		    "Relational4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [0, -90]
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [15, 0; 0, -40; -310, 0; 0, 160]
		  Branch {
		    DstBlock		    "Logical"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    Points		    [0, 20]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    Points		    [0, -155]
		    DstBlock		    "Counter2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [145, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "Counter1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    Points		    [0, 265]
		    DstBlock		    "Counter3"
		    DstPort		    1
		    }
		  }
		}
		Line {
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  Points		  [60, 0]
		  Branch {
		    Points		    [0, -200]
		    DstBlock		    "Counter2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 0]
		    Branch {
		    Points		    [145, 0]
		    Branch {
		    Points		    [0, 80]
		    Branch {
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80]
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 220]
		    DstBlock		    "Counter3"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [50, 0; 0, 135]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  Points		  [0, 0; 200, 0]
		  Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 65]
		    DstBlock		    "Logical4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Inverter3"
		  SrcPort		  1
		  DstBlock		  "Logical4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical4"
		  SrcPort		  1
		  DstBlock		  "Mux2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical7"
		  SrcPort		  1
		  Points		  [200, 0]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -145]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "write_win1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  DstBlock		  "write_w2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter1"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Counter1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Relational2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational2"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  Points		  [10, 0; 0, -30]
		  DstBlock		  "Relational2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter3"
		  SrcPort		  1
		  DstBlock		  "Relational3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant3"
		  SrcPort		  1
		  Points		  [10, 0; 0, -30]
		  DstBlock		  "Relational3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [25, 0]
		  DstBlock		  "Logical7"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant4"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Slice"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "Inverter1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational3"
		  SrcPort		  1
		  Points		  [20, 0; 0, 25]
		  DstBlock		  "Logical2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter1"
		  SrcPort		  1
		  Points		  [25, 0; 0, -60]
		  DstBlock		  "Logical2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Logical2"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  DstBlock		  "Logical7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Logical6"
		  SrcPort		  1
		  Points		  [5, 0; 0, -35]
		  DstBlock		  "Counter"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Relational4"
		  SrcPort		  1
		  Points		  [55, 0]
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "Relational4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant6"
		  SrcPort		  1
		  DstBlock		  "Mux2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Constant7"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "acc_out"
	      Position		      [1175, 413, 1205, 427]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      Position		      [1175, 548, 1205, 562]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [1175, 593, 1205, 607]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [100, 0]
	      Branch {
		Points			[45, 0]
		Branch {
		  Labels		  [1, 0]
		  DstBlock		  "Logical4"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "sync_delay_en"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -240]
		Branch {
		  Points		  [0, -155]
		  DstBlock		  "win1_ctrl"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "win2_ctrl"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      SrcBlock		      "x_engine_valid_mask"
	      SrcPort		      2
	      Points		      [20, 0]
	      Branch {
		DstBlock		"win2_ctrl"
		DstPort			1
	      }
	      Branch {
		Points			[0, -235; 610, 0; 0, 60]
		Branch {
		  Points		  [0, 140]
		  DstBlock		  "Logical1"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Mux"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "x_engine_valid_mask"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		Points			[0, -60; 615, 0]
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"win1_ctrl"
		DstPort			1
	      }
	      Branch {
		Points			[0, 460]
		DstBlock		"Logical4"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "valid"
	      SrcPort		      1
	      DstBlock		      "x_engine_valid_mask"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 280]
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"x_engine_valid_mask"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Counter1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter1"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Delay8"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Dual Port RAM"
		DstPort			2
	      }
	      Branch {
		Points			[0, 195]
		DstBlock		"Dual Port RAM"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "acc"
	      SrcPort		      1
	      DstBlock		      "Delay8"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      1
	      DstBlock		      "Terminator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Dual Port RAM"
	      SrcPort		      2
	      DstBlock		      "acc_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Dual Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      DstBlock		      "sync_delay_en"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync_delay_en"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [310, 0]
	      Branch {
		DstBlock		"Delay2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -265]
		DstBlock		"Counter1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "window_valid"
	      SrcPort		      1
	      DstBlock		      "Delay6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "win1_ctrl"
	      SrcPort		      3
	      Points		      [15, 0; 0, 355]
	      DstBlock		      "Logical7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "win2_ctrl"
	      SrcPort		      3
	      Points		      [0, 210]
	      DstBlock		      "Logical7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "win2_ctrl"
	      SrcPort		      1
	      Points		      [65, 0; 0, -135]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "win2_ctrl"
	      SrcPort		      2
	      Points		      [25, 0; 0, 35]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "win1_ctrl"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "win1_ctrl"
	      SrcPort		      2
	      Points		      [40, 0; 0, 180]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay6"
	      SrcPort		      1
	      Points		      [80, 0; 0, -130]
	      Branch {
		Points			[0, -155]
		DstBlock		"win1_ctrl"
		DstPort			2
	      }
	      Branch {
		DstBlock		"win2_ctrl"
		DstPort			2
	      }
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Delays"
      Ports		      []
      Position		      [95, 215, 145, 265]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Delays"
	Location		[32, 77, 507, 373]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "delay"
	  Ports			  [1, 1]
	  Position		  [180, 40, 225, 80]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  BlockChoice		  "delay_bram"
	  TemplateBlock		  "self"
	  MemberBlocks		  "delay_bram,delay_slr"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "delay"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [20, 40, 40, 60]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_bram"
	      Ports		      [1, 1]
	      Position		      [100, 40, 140, 80]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      SourceBlock	      "casper_library/Delays/delay_bram"
	      SourceType	      "delay_bram"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      DelayLen		      "7"
	      bram_latency	      "4"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [200, 40, 220, 60]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "delay_bram"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_bram"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_bram"
	  Ports			  [1, 1]
	  Position		  [45, 40, 85, 80]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "delay_bram"
	  MaskDescription	  "A delay block that uses BRAM for its storag"
"e."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_delay_bram\\sp_delay_bram.html''])')"
	  MaskPromptString	  "Delay By:|BRAM Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "DelayLen=@1;bram_latency=@2;"
	  MaskInitialization	  "if (DelayLen <= bram_latency)\n	erro"
"r('delay value must be greater than BRAM Latency');\nend\nBitWidth = max(ceil"
"(log2(DelayLen)), 2);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "7|4"
	  MaskTabNameString	  ","
	  System {
	    Name		    "delay_bram"
	    Location		    [137, 87, 917, 538]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [285, 128, 315, 142]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [320, 143, 355, 167]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Boolean"
	      const		      "1"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,24,0,1,white,blue,0,85613821"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 35 35 0 ],[0 0 24 24 ],[0.77 0.82 0.91]);\npatch([11 7 13 7 11"
" 17 19 21 28 23 18 14 20 14 18 23 28 21 19 17 11 ],[3 7 13 19 23 23 21 23 23 "
"18 23 19 13 7 3 8 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 35 35 0 ],[0 24 2"
"4 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COM"
"MENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [310, 70, 350, 110]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Count Limited"
	      cnt_to		      "DelayLen - bram_latency - 1"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "counter"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,40,0,1,white,blue,0,115399eb"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 40 40 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10"
" 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[4 11 20 29 36 36 33 36 36"
" 27 36 30 20 10 4 13 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 4"
"0 40 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'out');\nfprintf(''"
",'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Single Port RAM"
	      Ports		      [3, 1]
	      Position		      [370, 108, 435, 162]
	      SourceBlock	      "xbsIndex_r4/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
" Block"
	      depth		      "2^BitWidth"
	      initVector	      "0"
	      distributed_mem	      "Block RAM"
	      write_mode	      "Read Before Write"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      latency		      "bram_latency"
	      dbl_ovrd		      "off"
	      optimize		      "Area"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "spram"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "65,54,3,1,white,blue,0,c0e6e5f9"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 65 65 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([18 9 22 9 18"
" 32 36 40 55 43 31 23 37 23 31 43 55 40 36 32 18 ],[6 15 28 41 50 50 46 50 50"
" 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 "
"54 54 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('bl"
"ack');port_label('input',2,'data');\ncolor('black');port_label('input',3,'we'"
");\ncolor('black');disp('z^{-4}','texmode','on');\nfprintf('','COMMENT: end i"
"con text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [455, 128, 485, 142]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Single Port RAM"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_bram_en_plus"
	  Ports			  [2, 2]
	  Position		  [45, 105, 85, 145]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "delay_bram_en_plus"
	  MaskDescription	  "A delay block that uses BRAM for its storag"
"e and only shifts when enabled.\nHowever, BRAM latency cannot be enabled, so "
"output appears <i>bram_latency</i>\nclocks after an enable."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\delay_bram_en_plus_usage.html''])')"
	  MaskPromptString	  "Enabled Delays:|Extra (unenabled) delay for"
" BRAM Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "DelayLen=@1;bram_latency=@2;"
	  MaskInitialization	  "BitWidth = max(ceil(log2(DelayLen)), 2);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "7|4"
	  MaskTabNameString	  ","
	  System {
	    Name		    "delay_bram_en_plus"
	    Location		    [137, 87, 917, 538]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [285, 128, 315, 142]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [220, 148, 250, 162]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [310, 70, 350, 110]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Count Limited"
	      cnt_to		      "DelayLen - 1"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      load_pin		      "off"
	      rst		      "off"
	      en		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "counter"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,40,1,1,white,blue,0,19c87f40"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 40 40 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10"
" 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[4 11 20 29 36 36 33 36 36"
" 27 36 30 20 10 4 13 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 4"
"0 40 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('input',1,'en');\ncolor('black"
"');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [375, 180, 420, 210]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "bram_latency"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,c2217bc4"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('z^{-4}','texmode','on');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Single Port RAM"
	      Ports		      [3, 1]
	      Position		      [370, 108, 435, 162]
	      SourceBlock	      "xbsIndex_r4/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
" Block"
	      depth		      "2^BitWidth"
	      initVector	      "0"
	      distributed_mem	      "Block RAM"
	      write_mode	      "Read Before Write"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      latency		      "bram_latency"
	      dbl_ovrd		      "off"
	      optimize		      "Area"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "spram"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "65,54,3,1,white,blue,0,c0e6e5f9"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 65 65 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([18 9 22 9 18"
" 32 36 40 55 43 31 23 37 23 31 43 55 40 36 32 18 ],[6 15 28 41 50 50 46 50 50"
" 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 "
"54 54 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('bl"
"ack');port_label('input',2,'data');\ncolor('black');port_label('input',3,'we'"
");\ncolor('black');disp('z^{-4}','texmode','on');\nfprintf('','COMMENT: end i"
"con text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [455, 128, 485, 142]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [455, 188, 485, 202]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [20, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, -65]
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Single Port RAM"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Single Port RAM"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_bram_prog"
	  Ports			  [2, 1]
	  Position		  [285, 115, 325, 155]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "delay_bram_prog"
	  MaskDescription	  "A delay block that uses BRAM for its storag"
"e and has a run-time programmable\ndelay.  When delay is changed, some random"
"ly determined samples will\nbe inserted/dropped from the buffered stream."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\delay_bram_prog_usage.html''])')"
	  MaskPromptString	  "Max Delay (2^?):|BRAM Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "off,off"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "MaxDelay=@1;bram_latency=@2;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "7|4"
	  MaskTabNameString	  ","
	  System {
	    Name		    "delay_bram_prog"
	    Location		    [23, 685, 489, 1070]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [200, 158, 230, 172]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "delay"
	      Position		      [25, 153, 55, 167]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [75, 145, 125, 200]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Subtraction"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "2"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "MaxDelay"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,55,2,1,white,blue,0,2d46ec54"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[8 16 28 40 48 48 44 48 48"
" 37 48 40 28 16 8 19 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"55 55 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a -"
" b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','"
"texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [20, 188, 55, 212]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "bram_latency + 1"
	      n_bits		      "MaxDelay"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,24,0,1,white,blue,0,43edef7a"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 35 35 0 ],[0 0 24 24 ],[0.77 0.82 0.91]);\npatch([11 7 13 7 11"
" 17 19 21 28 23 18 14 20 14 18 23 28 21 19 17 11 ],[3 7 13 19 23 23 21 23 23 "
"18 23 19 13 7 3 8 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 35 35 0 ],[0 24 2"
"4 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('output',1,'5');\nfprintf('','COM"
"MENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [235, 173, 270, 197]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Boolean"
	      const		      "1"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,24,0,1,white,blue,0,85613821"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 35 35 0 ],[0 0 24 24 ],[0.77 0.82 0.91]);\npatch([11 7 13 7 11"
" 17 19 21 28 23 18 14 20 14 18 23 28 21 19 17 11 ],[3 7 13 19 23 23 21 23 23 "
"18 23 19 13 7 3 8 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 35 35 0 ],[0 24 2"
"4 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COM"
"MENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [120, 30, 160, 70]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "inf"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "MaxDelay"
	      bin_pt		      "0"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,630"
	      block_type	      "counter"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,40,1,1,white,blue,0,fa73fe1c"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 40 40 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10"
" 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[4 11 20 29 36 36 33 36 36"
" 27 36 30 20 10 4 13 4 4 7 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 4"
"0 40 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('blac"
"k');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [190, 63, 235, 107]
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator B"
"lock"
	      mode		      "a>=b"
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,6d6ac162"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 44 44 ],[0.77 0.82 0.91]);\npatch([10 3 13 3 10"
" 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 39 39"
" 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 4"
"4 44 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black'"
");port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>=b}\\newli"
"nez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Single Port RAM"
	      Ports		      [3, 1]
	      Position		      [285, 138, 350, 192]
	      SourceBlock	      "xbsIndex_r4/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
" Block"
	      depth		      "2^MaxDelay"
	      initVector	      "0"
	      distributed_mem	      "Block RAM"
	      write_mode	      "Read Before Write"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      latency		      "bram_latency"
	      dbl_ovrd		      "off"
	      optimize		      "Area"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "spram"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "65,54,3,1,white,blue,0,c0e6e5f9"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 65 65 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([18 9 22 9 18"
" 32 36 40 55 43 31 23 37 23 31 43 55 40 36 32 18 ],[6 15 28 41 50 50 46 50 50"
" 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 "
"54 54 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('bl"
"ack');port_label('input',2,'data');\ncolor('black');port_label('input',3,'we'"
");\ncolor('black');disp('z^{-4}','texmode','on');\nfprintf('','COMMENT: end i"
"con text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [370, 158, 400, 172]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Single Port RAM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[95, 0]
		DstBlock		"Single Port RAM"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Single Port RAM"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, 40; -135, 0]
	      DstBlock		      "Counter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      Points		      [45, 0]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_complex"
	  Ports			  [1, 1]
	  Position		  [305, 28, 345, 72]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "depth = 6\ndelay_bram"
	  UserDataPersistent	  on
	  UserData		  "DataTag5"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "delay_complex"
	  MaskDescription	  "A delay block that treats its input as comp"
"lex, splits it into real and imaginary components, delays each component by a"
" specified amount, and then re-joins them into a complex output.  The underly"
"ing storage is user-selectable (either BRAM or SLR16 elements).  The reason f"
"or this is wide (36 bit) delays make adjacent multipliers in multiplier-bram "
"pairs unusable."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\delay_complex_usage.html''])')"
	  MaskPromptString	  "Delay Length|Sample Bit Width|Binary Point|"
"Use BRAM (0=no, 1=yes)|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVarAliasString	  ",,,,"
	  MaskVariables		  "delay=@1;n_bits=@2;bin_pt=@3;use_bram=@4;br"
"am_latency=@5;"
	  MaskInitialization	  "delay_complex_init(gcb, ...\n    'delay', d"
"elay, ...\n    'n_bits', n_bits, ...\n    'bin_pt', bin_pt, ...\n    'use_bra"
"m', use_bram, ...\n    'bram_latency', bram_latency);"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "6|18|17|1|2"
	  MaskTabNameString	  ",,,,"
	  System {
	    Name		    "delay_complex"
	    Location		    [720, 298, 1094, 538]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 73, 55, 87]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [80, 59, 120, 101]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag6"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "Complex to Real-Imag"
	      ShowPortLabels	      "on"
	      n_bits		      "18"
	      bin_pt		      "17"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay1"
	      Ports		      [1, 1]
	      Position		      [160, 25, 205, 65]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "delay"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "delay"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"delay1"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  "on"
		  DelayLen		  "delay"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay2"
	      Ports		      [1, 1]
	      Position		      [160, 95, 205, 135]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "delay"
		  bram_latency		  "bram_latency"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "delay"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"delay2"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  "on"
		  DelayLen		  "delay"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [250, 59, 290, 101]
	      UserDataPersistent      on
	      UserData		      "DataTag7"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "Real-Imag to Complex"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [315, 73, 345, 87]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [10, 0; 0, -25]
	      DstBlock		      "delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay1"
	      SrcPort		      1
	      Points		      [10, 0; 0, 25]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [10, 0; 0, 25]
	      DstBlock		      "delay2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -25]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_slr"
	  Ports			  [1, 1]
	  Position		  [115, 40, 155, 80]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "delay_slr"
	  MaskDescription	  "A delay block that uses slices (SLR16s) for"
" its storage."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\delay_slr_usage.html''])')"
	  MaskPromptString	  "Delay by:"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "DelayLen=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0"
	  System {
	    Name		    "delay_slr"
	    Location		    [468, 447, 743, 545]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [30, 38, 60, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_slr"
	      Ports		      [1, 1]
	      Position		      [80, 22, 125, 68]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "DelayLen"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,46,1,1,white,blue,0,d74ee26d"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 46 46 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10"
" 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[5 12 23 34 41 41 38 41 41"
" 31 41 34 23 12 5 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 4"
"6 46 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('z^{-0}','texmode','on');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [145, 38, 175, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "delay_slr"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "delay_slr"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "partial_delay_prog"
	  Ports			  [5, 4]
	  Position		  [60, 185, 100, 255]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  UserDataPersistent	  on
	  UserData		  "DataTag8"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "partial_delay"
	  MaskDescription	  "For a set of parallel inputs which represen"
"t consecutive time samples of the\nsame input signal, this block delays the s"
"tream by a dynamically selectable\nnumber of samples between 0 and (n_inputs-"
"1)."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\partial_delay_usage.html''])')"
	  MaskPromptString	  "Number of Inputs (? >= 2)|Mux Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "n_inputs=@1;mux_latency=@2;"
	  MaskInitialization	  "partial_delay_init(gcb, ...\n    'n_inputs'"
", n_inputs, ...\n    'mux_latency', mux_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|2"
	  MaskTabNameString	  ","
	  System {
	    Name		    "partial_delay_prog"
	    Location		    [2, 74, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "delay"
	      Position		      [25, 23, 55, 37]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [25, 98, 55, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [25, 173, 55, 187]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      Position		      [25, 248, 55, 262]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      Position		      [25, 323, 55, 337]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [100, 95, 130, 125]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMME"
"NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay2"
	      Ports		      [1, 1]
	      Position		      [100, 170, 130, 200]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMME"
"NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [100, 245, 130, 275]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMME"
"NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [100, 320, 130, 350]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMME"
"NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [5, 1]
	      Position		      [175, 97, 200, 163]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "4"
	      en		      "off"
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,66,5,1,white,blue,3,814a4ded"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 9.42857 56.5714 66 ],[0.77 0.82 0.91]);\npatch([6"
" 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[23 27 33 39 43 43 41"
" 43 43 37 42 38 33 28 24 29 23 23 25 23 23 ],[0.98 0.96 0.92]);\nplot([0 25 2"
"5 0 0 ],[0 9.42857 56.5714 66 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_l"
"abel('input',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('bla"
"ck');port_label('input',5,'d3');\ncolor('black');disp('\\bf{  z^{-2}}','texmo"
"de','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [5, 1]
	      Position		      [175, 172, 200, 238]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "4"
	      en		      "off"
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,66,5,1,white,blue,3,814a4ded"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 9.42857 56.5714 66 ],[0.77 0.82 0.91]);\npatch([6"
" 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[23 27 33 39 43 43 41"
" 43 43 37 42 38 33 28 24 29 23 23 25 23 23 ],[0.98 0.96 0.92]);\nplot([0 25 2"
"5 0 0 ],[0 9.42857 56.5714 66 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_l"
"abel('input',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('bla"
"ck');port_label('input',5,'d3');\ncolor('black');disp('\\bf{  z^{-2}}','texmo"
"de','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux3"
	      Ports		      [5, 1]
	      Position		      [175, 247, 200, 313]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "4"
	      en		      "off"
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,66,5,1,white,blue,3,814a4ded"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 9.42857 56.5714 66 ],[0.77 0.82 0.91]);\npatch([6"
" 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[23 27 33 39 43 43 41"
" 43 43 37 42 38 33 28 24 29 23 23 25 23 23 ],[0.98 0.96 0.92]);\nplot([0 25 2"
"5 0 0 ],[0 9.42857 56.5714 66 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_l"
"abel('input',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('bla"
"ck');port_label('input',5,'d3');\ncolor('black');disp('\\bf{  z^{-2}}','texmo"
"de','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux4"
	      Ports		      [5, 1]
	      Position		      [175, 322, 200, 388]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "4"
	      en		      "off"
	      latency		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,66,5,1,white,blue,3,814a4ded"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 9.42857 56.5714 66 ],[0.77 0.82 0.91]);\npatch([6"
" 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[23 27 33 39 43 43 41"
" 43 43 37 42 38 33 28 24 29 23 23 25 23 23 ],[0.98 0.96 0.92]);\nplot([0 25 2"
"5 0 0 ],[0 9.42857 56.5714 66 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_l"
"abel('input',3,'d1');\ncolor('black');port_label('input',4,'d2');\ncolor('bla"
"ck');port_label('input',5,'d3');\ncolor('black');disp('\\bf{  z^{-2}}','texmo"
"de','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [250, 98, 280, 112]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [250, 173, 280, 187]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      Position		      [250, 248, 280, 262]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out4"
	      Position		      [250, 323, 280, 337]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux2"
		DstPort			5
	      }
	      Branch {
		DstBlock		"Mux3"
		DstPort			4
	      }
	      Branch {
		DstBlock		"Mux4"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux3"
		DstPort			5
	      }
	      Branch {
		DstBlock		"Mux4"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux2"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux4"
		DstPort			5
	      }
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			4
	      }
	      Branch {
		DstBlock		"Mux2"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "In4"
	      SrcPort		      1
	      DstBlock		      "Delay4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux4"
	      SrcPort		      1
	      DstBlock		      "Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux4"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			5
	      }
	      Branch {
		DstBlock		"Mux2"
		DstPort			4
	      }
	      Branch {
		DstBlock		"Mux3"
		DstPort			3
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sync_delay"
	  Ports			  [1, 1]
	  Position		  [135, 114, 175, 156]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "sync_delay"
	  MaskDescription	  "Delay an infrequent boolean pulse by the sp"
"ecified number of clocks."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\sync_delay_usage.html''])')"
	  MaskPromptString	  "Delay Length: "
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "DelayLen=@1;"
	  MaskInitialization	  "BitWidth = max(2, ceil(log2(DelayLen+1)));"
"\nUseCounter = 1;\nif DelayLen == 0,\n	UseCounter = 0;\nend"
	  MaskDisplay		  "fprintf('Z^-%d', DelayLen)"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4"
	  System {
	    Name		    "sync_delay"
	    Location		    [383, 134, 876, 622]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [15, 203, 45, 217]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [145, 157, 190, 183]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "1"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,26,0,1,white,blue,0,85613821"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 "
"15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 26"
" 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [140, 267, 185, 293]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,26,0,1,white,blue,0,c7c04a0c"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 "
"15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 26"
" 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [70, 217, 115, 243]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "DelayLen"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,26,0,1,white,blue,0,36b2cd90"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 "
"15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 26"
" 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'4');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [235, 102, 280, 128]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "UseCounter"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,26,0,1,white,blue,0,85613821"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 "
"15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 26"
" 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [3, 1]
	      Position		      [135, 203, 185, 257]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Down"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      load_pin		      "on"
	      rst		      "off"
	      en		      "on"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "counter"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,54,3,1,white,blue,0,091ac8fc"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[7 15 27 39 47 47 43 47 47"
" 36 47 39 27 15 7 18 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"54 54 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'load');\ncolor('bl"
"ack');port_label('input',2,'din');\ncolor('black');port_label('input',3,'en')"
";\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end ico"
"n text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [85, 257, 115, 288]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,31,2,1,white,blue,0,f4a65842"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 31 31 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[4 9 16 23 28 28 26 28 28 21 27 "
"22 16 10 5 11 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 31 31 0 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [300, 112, 325, 178]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,66,3,1,white,blue,3,613f58e1"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 9.42857 56.5714 66 ],[0.77 0.82 0.91]);\npatch([6"
" 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[23 27 33 39 43 43 41"
" 43 43 37 42 38 33 28 24 29 23 23 25 23 23 ],[0.98 0.96 0.92]);\nplot([0 25 2"
"5 0 0 ],[0 9.42857 56.5714 66 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_l"
"abel('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf"
"('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [210, 158, 255, 202]
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator B"
"lock"
	      mode		      "a=b"
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,1b68ef8e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 44 44 ],[0.77 0.82 0.91]);\npatch([10 3 13 3 10"
" 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 39 39"
" 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 4"
"4 44 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black'"
");port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlin"
"ez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [210, 218, 255, 262]
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator B"
"lock"
	      mode		      "a!=b"
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,1d65505e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 44 44 ],[0.77 0.82 0.91]);\npatch([10 3 13 3 10"
" 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 39 39"
" 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 4"
"4 44 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black'"
");port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a!=b}\\newli"
"nez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Logical0"
	      Ports		      []
	      Position		      [102, 232, 128, 257]
	      ShowName		      off
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Relational10"
	      Ports		      []
	      Position		      [242, 193, 268, 218]
	      ShowName		      off
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [345, 138, 375, 152]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0; 0, -15]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [20, 0; 0, 75; -210, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, -65]
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Relational"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sync_delay_en"
	  Ports			  [2, 1]
	  Position		  [205, 114, 245, 156]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "sync_delay_en"
	  MaskDescription	  "Delay an infrequent boolean pulse by the sp"
"ecified number of enabled clocks."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\sync_delay_en_usage.html''])')"
	  MaskPromptString	  "Delay Length: "
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "DelayLen=@1;"
	  MaskInitialization	  "BitWidth = max(2, ceil(log2(DelayLen+1)));"
"\nUseCounter = 1;\nif DelayLen == 0,\n	UseCounter = 0;\nend"
	  MaskDisplay		  "fprintf('Z^-%d', DelayLen);\nport_label('in"
"put',2,'en');"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4"
	  System {
	    Name		    "sync_delay_en"
	    Location		    [383, 134, 814, 380]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [15, 113, 45, 127]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [65, 203, 95, 217]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [175, 67, 220, 93]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "1"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,26,0,1,white,blue,0,85613821"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 "
"15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 26"
" 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [170, 182, 215, 208]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,26,0,1,white,blue,0,c7c04a0c"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 "
"15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 26"
" 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [105, 132, 145, 148]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "DelayLen"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,16,0,1,white,blue,0,36b2cd90"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([16 13 17 13 "
"16 20 21 22 27 23 20 18 22 18 20 23 27 22 21 20 16 ],[2 5 9 13 16 16 15 16 16"
" 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 16 1"
"6 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('output',1,'4');\nfprintf('','COM"
"MENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [265, 17, 310, 43]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "UseCounter"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,26,0,1,white,blue,0,85613821"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 "
"15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 26"
" 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [3, 1]
	      Position		      [165, 113, 215, 167]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Down"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      load_pin		      "on"
	      rst		      "off"
	      en		      "on"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,630"
	      block_type	      "counter"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,54,3,1,white,blue,0,091ac8fc"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[7 15 27 39 47 47 43 47 47"
" 36 47 39 27 15 7 18 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"54 54 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'load');\ncolor('bl"
"ack');port_label('input',2,'din');\ncolor('black');port_label('input',3,'en')"
";\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end ico"
"n text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [70, 167, 100, 198]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,31,2,1,white,blue,0,f4a65842"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 31 31 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[4 9 16 23 28 28 26 28 28 21 27 "
"22 16 10 5 11 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 31 31 0 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [115, 177, 145, 208]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,31,2,1,white,blue,0,087b5522"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 31 31 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[4 9 16 23 28 28 26 28 28 21 27 "
"22 16 10 5 11 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 31 31 0 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on"
"');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [330, 22, 355, 88]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,66,3,1,white,blue,3,613f58e1"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 9.42857 56.5714 66 ],[0.77 0.82 0.91]);\npatch([6"
" 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[23 27 33 39 43 43 41"
" 43 43 37 42 38 33 28 24 29 23 23 25 23 23 ],[0.98 0.96 0.92]);\nplot([0 25 2"
"5 0 0 ],[0 9.42857 56.5714 66 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_l"
"abel('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf"
"('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [240, 68, 285, 112]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator B"
"lock"
	      mode		      "a=b"
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,1b68ef8e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 44 44 ],[0.77 0.82 0.91]);\npatch([10 3 13 3 10"
" 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 39 39"
" 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 4"
"4 44 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black'"
");port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlin"
"ez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [240, 128, 285, 172]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator B"
"lock"
	      mode		      "a!=b"
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,1d65505e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 44 44 ],[0.77 0.82 0.91]);\npatch([10 3 13 3 10"
" 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 39 39"
" 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 4"
"4 44 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black'"
");port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a!=b}\\newli"
"nez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Logical0"
	      Ports		      []
	      Position		      [87, 142, 113, 167]
	      ShowName		      off
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Logical10"
	      Ports		      []
	      Position		      [132, 152, 158, 177]
	      ShowName		      off
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Relational10"
	      Ports		      []
	      Position		      [272, 103, 298, 128]
	      ShowName		      off
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [375, 48, 405, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, -35]
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		Points			[0, -65]
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [10, 0; 0, 85; -245, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0; 0, -15]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sync_delay_prog"
	  Ports			  [2, 1]
	  Position		  [270, 190, 340, 225]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "sync_delay_prog"
	  MaskDescription	  "Delay an infrequent boolean pulse by  a run"
"-time programmable number of enabled clocks.  \nIf the input pulse repeats be"
"fore the output pulse is generated, an internal counter\nresets and that outp"
"ut pulse is never generated. When delay is changed, some randomly determined "
"\nsamples will be inserted/dropped from the buffered stream."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\sync_delay_prog_usage.html''])')"
	  MaskPromptString	  "Max Delay (2^?): "
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "MaxDelay=@1;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4"
	  System {
	    Name		    "sync_delay_prog"
	    Location		    [59, 74, 552, 562]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 203, 45, 217]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "delay"
	      Position		      [80, 223, 110, 237]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [145, 157, 190, 183]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "1"
	      n_bits		      "MaxDelay"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,26,0,1,white,blue,0,85613821"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 "
"15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 26"
" 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [140, 267, 185, 293]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "MaxDelay"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,26,0,1,white,blue,0,c7c04a0c"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 "
"15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 26"
" 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [3, 1]
	      Position		      [135, 203, 185, 257]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Down"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "MaxDelay"
	      bin_pt		      "0"
	      load_pin		      "on"
	      rst		      "off"
	      en		      "on"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,630"
	      block_type	      "counter"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,54,3,1,white,blue,0,091ac8fc"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[7 15 27 39 47 47 43 47 47"
" 36 47 39 27 15 7 18 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"54 54 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'load');\ncolor('bl"
"ack');port_label('input',2,'din');\ncolor('black');port_label('input',3,'en')"
";\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end ico"
"n text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [85, 257, 115, 288]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,31,2,1,white,blue,0,f4a65842"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 31 31 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[4 9 16 23 28 28 26 28 28 21 27 "
"22 16 10 5 11 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 31 31 0 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [210, 158, 255, 202]
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator B"
"lock"
	      mode		      "a=b"
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,1b68ef8e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 44 44 ],[0.77 0.82 0.91]);\npatch([10 3 13 3 10"
" 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 39 39"
" 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 4"
"4 44 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black'"
");port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlin"
"ez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [210, 218, 255, 262]
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator B"
"lock"
	      mode		      "a!=b"
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,1d65505e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 44 44 ],[0.77 0.82 0.91]);\npatch([10 3 13 3 10"
" 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 39 39"
" 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 4"
"4 44 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black'"
");port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a!=b}\\newli"
"nez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [275, 173, 305, 187]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Logical"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [20, 0; 0, 75; -210, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Downconverter"
      Ports		      []
      Position		      [20, 290, 72, 341]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Downconverter"
	Location		[124, 311, 756, 786]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "dds"
	  Ports			  [0, 8]
	  Position		  [15, 12, 55, 73]
	  BackgroundColor	  "gray"
	  AttributesFormatString  "lo at -1/4"
	  UserDataPersistent	  on
	  UserData		  "DataTag9"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "dds"
	  MaskPromptString	  "Frequency divisions (M)|Frequency (? / M*2p"
"i)|Parallel LOs|Bit Width|Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVarAliasString	  ",,,,"
	  MaskVariables		  "freq_div=@1;freq=@2;num_lo=@3;n_bits=@4;lat"
"ency=@5;"
	  MaskInitialization	  "dds_init(gcb, ...\n    'freq_div', freq_div"
", ...\n    'freq', freq, ...\n    'num_lo', num_lo, ...\n    'n_bits', n_bits"
", ...\n    'latency', latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|1|4|8|2"
	  MaskTabNameString	  ",,,,"
	  System {
	    Name		    "dds"
	    Location		    [303, 76, 934, 746]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "lo_const0"
	      Ports		      [0, 2]
	      Position		      [30, 30, 70, 90]
	      BackgroundColor	      "gray"
	      LinkData {
		BlockName		"const"
		DialogParameters {
		  sg_icon_stat		  "60,26,0,1,white,blue,0,d8a7f6b1"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22"
" 16 20 27 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 "
"23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0 ],["
"0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('output',1,'0.9921875');\nf"
"printf('','COMMENT: end icon text');\n"
		}
	      }
	      SourceBlock	      "casper_library/Downconverter/lo_const"
	      SourceType	      "lo_const"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      n_bits		      "8"
	      phase		      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "lo_const1"
	      Ports		      [0, 2]
	      Position		      [30, 130, 70, 190]
	      BackgroundColor	      "gray"
	      SourceBlock	      "casper_library/Downconverter/lo_const"
	      SourceType	      "lo_const"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      n_bits		      "8"
	      phase		      "1.5708"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "lo_const2"
	      Ports		      [0, 2]
	      Position		      [30, 230, 70, 290]
	      BackgroundColor	      "gray"
	      SourceBlock	      "casper_library/Downconverter/lo_const"
	      SourceType	      "lo_const"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      n_bits		      "8"
	      phase		      "3.1416"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "lo_const3"
	      Ports		      [0, 2]
	      Position		      [30, 330, 70, 390]
	      BackgroundColor	      "gray"
	      SourceBlock	      "casper_library/Downconverter/lo_const"
	      SourceType	      "lo_const"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      n_bits		      "8"
	      phase		      "4.7124"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin0"
	      Position		      [135, 35, 175, 55]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos0"
	      Position		      [135, 65, 175, 85]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin1"
	      Position		      [135, 135, 175, 155]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos1"
	      Position		      [135, 165, 175, 185]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin2"
	      Position		      [135, 235, 175, 255]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos2"
	      Position		      [135, 265, 175, 285]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin3"
	      Position		      [135, 335, 175, 355]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos3"
	      Position		      [135, 365, 175, 385]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "lo_const0"
	      SrcPort		      1
	      DstBlock		      "sin0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const0"
	      SrcPort		      2
	      DstBlock		      "cos0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const1"
	      SrcPort		      1
	      DstBlock		      "sin1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const1"
	      SrcPort		      2
	      DstBlock		      "cos1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const2"
	      SrcPort		      1
	      DstBlock		      "sin2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const2"
	      SrcPort		      2
	      DstBlock		      "cos2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const3"
	      SrcPort		      1
	      DstBlock		      "sin3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "lo_const3"
	      SrcPort		      2
	      DstBlock		      "cos3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dec_fir"
	  Ports			  [5, 2]
	  Position		  [475, 235, 575, 395]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "2 taps\n4_3 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag10"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "dec_fir"
	  MaskDescription	  "FIR filter which can handle multiple time s"
"amples in parallel and decimates down to 1 time sample.  If coefficients are "
"symmetric, will automatically fold before multiplying."
	  MaskHelp		  "\n<h1>Description</h1>\n\nFIR filter which "
"can handle multiple time samples in parallel and decimates down to 1 time sam"
"ple.  If coefficients are symmetric, will automatically fold before multiplyi"
"ng.\n\n<h2>Mask Parameters</h2>\n\n<b>Number of Parallel Streams</b> (n_input"
"s): The number of time samples which arrive in parallel.<br><br>\n\n<b>Coeffi"
"cients</b> (coeff): The FIR coefficients.  If this vector is symmetric, the F"
"IR will automatically fold before multiplying.<br><br>\n\n<b>Bit Width Out</b"
"> (n_bits): The number of bits in each real/imag sample of the complex number"
" that is output.<br><br>\n\n<b>Quantization Behavior</b> (quantization): The "
"quantization behavior used in converting to the output bit width.<br><br>\n\n"
"\n<b>Add Latency</b> (add_latency) = The latency of adders/converters.<br><br"
">\n\n<b>Mult Latency</b> (mult_latency) = The latency of multipliers.<br><br>"
"\n"
	  MaskPromptString	  "Number of Parallel Streams|Coefficients|Bit"
" Width Out|Quantization Behavior|Add Latency|Mult Latency"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbia"
"sed: +/- Inf)|Round  (unbiased: Even Values)),edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "n_inputs=@1;coeff=@2;n_bits=@3;quantization"
"=&4;add_latency=@5;mult_latency=@6;"
	  MaskInitialization	  "dec_fir_init(gcb, ...\n    'n_inputs', n_in"
"puts, ...\n    'coeff', coeff, ...\n    'n_bits', n_bits, ...\n    'quantizat"
"ion', quantization, ...\n    'add_latency', add_latency, ...\n    'mult_laten"
"cy', mult_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|[4 5]|4|Truncate|3|45"
	  MaskTabNameString	  ",,,,,"
	  System {
	    Name		    "dec_fir"
	    Location		    [20, 74, 1004, 728]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [15, 282, 45, 298]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      Position		      [15, 92, 45, 108]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      Position		      [15, 137, 45, 153]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real2"
	      Position		      [15, 182, 45, 198]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag2"
	      Position		      [15, 227, 45, 243]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert1"
	      Ports		      [1, 1]
	      Position		      [760, 302, 790, 318]
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      latency		      "3"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,0b13ee9b"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([11 8 12 8 11"
" 15 16 17 22 18 15 13 17 13 15 18 22 17 16 15 11 ],[2 5 9 13 16 16 15 16 16 1"
"2 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 16 16 "
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'cast');\ncolor('black')"
";disp('\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text'"
");\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "convert2"
	      Ports		      [1, 1]
	      Position		      [760, 502, 790, 518]
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "4"
	      bin_pt		      "3"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      latency		      "3"
	      dbl_ovrd		      off
	      pipeline		      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,0b13ee9b"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([11 8 12 8 11"
" 15 16 17 22 18 15 13 17 13 15 18 22 17 16 15 11 ],[2 5 9 13 16 16 15 16 16 1"
"2 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 16 16 "
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'cast');\ncolor('black')"
";disp('\\newlinez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text'"
");\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [60, 280, 90, 310]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      off
	      latency		      "49"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,7a0449a7"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');disp('z^{-49}','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_col1"
	      Ports		      [4, 6]
	      Position		      [400, 52, 500, 253]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/fir_col"
	      UserDataPersistent      on
	      UserData		      "DataTag11"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "fir_col"
	      MaskPromptString	      "Inputs|Coefficients|Add latency|Mult La"
"tency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "n_inputs=@1;coeff=@2;add_latency=@3;mul"
"t_latency=@4;"
	      MaskInitialization      "fir_col_init(gcb, ...\n    'n_inputs', "
"n_inputs,...\n    'coeff', coeff, ...\n    'mult_latency', mult_latency, ..."
"\n    'add_latency', add_latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|[5 4]|2|45"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"fir_col1"
		Location		[150, 74, 910, 736]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "real1"
		  Position		  [30, 82, 60, 98]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag1"
		  Position		  [30, 112, 60, 128]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "real2"
		  Position		  [30, 162, 60, 178]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "imag2"
		  Position		  [30, 192, 60, 208]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  Ports			  [3, 2]
		  Position		  [500, 100, 550, 140]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 2"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag12"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    pipelined		    on
		    use_rpm		    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "40,60,2,1,white,blue,0,89752214"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"2 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[14 21 30 39 46 46 4"
"3 46 46 37 46 40 30 20 14 23 14 14 17 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 4"
"0 40 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf"
"('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\n"
"color('black');port_label('input',2,'b');\ncolor('black');port_label('output'"
",1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newl"
"inez^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop."
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "30,30,1,1,white,blue,0,0a7a6cf1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 "
"2 7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 "
"20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 "
"30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: b"
"egin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('',"
"'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [230, 17, 260, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [230, 42, 260, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree2"
		  Ports			  [3, 2]
		  Position		  [500, 240, 550, 280]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 2"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag13"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree2"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r4/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor Block"
		    mode		    "Addition"
		    use_carryin		    off
		    use_carryout	    off
		    en			    off
		    latency		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    dbl_ovrd		    off
		    use_behavioral_HDL	    on
		    pipelined		    on
		    use_rpm		    on
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "addsub"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "40,60,2,1,white,blue,0,89752214"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 40 40 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"2 3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[14 21 30 39 46 46 4"
"3 46 46 37 46 40 30 20 14 23 14 14 17 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 4"
"0 40 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf"
"('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\n"
"color('black');port_label('input',2,'b');\ncolor('black');port_label('output'"
",1,'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newl"
"inez^{-2}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r4/Delay"
		    SourceType		    "Xilinx Delay Block"
		    infoedit		    "Hardware notes: A delay line is a"
" chain, each link of which is an SRL16 followed by a flip-flop."
		    en			    off
		    latency		    "2"
		    dbl_ovrd		    off
		    reg_retiming	    off
		    xl_use_area		    off
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    has_advanced_control    "0"
		    sggui_pos		    "-1,-1,-1,-1"
		    block_type		    "delay"
		    block_version	    "9.1.01"
		    sg_icon_stat	    "30,30,1,1,white,blue,0,0a7a6cf1"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 "
"2 7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 "
"20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 "
"30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: b"
"egin icon text');\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('',"
"'COMMENT: end icon text');\n"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [230, 17, 260, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [230, 42, 260, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "c1"
		  Ports			  [0, 1]
		  Position		  [450, 100, 480, 110]
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "1"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 ins"
"tructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "30,10,0,1,white,blue,0,85613821"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 30 30 0 ],[0 0 10 10 ],[0.77 0.82 0.91]);\npatch([13 11 13"
" 11 13 16 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7"
" 9 7 5 3 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 10 10 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT:"
" end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c2"
		  Ports			  [0, 1]
		  Position		  [450, 240, 480, 250]
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Unsigned"
		  const			  "1"
		  n_bits		  "1"
		  bin_pt		  "0"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 ins"
"tructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "30,10,0,1,white,blue,0,85613821"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 30 30 0 ],[0 0 10 10 ],[0.77 0.82 0.91]);\npatch([13 11 13"
" 11 13 16 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7"
" 9 7 5 3 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 10 10 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT:"
" end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap1"
		  Ports			  [2, 4]
		  Position		  [130, 72, 180, 133]
		  BackgroundColor	  "gray"
		  LinkData {
		    BlockName		    "Mult"
		    DialogParameters {
		    sg_icon_stat	    "50,51,2,1,white,blue,0,7c9e4686"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 1"
"5 3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42"
" 46 46 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0"
" ],[0 51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor("
"'black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(a"
"b)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-45}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult1"
		    DialogParameters {
		    sg_icon_stat	    "50,51,2,1,white,blue,0,7c9e4686"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 1"
"5 3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42"
" 46 46 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0"
" ],[0 51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor("
"'black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(a"
"b)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-45}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 45 45 0 ],[0 0 48 48 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"4 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[6 13 24 35 42 42 39"
" 42 42 32 42 35 24 13 6 16 6 6 9 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 "
"],[0 48 48 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register1"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 45 45 0 ],[0 0 48 48 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"4 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[6 13 24 35 42 42 39"
" 42 42 32 42 35 24 13 6 16 6 6 9 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 "
"],[0 48 48 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library/Downconverter/fir_ta"
"p"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  on
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "5"
		  latency		  "45"
		}
		Block {
		  BlockType		  Reference
		  Name			  "fir_tap2"
		  Ports			  [2, 4]
		  Position		  [130, 152, 180, 213]
		  BackgroundColor	  "gray"
		  LinkData {
		    BlockName		    "Mult"
		    DialogParameters {
		    sg_icon_stat	    "50,51,2,1,white,blue,0,7c9e4686"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 1"
"5 3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42"
" 46 46 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0"
" ],[0 51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor("
"'black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(a"
"b)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-45}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Mult1"
		    DialogParameters {
		    sg_icon_stat	    "50,51,2,1,white,blue,0,7c9e4686"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 1"
"5 3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42"
" 46 46 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0"
" ],[0 51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor("
"'black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(a"
"b)');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-45}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 45 45 0 ],[0 0 48 48 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"4 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[6 13 24 35 42 42 39"
" 42 42 32 42 35 24 13 6 16 6 6 9 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 "
"],[0 48 48 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "Register1"
		    DialogParameters {
		    sg_icon_stat	    "45,48,1,1,white,blue,0,ac6b57db"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 45 45 0 ],[0 0 48 48 ],[0.77 0.82 0.91]);\npatch([10 3 1"
"4 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[6 13 24 35 42 42 39"
" 42 42 32 42 35 24 13 6 16 6 6 9 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 "
"],[0 48 48 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('"
"black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library/Downconverter/fir_ta"
"p"
		  SourceType		  "fir_tap"
		  ShowPortLabels	  on
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  factor		  "4"
		  latency		  "45"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out1"
		  Position		  [250, 75, 280, 85]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out1"
		  Position		  [320, 85, 350, 95]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_out2"
		  Position		  [250, 155, 280, 165]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_out2"
		  Position		  [320, 165, 350, 175]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "real_sum"
		  Position		  [600, 50, 630, 70]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag_sum"
		  Position		  [600, 150, 630, 170]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "fir_tap2"
		  SrcPort		  4
		  DstBlock		  "adder_tree2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fir_tap2"
		  SrcPort		  3
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "fir_tap2"
		  SrcPort		  2
		  DstBlock		  "imag_out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap2"
		  SrcPort		  1
		  DstBlock		  "real_out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag2"
		  SrcPort		  1
		  DstBlock		  "fir_tap2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real2"
		  SrcPort		  1
		  DstBlock		  "fir_tap2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  4
		  DstBlock		  "adder_tree2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  3
		  DstBlock		  "adder_tree1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  2
		  DstBlock		  "imag_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "fir_tap1"
		  SrcPort		  1
		  DstBlock		  "real_out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "imag1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "real1"
		  SrcPort		  1
		  DstBlock		  "fir_tap1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree2"
		  SrcPort		  2
		  DstBlock		  "imag_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  DstBlock		  "real_sum"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "imag_sum"
	      Ports		      [2, 2]
	      Position		      [600, 450, 660, 550]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 0"
	      AncestorBlock	      "casper_library/Misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag14"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds an"
"d delays."
	      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''"
"\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
	      MaskPromptString	      "Number of Inputs|Add Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_inputs=@1;latency=@2;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs"
"', n_inputs, ...\n    'latency', latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|3"
	      MaskTabNameString	      ","
	      System {
		Name			"imag_sum"
		Location		[101, 74, 1010, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a c"
"hain, each link of which is an SRL16 followed by a flip-flop."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d74ee26d"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 "
"7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');disp('z^{-0}','texmode','on');\nfprintf('','C"
"OMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [130, 17, 160, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [130, 42, 160, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "real_sum"
	      Ports		      [2, 2]
	      Position		      [600, 250, 660, 350]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 0"
	      AncestorBlock	      "casper_library/Misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag15"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds an"
"d delays."
	      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''"
"\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
	      MaskPromptString	      "Number of Inputs|Add Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_inputs=@1;latency=@2;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs"
"', n_inputs, ...\n    'latency', latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "1|3"
	      MaskTabNameString	      ","
	      System {
		Name			"real_sum"
		Location		[101, 74, 1010, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a c"
"hain, each link of which is an SRL16 followed by a flip-flop."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,d74ee26d"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 "
"7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');disp('z^{-0}','texmode','on');\nfprintf('','C"
"OMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [130, 17, 160, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [130, 42, 160, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [820, 402, 850, 433]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r4/Concat"
		  SourceType		  "Xilinx Bus Concatenator Block"
		  infoedit		  "Concatenates two or more inputs.  O"
"utput will be cast to an unsigned value with the binary point at zero."
		  num_inputs		  "2"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "concat"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "50,55,2,1,white,blue,0,59d62d82"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 50 50 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([11 3 15 "
"3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[8 16 28 40 48 48 44 4"
"8 48 37 48 40 28 16 8 19 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ]"
",[0 55 55 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('"
"black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without alterin"
"g the binary representation.   You can changed the signal between signed and "
"unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware thi"
"s block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signe"
"d, with 2 fractional bits, and the output is forced to unsigned with 0 fracti"
"onal bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes "
"an output of 56 (111000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 40 40 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([11 6 13 "
"6 11 19 21 23 32 25 18 13 20 13 18 25 32 23 21 19 11 ],[3 8 15 22 27 27 25 27"
" 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0"
" 32 32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMEN"
"T: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMME"
"NT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r4/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreter Block"
		  infoedit		  "Changes signal type without alterin"
"g the binary representation.   You can changed the signal between signed and "
"unsigned, and relocate the binary point.<P><P>Hardware notes: In hardware thi"
"s block costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signe"
"d, with 2 fractional bits, and the output is forced to unsigned with 0 fracti"
"onal bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes "
"an output of 56 (111000 in binary)."
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "reinterpret"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "40,32,1,1,white,blue,0,8982c1db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 40 40 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([11 6 13 "
"6 11 19 21 23 32 25 18 13 20 13 18 25 32 23 21 19 11 ],[3 8 15 22 27 27 25 27"
" 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0"
" 32 32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMEN"
"T: begin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMME"
"NT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift1"
	      Ports		      [1, 1]
	      Position		      [700, 302, 730, 318]
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block "
"costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2fc565b6"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([11 8 12 8 11"
" 15 16 17 22 18 15 13 17 13 15 18 22 17 16 15 11 ],[2 5 9 13 16 16 15 16 16 1"
"2 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 16 16 "
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');disp('\\newline\\bf{X << 1}\\newlinez^{-0}','t"
"exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "shift2"
	      Ports		      [1, 1]
	      Position		      [700, 502, 730, 518]
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block "
"costs nothing if full output precision is used."
	      shift_dir		      "Left"
	      shift_bits	      "1"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,16,1,1,white,blue,0,2fc565b6"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([11 8 12 8 11"
" 15 16 17 22 18 15 13 17 13 15 18 22 17 16 15 11 ],[2 5 9 13 16 16 15 16 16 1"
"2 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 16 16 "
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');disp('\\newline\\bf{X << 1}\\newlinez^{-0}','t"
"exmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [700, 252, 730, 268]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [880, 402, 910, 418]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"imag_sum"
		DstPort			1
	      }
	      Branch {
		DstBlock		"real_sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "convert1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift2"
	      SrcPort		      1
	      DstBlock		      "convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift1"
	      SrcPort		      1
	      DstBlock		      "convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      2
	      DstBlock		      "shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      2
	      DstBlock		      "shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      6
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_col1"
	      SrcPort		      5
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "imag2"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "real2"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_col1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_col"
	  Ports			  [4, 6]
	  Position		  [185, 229, 285, 361]
	  BackgroundColor	  "gray"
	  UserDataPersistent	  on
	  UserData		  "DataTag16"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "fir_col"
	  MaskPromptString	  "Inputs|Coefficients|Add latency|Mult Latenc"
"y"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "n_inputs=@1;coeff=@2;add_latency=@3;mult_la"
"tency=@4;"
	  MaskInitialization	  "fir_col_init(gcb, ...\n    'n_inputs', n_in"
"puts,...\n    'coeff', coeff, ...\n    'mult_latency', mult_latency, ...\n   "
" 'add_latency', add_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|[2 3]|3|2"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "fir_col"
	    Location		    [150, 74, 910, 736]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      Position		      [30, 82, 60, 98]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      Position		      [30, 112, 60, 128]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real2"
	      Position		      [30, 162, 60, 178]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag2"
	      Position		      [30, 192, 60, 208]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      Ports		      [3, 2]
	      Position		      [500, 100, 550, 140]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library/Misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag17"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds an"
"d delays."
	      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''"
"\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
	      MaskPromptString	      "Number of Inputs|Add Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_inputs=@1;latency=@2;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs"
"', n_inputs, ...\n    'latency', latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|3"
	      MaskTabNameString	      ","
	      System {
		Name			"adder_tree1"
		Location		[101, 74, 1010, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  pipelined		  on
		  use_rpm		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,e5391e11"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 40 40 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([10 3 12 "
"3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[14 21 30 39 46 46 43 "
"46 46 37 46 40 30 20 14 23 14 14 17 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 40 "
"40 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('"
"','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\nco"
"lor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1"
",'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlin"
"ez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a c"
"hain, each link of which is an SRL16 followed by a flip-flop."
		  en			  off
		  latency		  "3"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,eabd56db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 "
"7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','C"
"OMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [230, 17, 260, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [230, 42, 260, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      Ports		      [3, 2]
	      Position		      [500, 240, 550, 280]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 3"
	      AncestorBlock	      "casper_library/Misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag18"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds an"
"d delays."
	      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''"
"\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
	      MaskPromptString	      "Number of Inputs|Add Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_inputs=@1;latency=@2;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs"
"', n_inputs, ...\n    'latency', latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|3"
	      MaskTabNameString	      ","
	      System {
		Name			"adder_tree2"
		Location		[101, 74, 1010, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  SourceBlock		  "xbsIndex_r4/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor Block"
		  mode			  "Addition"
		  use_carryin		  off
		  use_carryout		  off
		  en			  off
		  latency		  "3"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  on
		  pipelined		  on
		  use_rpm		  on
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "addsub"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "40,60,2,1,white,blue,0,e5391e11"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 40 40 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([10 3 12 "
"3 10 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[14 21 30 39 46 46 43 "
"46 46 37 46 40 30 20 14 23 14 14 17 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 40 "
"40 0 ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('"
"','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\nco"
"lor('black');port_label('input',2,'b');\ncolor('black');port_label('output',1"
",'\\bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlin"
"ez^{-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a c"
"hain, each link of which is an SRL16 followed by a flip-flop."
		  en			  off
		  latency		  "3"
		  dbl_ovrd		  off
		  reg_retiming		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "30,30,1,1,white,blue,0,eabd56db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 "
"7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30"
" 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','C"
"OMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [230, 17, 260, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [230, 42, 260, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c1"
	      Ports		      [0, 1]
	      Position		      [450, 100, 480, 110]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "1"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,85613821"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 10 10 ],[0.77 0.82 0.91]);\npatch([13 11 13 11 "
"13 16 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7"
" 5 3 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 10 10 0 0 ]);"
"\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
"text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end"
" icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c2"
	      Ports		      [0, 1]
	      Position		      [450, 240, 480, 250]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "1"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,10,0,1,white,blue,0,85613821"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 10 10 ],[0.77 0.82 0.91]);\npatch([13 11 13 11 "
"13 16 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7"
" 5 3 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 10 10 0 0 ]);"
"\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
"text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end"
" icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_tap1"
	      Ports		      [2, 4]
	      Position		      [130, 72, 180, 133]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/fir_tap"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "fir_tap"
	      MaskPromptString	      "Factor|Mult latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "factor=@1;latency=@2;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|2"
	      MaskTabNameString	      ","
	      System {
		Name			"fir_tap1"
		Location		[397, 106, 908, 486]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [105, 143, 135, 157]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [105, 228, 135, 242]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [20, 76, 145, 104]
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Signed (2's comp)"
		  const			  "factor"
		  n_bits		  "18"
		  bin_pt		  "17"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 ins"
"tructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "125,28,0,1,white,blue,0,4d66298a"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 125 125 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([55 50 "
"57 50 55 62 64 66 74 68 62 58 66 58 62 68 74 66 64 62 55 ],[3 8 15 22 27 27 2"
"5 27 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 125 125 0"
" ],[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.999992370"
"6054688');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [180, 197, 230, 248]
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To use the internal"
" pipeline stage of the dedicated multiplier you must select 'Pipeline for max"
"imum performance'."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  use_embedded		  on
		  opt			  "Speed"
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,d5e45138"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 "
"3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 4"
"6 46 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ]"
",[0 51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('b"
"lack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)"
"');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','texmode','on');\nf"
"printf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [180, 112, 230, 163]
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To use the internal"
" pipeline stage of the dedicated multiplier you must select 'Pipeline for max"
"imum performance'."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  use_embedded		  on
		  opt			  "Speed"
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,d5e45138"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 "
"3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 4"
"6 46 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ]"
",[0 51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('b"
"lack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)"
"');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','texmode','on');\nf"
"printf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [355, 151, 400, 199]
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,ac6b57db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 45 45 0 ],[0 0 48 48 ],[0.77 0.82 0.91]);\npatch([10 3 14 "
"3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[6 13 24 35 42 42 39 4"
"2 42 32 42 35 24 13 6 16 6 6 9 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 48 48 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
"ENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('bl"
"ack');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmod"
"e','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [1, 1]
		  Position		  [360, 241, 405, 289]
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,ac6b57db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 45 45 0 ],[0 0 48 48 ],[0.77 0.82 0.91]);\npatch([10 3 14 "
"3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[6 13 24 35 42 42 39 4"
"2 42 32 42 35 24 13 6 16 6 6 9 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 48 48 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
"ENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('bl"
"ack');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmod"
"e','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "warn period Mult0"
		  Ports			  []
		  Position		  [217, 172, 243, 197]
		  ShowName		  off
		  SourceBlock		  "xbsReplacements_r4/Warning"
		  SourceType		  ""
		  ShowPortLabels	  on
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  period		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "warn period Mult10"
		  Ports			  []
		  Position		  [217, 87, 243, 112]
		  ShowName		  off
		  SourceBlock		  "xbsReplacements_r4/Warning"
		  SourceType		  ""
		  ShowPortLabels	  on
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  period		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "warn period Register0"
		  Ports			  []
		  Position		  [387, 126, 413, 151]
		  ShowName		  off
		  SourceBlock		  "xbsReplacements_r4/Warning"
		  SourceType		  ""
		  ShowPortLabels	  on
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  period		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "warn period Register10"
		  Ports			  []
		  Position		  [392, 216, 418, 241]
		  ShowName		  off
		  SourceBlock		  "xbsReplacements_r4/Warning"
		  SourceType		  ""
		  ShowPortLabels	  on
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  period		  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [440, 168, 470, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  Position		  [440, 258, 470, 272]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [255, 133, 285, 147]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [250, 218, 280, 232]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [5, 0; 0, 35]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "b_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_tap2"
	      Ports		      [2, 4]
	      Position		      [130, 152, 180, 213]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/fir_tap"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "fir_tap"
	      MaskPromptString	      "Factor|Mult latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "factor=@1;latency=@2;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|2"
	      MaskTabNameString	      ","
	      System {
		Name			"fir_tap2"
		Location		[397, 106, 908, 486]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [105, 143, 135, 157]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [105, 228, 135, 242]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [20, 76, 145, 104]
		  SourceBlock		  "xbsIndex_r4/Constant"
		  SourceType		  "Xilinx Constant Block Block"
		  arith_type		  "Signed (2's comp)"
		  const			  "factor"
		  n_bits		  "18"
		  bin_pt		  "17"
		  explicit_period	  on
		  period		  "1"
		  dsp48_infoedit	  "The use of this block for DSP48 ins"
"tructions is deprecated.  Please use the Opmode block."
		  equ			  "P=C"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  dbl_ovrd		  off
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "constant"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "125,28,0,1,white,blue,0,4d66298a"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 125 125 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([55 50 "
"57 50 55 62 64 66 74 68 62 58 66 58 62 68 74 66 64 62 55 ],[3 8 15 22 27 27 2"
"5 27 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 125 125 0"
" ],[0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('output',1,'0.999992370"
"6054688');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [180, 197, 230, 248]
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To use the internal"
" pipeline stage of the dedicated multiplier you must select 'Pipeline for max"
"imum performance'."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  use_embedded		  on
		  opt			  "Speed"
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,d5e45138"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 "
"3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 4"
"6 46 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ]"
",[0 51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('b"
"lack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)"
"');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','texmode','on');\nf"
"printf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [180, 112, 230, 163]
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To use the internal"
" pipeline stage of the dedicated multiplier you must select 'Pipeline for max"
"imum performance'."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  use_embedded		  on
		  opt			  "Speed"
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,d5e45138"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 "
"3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 4"
"6 46 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ]"
",[0 51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('b"
"lack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)"
"');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','texmode','on');\nf"
"printf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [355, 151, 400, 199]
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,ac6b57db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 45 45 0 ],[0 0 48 48 ],[0.77 0.82 0.91]);\npatch([10 3 14 "
"3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[6 13 24 35 42 42 39 4"
"2 42 32 42 35 24 13 6 16 6 6 9 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 48 48 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
"ENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('bl"
"ack');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmod"
"e','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [1, 1]
		  Position		  [360, 241, 405, 289]
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  off
		  en			  off
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,48,1,1,white,blue,0,ac6b57db"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 45 45 0 ],[0 0 48 48 ],[0.77 0.82 0.91]);\npatch([10 3 14 "
"3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[6 13 24 35 42 42 39 4"
"2 42 32 42 35 24 13 6 16 6 6 9 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 48 48 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
"ENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('bl"
"ack');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmod"
"e','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "warn period Mult0"
		  Ports			  []
		  Position		  [217, 172, 243, 197]
		  ShowName		  off
		  SourceBlock		  "xbsReplacements_r4/Warning"
		  SourceType		  ""
		  ShowPortLabels	  on
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  period		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "warn period Mult10"
		  Ports			  []
		  Position		  [217, 87, 243, 112]
		  ShowName		  off
		  SourceBlock		  "xbsReplacements_r4/Warning"
		  SourceType		  ""
		  ShowPortLabels	  on
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  period		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "warn period Register0"
		  Ports			  []
		  Position		  [387, 126, 413, 151]
		  ShowName		  off
		  SourceBlock		  "xbsReplacements_r4/Warning"
		  SourceType		  ""
		  ShowPortLabels	  on
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  period		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "warn period Register10"
		  Ports			  []
		  Position		  [392, 216, 418, 241]
		  ShowName		  off
		  SourceBlock		  "xbsReplacements_r4/Warning"
		  SourceType		  ""
		  ShowPortLabels	  on
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  period		  "1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [440, 168, 470, 182]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  Position		  [440, 258, 470, 272]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [255, 133, 285, 147]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [250, 218, 280, 232]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 30]
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [0, 0; 20, 0]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [5, 0; 0, 35]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "b_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out1"
	      Position		      [250, 75, 280, 85]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out1"
	      Position		      [320, 85, 350, 95]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out2"
	      Position		      [250, 155, 280, 165]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out2"
	      Position		      [320, 165, 350, 175]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_sum"
	      Position		      [600, 50, 630, 70]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_sum"
	      Position		      [600, 150, 630, 170]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "fir_tap2"
	      SrcPort		      4
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_tap2"
	      SrcPort		      3
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_tap2"
	      SrcPort		      2
	      DstBlock		      "imag_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_tap2"
	      SrcPort		      1
	      DstBlock		      "real_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag2"
	      SrcPort		      1
	      DstBlock		      "fir_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real2"
	      SrcPort		      1
	      DstBlock		      "fir_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_tap1"
	      SrcPort		      4
	      DstBlock		      "adder_tree2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_tap1"
	      SrcPort		      3
	      DstBlock		      "adder_tree1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_tap1"
	      SrcPort		      2
	      DstBlock		      "imag_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_tap1"
	      SrcPort		      1
	      DstBlock		      "real_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_tap1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_tap1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c2"
	      SrcPort		      1
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c1"
	      SrcPort		      1
	      DstBlock		      "adder_tree1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_dbl_col"
	  Ports			  [8, 10]
	  Position		  [315, 233, 450, 392]
	  BackgroundColor	  "gray"
	  UserDataPersistent	  on
	  UserData		  "DataTag19"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "fir_dbl_col"
	  MaskPromptString	  "Inputs|Coefficients|Add latency|Mult Latenc"
"y"
	  MaskStyleString	  "edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on"
	  MaskCallbackString	  "|||"
	  MaskEnableString	  "on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on"
	  MaskToolTipString	  "on,on,on,on"
	  MaskVarAliasString	  ",,,"
	  MaskVariables		  "n_inputs=@1;coeff=@2;add_latency=@3;mult_la"
"tency=@4;"
	  MaskInitialization	  "fir_dbl_col_init(gcb, ...\n    'n_inputs', "
"n_inputs, ...\n    'coeff', coeff, ...\n    'mult_latency', mult_latency, ..."
"\n    'add_latency', add_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|[0.1 0.2 0.3 0.4]|2|3"
	  MaskTabNameString	  ",,,"
	  System {
	    Name		    "fir_dbl_col"
	    Location		    [230, 75, 990, 737]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "real1"
	      Position		      [30, 82, 60, 98]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag1"
	      Position		      [30, 112, 60, 128]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real2"
	      Position		      [30, 162, 60, 178]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag2"
	      Position		      [30, 192, 60, 208]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back1"
	      Position		      [30, 242, 60, 258]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back1"
	      Position		      [30, 272, 60, 288]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "real_back2"
	      Position		      [30, 322, 60, 338]
	      Port		      "7"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "imag_back2"
	      Position		      [30, 352, 60, 368]
	      Port		      "8"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree1"
	      Ports		      [3, 2]
	      Position		      [500, 100, 550, 140]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 2"
	      AncestorBlock	      "casper_library/Misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag20"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds an"
"d delays."
	      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''"
"\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
	      MaskPromptString	      "Number of Inputs|Add Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_inputs=@1;latency=@2;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs"
"', n_inputs, ...\n    'latency', latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|2"
	      MaskTabNameString	      ","
	      System {
		Name			"adder_tree1"
		Location		[101, 74, 1010, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [230, 17, 260, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [230, 42, 260, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "adder_tree2"
	      Ports		      [3, 2]
	      Position		      [500, 240, 550, 280]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "latency 2"
	      AncestorBlock	      "casper_library/Misc/adder_tree"
	      UserDataPersistent      on
	      UserData		      "DataTag21"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "adder_tree"
	      MaskDescription	      "Sums all inputs using a tree of adds an"
"d delays."
	      MaskHelp		      "eval('xlWeb([getenv(''MLIB_ROOT''), ''"
"\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
	      MaskPromptString	      "Number of Inputs|Add Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "n_inputs=@1;latency=@2;"
	      MaskInitialization      "adder_tree_init(gcb, ...\n    'n_inputs"
"', n_inputs, ...\n    'latency', latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|2"
	      MaskTabNameString	      ","
	      System {
		Name			"adder_tree2"
		Location		[101, 74, 1010, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [30, 62, 60, 78]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "addr1"
		  Ports			  [2, 1]
		  Position		  [130, 40, 170, 100]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [80, 15, 110, 45]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [230, 17, 260, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [230, 42, 260, 58]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "addr1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "addr1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c1"
	      Ports		      [0, 1]
	      Position		      [450, 100, 480, 110]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c2"
	      Ports		      [0, 1]
	      Position		      [450, 240, 480, 250]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Unsigned"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap1"
	      Ports		      [4, 6]
	      Position		      [180, 90, 230, 210]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/fir_dbl_ta"
"p"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "fir_dbl_tap"
	      MaskPromptString	      "factor|Add latency|Mult latency"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "factor=@1;add_latency=@2;mult_latency=@"
"3;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0.1|2|3"
	      MaskTabNameString	      ",,"
	      System {
		Name			"fir_dbl_tap1"
		Location		[260, 83, 881, 745]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [25, 123, 55, 137]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [30, 213, 60, 227]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [30, 303, 60, 317]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [165, 364, 285, 396]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "factor"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [310, 16, 355, 64]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  Ports			  [1, 1]
		  Position		  [320, 286, 365, 334]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [395, 33, 425, 47]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  Position		  [395, 123, 425, 137]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  Position		  [400, 213, 430, 227]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  Position		  [400, 303, 430, 317]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [390, 423, 420, 437]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [390, 508, 420, 522]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 35]
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [100, 0]
		  Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [85, 0]
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 230]
		    DstBlock		    "AddSub"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [65, 0]
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fir_dbl_tap2"
	      Ports		      [4, 6]
	      Position		      [180, 250, 230, 370]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/fir_dbl_ta"
"p"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "fir_dbl_tap"
	      MaskPromptString	      "factor|Add latency|Mult latency"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "factor=@1;add_latency=@2;mult_latency=@"
"3;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "0.2|2|3"
	      MaskTabNameString	      ",,"
	      System {
		Name			"fir_dbl_tap2"
		Location		[260, 83, 881, 745]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [25, 33, 55, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [25, 123, 55, 137]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "c"
		  Position		  [30, 213, 60, 227]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [30, 303, 60, 317]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [180, 412, 230, 463]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [180, 497, 230, 548]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "16"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "on"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_core		  "on"
		  pipeline		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [165, 364, 285, 396]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "factor"
		  equ			  "P=C"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [315, 487, 365, 538]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [315, 402, 365, 453]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [310, 16, 355, 64]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register1"
		  Ports			  [1, 1]
		  Position		  [315, 106, 360, 154]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register2"
		  Ports			  [1, 1]
		  Position		  [315, 196, 360, 244]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register3"
		  Ports			  [1, 1]
		  Position		  [320, 286, 365, 334]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "on"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_out"
		  Position		  [395, 33, 425, 47]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "b_out"
		  Position		  [395, 123, 425, 137]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "c_out"
		  Position		  [400, 213, 430, 227]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "d_out"
		  Position		  [400, 303, 430, 317]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [390, 423, 420, 437]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [390, 508, 420, 522]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Register1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "b_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "a_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 35]
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register3"
		  SrcPort		  1
		  DstBlock		  "d_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register2"
		  SrcPort		  1
		  DstBlock		  "c_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  Points		  [100, 0]
		  Branch {
		    DstBlock		    "Register"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 385]
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  Points		  [80, 0]
		  Branch {
		    DstBlock		    "Register1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 380]
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c"
		  SrcPort		  1
		  Points		  [85, 0]
		  Branch {
		    DstBlock		    "Register2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 230]
		    DstBlock		    "AddSub"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [65, 0]
		  Branch {
		    DstBlock		    "Register3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 225]
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out1"
	      Position		      [350, 82, 380, 98]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out1"
	      Position		      [350, 112, 380, 128]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_out2"
	      Position		      [350, 162, 380, 178]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_out2"
	      Position		      [350, 192, 380, 208]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out1"
	      Position		      [350, 242, 380, 258]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out1"
	      Position		      [350, 272, 380, 288]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_back_out2"
	      Position		      [350, 322, 380, 338]
	      Port		      "7"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_back_out2"
	      Position		      [350, 352, 380, 368]
	      Port		      "8"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real_sum"
	      Position		      [600, 50, 630, 70]
	      Port		      "9"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag_sum"
	      Position		      [600, 150, 630, 170]
	      Port		      "10"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c1"
	      SrcPort		      1
	      DstBlock		      "adder_tree1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c2"
	      SrcPort		      1
	      DstBlock		      "adder_tree2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree1"
	      SrcPort		      2
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "adder_tree2"
	      SrcPort		      2
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap1"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      1
	      DstBlock		      "real_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      2
	      DstBlock		      "imag_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      3
	      DstBlock		      "real_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      4
	      DstBlock		      "imag_back_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap1"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag2"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "real_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "imag_back1"
	      SrcPort		      1
	      DstBlock		      "fir_dbl_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      1
	      DstBlock		      "real_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      2
	      DstBlock		      "imag_out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      3
	      DstBlock		      "real_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      4
	      DstBlock		      "imag_back_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      5
	      DstBlock		      "adder_tree1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fir_dbl_tap2"
	      SrcPort		      6
	      DstBlock		      "adder_tree2"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_dbl_tap"
	  Ports			  [4, 6]
	  Position		  [100, 227, 150, 318]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "fir_dbl_tap"
	  MaskPromptString	  "factor|Add latency|Mult latency"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "factor=@1;add_latency=@2;mult_latency=@3;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0.073384|2|3"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "fir_dbl_tap"
	    Location		    [260, 83, 881, 745]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [25, 33, 55, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [25, 123, 55, 137]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [30, 213, 60, 227]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [30, 303, 60, 317]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [180, 412, 230, 463]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "16"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "on"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub1"
	      Ports		      [2, 1]
	      Position		      [180, 497, 230, 548]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "16"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "on"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [165, 364, 285, 396]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "factor"
	      equ		      "P=C"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [315, 487, 365, 538]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [315, 402, 365, 453]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [310, 16, 355, 64]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "off"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [1, 1]
	      Position		      [315, 106, 360, 154]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "off"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register2"
	      Ports		      [1, 1]
	      Position		      [315, 196, 360, 244]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "off"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register3"
	      Ports		      [1, 1]
	      Position		      [320, 286, 365, 334]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "on"
	      period		      "1"
	      rst		      "off"
	      en		      "off"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [395, 33, 425, 47]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [395, 123, 425, 137]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c_out"
	      Position		      [400, 213, 430, 227]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "d_out"
	      Position		      [400, 303, 430, 317]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [390, 423, 420, 437]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [390, 508, 420, 522]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "AddSub1"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [65, 0]
	      Branch {
		Points			[0, 225]
		DstBlock		"AddSub1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Register3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [85, 0]
	      Branch {
		Points			[0, 230]
		DstBlock		"AddSub"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Register2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [80, 0]
	      Branch {
		Points			[0, 380]
		DstBlock		"AddSub1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Register1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [100, 0]
	      Branch {
		Points			[0, 385]
		DstBlock		"AddSub"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Register"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Register2"
	      SrcPort		      1
	      DstBlock		      "c_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register3"
	      SrcPort		      1
	      DstBlock		      "d_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [0, 35]
	      Branch {
		DstBlock		"Mult1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 85]
		DstBlock		"Mult"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fir_tap"
	  Ports			  [2, 4]
	  Position		  [20, 227, 70, 288]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "fir_tap"
	  MaskPromptString	  "Factor|Mult latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "factor=@1;latency=@2;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|3"
	  MaskTabNameString	  ","
	  System {
	    Name		    "fir_tap"
	    Location		    [397, 106, 908, 486]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [105, 143, 135, 157]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [105, 228, 135, 242]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [20, 76, 145, 104]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Signed (2's comp)"
	      const		      "factor"
	      n_bits		      "18"
	      bin_pt		      "17"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "125,28,0,1,white,blue,0,4d66298a"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 125 125 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([55 50 57 5"
"0 55 62 64 66 74 68 62 58 66 58 62 68 74 66 64 62 55 ],[3 8 15 22 27 27 25 27"
" 27 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 125 125 0 ],["
"0 28 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMME"
"NT: begin icon text');\ncolor('black');port_label('output',1,'0.9999923706054"
"688');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [180, 197, 230, 248]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "latency"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_embedded	      on
	      opt		      "Speed"
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,460"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,9c0d74db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [180, 112, 230, 163]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "18"
	      bin_pt		      "17"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "latency"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_embedded	      on
	      opt		      "Speed"
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,460"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,9c0d74db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [355, 151, 400, 199]
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,48,1,1,white,blue,0,ac6b57db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 48 48 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10"
" 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[6 13 24 35 42 42 39 42 42"
" 32 42 35 24 13 6 16 6 6 9 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 4"
"8 48 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black'"
");port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','"
"on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [1, 1]
	      Position		      [360, 241, 405, 289]
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,48,1,1,white,blue,0,ac6b57db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 48 48 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10"
" 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[6 13 24 35 42 42 39 42 42"
" 32 42 35 24 13 6 16 6 6 9 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 4"
"8 48 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black'"
");port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','"
"on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Mult0"
	      Ports		      []
	      Position		      [217, 172, 243, 197]
	      ShowName		      off
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      ""
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Mult10"
	      Ports		      []
	      Position		      [217, 87, 243, 112]
	      ShowName		      off
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      ""
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Register0"
	      Ports		      []
	      Position		      [387, 126, 413, 151]
	      ShowName		      off
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      ""
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Register10"
	      Ports		      []
	      Position		      [392, 216, 418, 241]
	      ShowName		      off
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      ""
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a_out"
	      Position		      [440, 168, 470, 182]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "b_out"
	      Position		      [440, 258, 470, 272]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [255, 133, 285, 147]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [250, 218, 280, 232]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "b_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "a_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [5, 0; 0, 35]
	      Branch {
		Points			[0, 85]
		DstBlock		"Mult"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mult1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Register"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[0, 30]
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "real"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "lo_const"
	  Ports			  [0, 2]
	  Position		  [140, 15, 180, 75]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "lo_const"
	  MaskPromptString	  "Output Bitwidth|Phase (0 to 2*pi)"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "n_bits=@1;phase=@2;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "18|0"
	  MaskTabNameString	  ","
	  System {
	    Name		    "lo_const"
	    Location		    [272, 380, 654, 641]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "const"
	      Ports		      [0, 1]
	      Position		      [145, 77, 205, 103]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Signed (2's comp)"
	      const		      "real(exp(phase*1j))"
	      n_bits		      "n_bits"
	      bin_pt		      "n_bits - 1"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "60,26,0,1,white,blue,0,4d66298a"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([23 19 25 19 "
"23 30 32 34 41 35 29 25 31 25 29 35 41 34 32 30 23 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 26"
" 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'0.9999923706054688'"
");\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "const1"
	      Ports		      [0, 1]
	      Position		      [145, 37, 205, 63]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Signed (2's comp)"
	      const		      "-imag(exp(phase*1j))"
	      n_bits		      "n_bits"
	      bin_pt		      "n_bits - 1"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "60,26,0,1,white,blue,0,c7c04a0c"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([23 19 25 19 "
"23 30 32 34 41 35 29 25 31 25 29 35 41 34 32 30 23 ],[3 7 13 19 23 23 21 23 2"
"3 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ],[0 26"
" 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','C"
"OMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin"
	      Position		      [235, 48, 265, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos"
	      Position		      [235, 78, 265, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "const"
	      SrcPort		      1
	      Points		      [5, 0; 0, -5]
	      DstBlock		      "cos"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "const1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 5]
	      DstBlock		      "sin"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "lo_osc"
	  Ports			  [0, 2]
	  Position		  [85, 15, 125, 75]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "lo_osc"
	  MaskPromptString	  "Output Bitwidth|counter step|counter start "
"value|Counter Bitwidth|Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVarAliasString	  ",,,,"
	  MaskVariables		  "n_bits=@1;counter_step=@2;counter_start=@3;"
"counter_width=@4;latency=@5;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "7|1|0|1|4"
	  MaskTabNameString	  ",,,,"
	  System {
	    Name		    "lo_osc"
	    Location		    [568, 496, 950, 757]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "SineCosine"
	      Ports		      [1, 2]
	      Position		      [125, 40, 175, 100]
	      SourceBlock	      "xbsIndex_r4/SineCosine"
	      SourceType	      "Xilinx Sine/Cosine Generator Block"
	      mode		      "Sine and Cosine"
	      neg_sin		      on
	      neg_cos		      off
	      n_bits		      "n_bits"
	      sym_output	      off
	      en		      off
	      latency		      "latency"
	      dbl_ovrd		      off
	      explicit_period	      off
	      period		      "1"
	      mem_type		      "Block RAM"
	      pipeline		      on
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "sincos"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,60,1,2,white,blue,0,6f477d00"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[10 18 30 42 50 50 46 50 5"
"0 39 50 42 30 18 10 21 10 10 14 10 10 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0"
" ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'theta');\nco"
"lor('black');port_label('output',1,'sin');\ncolor('black');port_label('output"
"',2,'cos');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "counter"
	      Ports		      [0, 1]
	      Position		      [25, 45, 75, 95]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Up"
	      start_count	      "counter_start"
	      cnt_by_val	      "counter_step"
	      arith_type	      "Unsigned"
	      n_bits		      "counter_width"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      off
	      en		      off
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "counter"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,50,0,1,white,blue,0,115399eb"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 50 50 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[5 13 25 37 45 45 41 45 45"
" 34 45 37 25 13 5 16 5 5 9 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 5"
"0 50 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'out');\nfprintf(''"
",'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sin"
	      Position		      [235, 48, 265, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cos"
	      Position		      [235, 78, 265, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "SineCosine"
	      SrcPort		      1
	      DstBlock		      "sin"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "SineCosine"
	      SrcPort		      2
	      DstBlock		      "cos"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "counter"
	      SrcPort		      1
	      DstBlock		      "SineCosine"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "mixer"
	  Ports			  [3, 5]
	  Position		  [205, 17, 300, 153]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "lo at -2/2"
	  UserDataPersistent	  on
	  UserData		  "DataTag22"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "mixer"
	  MaskDescription	  "Digitally mixes an input signal (which can "
"be several samples in parallel) with an LO of the indicated frequency (which "
"is some fraction of the native FPGA clock rate)."
	  MaskHelp		  "\n<h1>Description</h1>\n\nDigitally mixes a"
"n input signal (which can be several samples in parallel) with an LO of the i"
"ndicated frequency (which is some fraction of the native FPGA clock rate).\n"
"\n<h2>Mask Parameters</h2>\n\n<b>Frequency Divisions</b> (freq_div):  The (po"
"wer of 2) denominator of the mixing frequency. <br><br>\n\n<b>Mixing Frequenc"
"y</b> (freq) = The numerator of the mixing frequency.<br><br>\n\n<b>Number of"
" Parallel Streams</b> (nstreams) = The number of samples which arrive in para"
"llel.<br><br>\n\n<b>Bit Width</b> (n_bits) = The bitwidth of LO samples.<br><"
"br>\n\n<b>BRAM Latency</b> (bram_latency) = The latency of sine/cos lookup ta"
"ble.<br><br>\n\n<b>MULT Latency</b> (mult_latency) = The latency of mixing mu"
"ltipliers.<br><br>\n\n<h2> Usage </h2>\nM = Frequency Divisions<br>\nF = Mixi"
"ng Frequency<br>\nM and F must both be integers, and M must be a power of 2. "
"The ratio F/M should equal the ratio f/r where r is the data rate of the samp"
"led signal. For example, an F/M of 3/16 would downmix an 800Msps signal with "
"an LO of 150MHz. "
	  MaskPromptString	  "Frequency Divisions (M)|Mixing Frequency (?"
" / M*2pi)|Number of Parallel Streams|Bit Width|BRAM Latency|Mult Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "freq_div=@1;freq=@2;nstreams=@3;n_bits=@4;b"
"ram_latency=@5;mult_latency=@6;"
	  MaskInitialization	  "mixer_init(gcb, ...\n    'freq_div', freq_d"
"iv, ...\n    'freq', freq, ...\n    'nstreams', nstreams, ...\n    'n_bits', "
"n_bits, ...\n    'bram_latency', bram_latency, ...\n    'mult_latency', mult_"
"latency);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|2|2|4|2|4"
	  MaskTabNameString	  ",,,,,"
	  System {
	    Name		    "mixer"
	    Location		    [100, 492, 481, 892]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [130, 22, 160, 38]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      Position		      [130, 72, 160, 88]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din2"
	      Position		      [130, 152, 160, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "dds"
	      Ports		      [0, 4]
	      Position		      [20, 102, 80, 163]
	      BackgroundColor	      "gray"
	      AttributesFormatString  "lo at -2/2"
	      AncestorBlock	      "casper_library/Downconverter/dds"
	      UserDataPersistent      on
	      UserData		      "DataTag23"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "dds"
	      MaskPromptString	      "Frequency divisions (M)|Frequency (? / "
"M*2pi)|Parallel LOs|Bit Width|Latency"
	      MaskStyleString	      "edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskVarAliasString      ",,,,"
	      MaskVariables	      "freq_div=@1;freq=@2;num_lo=@3;n_bits=@4"
";latency=@5;"
	      MaskInitialization      "dds_init(gcb, ...\n    'freq_div', freq"
"_div, ...\n    'freq', freq, ...\n    'num_lo', num_lo, ...\n    'n_bits', n_"
"bits, ...\n    'latency', latency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|2|2|4|2"
	      MaskTabNameString	      ",,,,"
	      System {
		Name			"dds"
		Location		[303, 76, 934, 746]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Reference
		  Name			  "lo_const0"
		  Ports			  [0, 2]
		  Position		  [30, 30, 70, 90]
		  BackgroundColor	  "gray"
		  LinkData {
		    BlockName		    "const"
		    DialogParameters {
		    sg_icon_stat	    "60,26,0,1,white,blue,0,5c2f956c"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([23 19 "
"25 19 23 30 32 34 41 35 29 25 31 25 29 35 41 34 32 30 23 ],[3 7 13 19 23 23 2"
"1 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ]"
",[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'0.875');\nfpr"
"intf('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library/Downconverter/lo_con"
"st"
		  SourceType		  "lo_const"
		  ShowPortLabels	  on
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  n_bits		  "4"
		  phase			  "0"
		}
		Block {
		  BlockType		  Reference
		  Name			  "lo_const1"
		  Ports			  [0, 2]
		  Position		  [30, 130, 70, 190]
		  BackgroundColor	  "gray"
		  LinkData {
		    BlockName		    "const"
		    DialogParameters {
		    sg_icon_stat	    "60,26,0,1,white,blue,0,5c2f956c"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([23 19 "
"25 19 23 30 32 34 41 35 29 25 31 25 29 35 41 34 32 30 23 ],[3 7 13 19 23 23 2"
"1 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ]"
",[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'0.875');\nfpr"
"intf('','COMMENT: end icon text');\n"
		    }
		    BlockName		    "const1"
		    DialogParameters {
		    sg_icon_stat	    "60,26,0,1,white,blue,0,c7c04a0c"
		    sg_mask_display	    "fprintf('','COMMENT: begin icon g"
"raphics');\npatch([0 60 60 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([23 19 "
"25 19 23 30 32 34 41 35 29 25 31 25 29 35 41 34 32 30 23 ],[3 7 13 19 23 23 2"
"1 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0 ]"
",[0 26 26 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf"
"('','COMMENT: end icon text');\n"
		    }
		  }
		  SourceBlock		  "casper_library/Downconverter/lo_con"
"st"
		  SourceType		  "lo_const"
		  ShowPortLabels	  on
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  n_bits		  "4"
		  phase			  "6.2832"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sin0"
		  Position		  [135, 35, 175, 55]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cos0"
		  Position		  [135, 65, 175, 85]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sin1"
		  Position		  [135, 135, 175, 155]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "cos1"
		  Position		  [135, 165, 175, 185]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "lo_const1"
		  SrcPort		  2
		  DstBlock		  "cos1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lo_const1"
		  SrcPort		  1
		  DstBlock		  "sin1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lo_const0"
		  SrcPort		  2
		  DstBlock		  "cos0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lo_const0"
		  SrcPort		  1
		  DstBlock		  "sin0"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [190, 20, 220, 50]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      off
	      latency		      "4"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,c2217bc4"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');disp('z^{-4}','texmode','on');\nfprintf('','COMME"
"NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "rcmult1"
	      Ports		      [3, 2]
	      Position		      [230, 70, 280, 130]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/rcmult"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "rcmult"
	      MaskPromptString	      "Latency"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "latency=@1;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4"
	      System {
		Name			"rcmult1"
		Location		[211, 164, 672, 530]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [15, 33, 45, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sin"
		  Position		  [20, 138, 50, 152]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cos"
		  Position		  [15, 73, 45, 87]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [260, 27, 310, 78]
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To use the internal"
" pipeline stage of the dedicated multiplier you must select 'Pipeline for max"
"imum performance'."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  use_embedded		  on
		  opt			  "Speed"
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,81bdab55"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 "
"3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 4"
"6 46 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ]"
",[0 51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('b"
"lack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)"
"');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-4}','texmode','on');\nf"
"printf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [260, 107, 310, 158]
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To use the internal"
" pipeline stage of the dedicated multiplier you must select 'Pipeline for max"
"imum performance'."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  use_embedded		  on
		  opt			  "Speed"
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,81bdab55"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 "
"3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 4"
"6 46 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ]"
",[0 51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('b"
"lack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)"
"');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-4}','texmode','on');\nf"
"printf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [335, 48, 365, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [335, 128, 365, 142]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "cos"
		  SrcPort		  1
		  Points		  [75, 0; 0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sin"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [190, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "rcmult2"
	      Ports		      [3, 2]
	      Position		      [230, 150, 280, 210]
	      BackgroundColor	      "gray"
	      AncestorBlock	      "casper_library/Downconverter/rcmult"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "rcmult"
	      MaskPromptString	      "Latency"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "latency=@1;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4"
	      System {
		Name			"rcmult2"
		Location		[211, 164, 672, 530]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "d"
		  Position		  [15, 33, 45, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sin"
		  Position		  [20, 138, 50, 152]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "cos"
		  Position		  [15, 73, 45, 87]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [260, 27, 310, 78]
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To use the internal"
" pipeline stage of the dedicated multiplier you must select 'Pipeline for max"
"imum performance'."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  use_embedded		  on
		  opt			  "Speed"
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,81bdab55"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 "
"3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 4"
"6 46 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ]"
",[0 51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('b"
"lack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)"
"');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-4}','texmode','on');\nf"
"printf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [260, 107, 310, 158]
		  SourceBlock		  "xbsIndex_r4/Mult"
		  SourceType		  "Xilinx Multiplier Block"
		  infoedit		  "Hardware notes: To use the internal"
" pipeline stage of the dedicated multiplier you must select 'Pipeline for max"
"imum performance'."
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  en			  off
		  latency		  "latency"
		  dbl_ovrd		  off
		  use_behavioral_HDL	  off
		  use_embedded		  on
		  opt			  "Speed"
		  optimum_pipeline	  off
		  xl_use_area		  off
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  pipeline		  "on"
		  use_rpm		  "off"
		  placement_style	  "Rectangular shape"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "mult"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "50,51,2,1,white,blue,0,81bdab55"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 "
"3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 4"
"6 46 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ]"
",[0 51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('b"
"lack');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)"
"');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-4}','texmode','on');\nf"
"printf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "real"
		  Position		  [335, 48, 365, 62]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "imag"
		  Position		  [335, 128, 365, 142]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "cos"
		  SrcPort		  1
		  Points		  [75, 0; 0, -15]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sin"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "d"
		  SrcPort		  1
		  Points		  [190, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "real"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "imag"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [250, 22, 280, 38]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real1"
	      Position		      [330, 72, 360, 88]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag1"
	      Position		      [330, 107, 360, 123]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real2"
	      Position		      [330, 152, 360, 168]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag2"
	      Position		      [330, 187, 360, 203]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "rcmult2"
	      SrcPort		      2
	      DstBlock		      "imag2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rcmult2"
	      SrcPort		      1
	      DstBlock		      "real2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dds"
	      SrcPort		      4
	      DstBlock		      "rcmult2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "dds"
	      SrcPort		      3
	      DstBlock		      "rcmult2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din2"
	      SrcPort		      1
	      DstBlock		      "rcmult2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rcmult1"
	      SrcPort		      2
	      DstBlock		      "imag1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "rcmult1"
	      SrcPort		      1
	      DstBlock		      "real1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dds"
	      SrcPort		      2
	      DstBlock		      "rcmult1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "dds"
	      SrcPort		      1
	      DstBlock		      "rcmult1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      DstBlock		      "rcmult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "delay"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "rcmult"
	  Ports			  [3, 2]
	  Position		  [325, 19, 375, 71]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "rcmult"
	  MaskPromptString	  "Latency"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "latency=@1;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "18"
	  System {
	    Name		    "rcmult"
	    Location		    [211, 164, 672, 530]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [15, 33, 45, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sin"
	      Position		      [20, 138, 50, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "cos"
	      Position		      [15, 73, 45, 87]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [260, 27, 310, 78]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "latency"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_embedded	      on
	      opt		      "Speed"
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,662c0b99"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-18}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [260, 107, 310, 158]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      off
	      latency		      "latency"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_embedded	      on
	      opt		      "Speed"
	      optimum_pipeline	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,662c0b99"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-18}','texmode','on');\nfpr"
"intf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [335, 48, 365, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [335, 128, 365, 142]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [190, 0]
	      Branch {
		Points			[0, 80]
		DstBlock		"Mult1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sin"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "cos"
	      SrcPort		      1
	      Points		      [75, 0; 0, -15]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "FFTs"
      Ports		      []
      Position		      [235, 290, 285, 340]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"FFTs"
	Location		[2, 70, 1022, 720]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "Twiddle"
	  Ports			  []
	  Position		  [700, 15, 750, 65]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Twiddle"
	    Location		    [158, 317, 874, 700]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      SubSystem
	      Name		      "coeff_gen"
	      Ports		      []
	      Position		      [540, 30, 590, 80]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"coeff_gen"
		Location		[286, 205, 616, 485]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  SubSystem
		  Name			  "br_coeff_gen"
		  Ports			  [1, 1]
		  Position		  [50, 19, 95, 61]
		  BackgroundColor	  "gray"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "br_coeff_gen"
		  MaskPromptString	  "Coefficients: (0 to 2^(FFTSize-1)-1"
")|Step Period: (2^?)|Bit Width:|Latency:"
		  MaskStyleString	  "edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on"
		  MaskCallbackString	  "|||"
		  MaskEnableString	  "on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on"
		  MaskToolTipString	  "on,on,on,on"
		  MaskVarAliasString	  ",,,"
		  MaskVariables		  "Coeffs=@1;StepPeriod=@2;BitWidth=@3"
";bram_latency=@4;"
		  MaskInitialization	  "vlen = length(Coeffs);\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0 1 2 3]|0|18|4"
		  MaskTabNameString	  ",,,"
		  System {
		    Name		    "br_coeff_gen"
		    Location		    [115, 111, 630, 379]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [25, 48, 55, 62]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [75, 29, 125, 81]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "log2(vlen) + StepPeriod"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM"
		    Ports		    [1, 1]
		    Position		    [210, 29, 260, 81]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "vlen"
		    initVector		    "round( real(Coeffs) * 2^(BitWidth"
"-1) ) / 2^(BitWidth-1)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    latency		    "bram_latency"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ROM1"
		    Ports		    [1, 1]
		    Position		    [210, 94, 260, 146]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "vlen"
		    initVector		    "round( imag(Coeffs) * 2^(BitWidth"
"-1)  ) / 2^(BitWidth-1)"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    latency		    "bram_latency"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [145, 41, 190, 69]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "log2(vlen)"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [300, 54, 340, 96]
		    UserDataPersistent	    on
		    UserData		    "DataTag24"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "w"
		    Position		    [390, 68, 420, 82]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "ROM"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "ROM"
		    SrcPort		    1
		    Points		    [20, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ROM1"
		    SrcPort		    1
		    Points		    [20, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "w"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "coeff_gen"
		  Ports			  [1, 1]
		  Position		  [50, 150, 95, 190]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  BlockChoice		  "br_coeff_gen"
		  TemplateBlock		  "self"
		  MemberBlocks		  "br_coeff_gen,static_coeff_gen"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "coeff_gen"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "br_coeff_gen"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/coeff"
"_gen/br_coeff_gen"
		    SourceType		    "br_coeff_gen"
		    ShowPortLabels	    on
		    SystemSampleTime	    "-1"
		    FunctionWithSeparateData off
		    RTWMemSecFuncInitTerm   "Inherit from model"
		    RTWMemSecFuncExecute    "Inherit from model"
		    RTWMemSecDataConstants  "Inherit from model"
		    RTWMemSecDataInternal   "Inherit from model"
		    RTWMemSecDataParameters "Inherit from model"
		    Coeffs		    "[0 1 2 3]"
		    StepPeriod		    "0"
		    BitWidth		    "18"
		    bram_latency	    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "w"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "br_coeff_gen"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "br_coeff_gen"
		    SrcPort		    1
		    DstBlock		    "w"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "static_coeff_gen"
		  Ports			  [1, 1]
		  Position		  [50, 84, 95, 126]
		  BackgroundColor	  "gray"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "static_coeff_gen"
		  MaskPromptString	  "Coefficients: (0 to 2^(FFTSize-1)-1"
")|Bit Width:|Latency:"
		  MaskStyleString	  "edit,edit,edit"
		  MaskTunableValueString  "on,on,on"
		  MaskCallbackString	  "||"
		  MaskEnableString	  "on,on,on"
		  MaskVisibilityString	  "on,on,on"
		  MaskToolTipString	  "on,on,on"
		  MaskVarAliasString	  ",,"
		  MaskVariables		  "Coeffs=@1;BitWidth=@2;bram_latency="
"@3;"
		  MaskInitialization	  "\n"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "0|18|4"
		  MaskTabNameString	  ",,"
		  System {
		    Name		    "static_coeff_gen"
		    Location		    [458, 146, 973, 414]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [25, 48, 55, 62]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [185, 34, 255, 66]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "round(real(Coeffs(1)) * 2^(BitWid"
"th-1)) / 2^(BitWidth-1)"
		    equ			    "P=C"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [185, 84, 255, 116]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "round(imag(Coeffs(1)) * 2^(BitWid"
"th-1)) / 2^(BitWidth-1)"
		    equ			    "P=C"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Terminator
		    Name		    "Terminator"
		    Position		    [75, 45, 95, 65]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [295, 54, 335, 96]
		    UserDataPersistent	    on
		    UserData		    "DataTag25"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "w"
		    Position		    [390, 68, 420, 82]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "w"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, 15]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "Terminator"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle"
	      Ports		      [3, 5]
	      Position		      [25, 135, 115, 215]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      BlockChoice	      "twiddle_coeff_0"
	      TemplateBlock	      "self"
	      MemberBlocks	      "twiddle_coeff_0,twiddle_coeff_1,twiddle"
"_general_3mult,twiddle_general_4mult,twiddle_stage_2"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"twiddle"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [20, 120, 40, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "twiddle_coeff_0"
		  Ports			  [3, 5]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/FFTs/Twiddle/twiddle"
"_coeff_0"
		  SourceType		  ""
		  ShowPortLabels	  on
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  BitWidth		  "18"
		  add_latency		  "3"
		  mult_latency		  "4"
		  bram_latency		  "4"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_re"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_im"
		  Position		  [200, 80, 220, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_re"
		  Position		  [200, 120, 220, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_im"
		  Position		  [200, 160, 220, 180]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [200, 200, 220, 220]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "twiddle_coeff_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "twiddle_coeff_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "twiddle_coeff_0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "twiddle_coeff_0"
		  SrcPort		  1
		  DstBlock		  "a_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_coeff_0"
		  SrcPort		  2
		  DstBlock		  "a_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_coeff_0"
		  SrcPort		  3
		  DstBlock		  "bw_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_coeff_0"
		  SrcPort		  4
		  DstBlock		  "bw_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_coeff_0"
		  SrcPort		  5
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle_coeff_0"
	      Ports		      [3, 5]
	      Position		      [135, 20, 225, 100]
	      BackgroundColor	      "gray"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskPromptString	      "Bit Width|Add Latency|Mult Latency|BRAM"
" Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "BitWidth=@1;add_latency=@2;mult_latency"
"=@3;bram_latency=@4;"
	      MaskInitialization      "disp(gcb);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "18|3|4|4"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"twiddle_coeff_0"
		Location		[188, 137, 885, 703]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [145, 28, 175, 42]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [145, 98, 175, 112]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [145, 158, 175, 172]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [195, 15, 235, 55]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [195, 145, 235, 185]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [195, 85, 235, 125]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [255, 14, 295, 56]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag26"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [255, 84, 295, 126]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag27"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_re"
		  Position		  [320, 13, 350, 27]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_im"
		  Position		  [320, 43, 350, 57]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_re"
		  Position		  [320, 83, 350, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_im"
		  Position		  [320, 113, 350, 127]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [255, 158, 285, 172]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "a_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [0, 5]
		  DstBlock		  "a_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "bw_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [0, 5]
		  DstBlock		  "bw_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle_coeff_1"
	      Ports		      [3, 5]
	      Position		      [255, 20, 345, 100]
	      BackgroundColor	      "gray"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskPromptString	      "Bit Width|Add Latency|Mult Latency|BRAM"
" Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "BitWidth=@1;add_latency=@2;mult_latency"
"=@3;bram_latency=@4;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "18|3|4|4"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"twiddle_coeff_1"
		Location		[188, 137, 885, 703]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [145, 28, 175, 42]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [145, 108, 175, 122]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [145, 183, 175, 197]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [195, 15, 235, 55]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [195, 170, 235, 210]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [345, 110, 385, 150]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Negate"
		  Ports			  [1, 1]
		  Position		  [285, 87, 310, 113]
		  SourceBlock		  "xbsIndex_r3/Negate"
		  SourceType		  "Xilinx Negate Block"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [260, 14, 300, 56]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag28"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [195, 94, 235, 136]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag29"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_re"
		  Position		  [325, 13, 355, 27]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_im"
		  Position		  [325, 43, 355, 57]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_re"
		  Position		  [440, 93, 470, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_im"
		  Position		  [440, 123, 470, 137]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [255, 183, 285, 197]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  Points		  [0, 5]
		  DstBlock		  "a_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "a_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [20, 0; 0, 25]
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Negate"
		  SrcPort		  1
		  DstBlock		  "bw_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [30, 0]
		  DstBlock		  "Negate"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  DstBlock		  "bw_im"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle_general_3mult"
	      Ports		      [3, 5]
	      Position		      [375, 137, 465, 213]
	      BackgroundColor	      "gray"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskPromptString	      "Coefficients:|Coefficient Step Period ("
"2^?)|Bit Width|Add Latency|Mult Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "Coeffs=@1;StepPeriod=@2;BitWidth=@3;add"
"_latency=@4;mult_latency=@5;bram_latency=@6;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "[0]|0|18|3|4|4"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"twiddle_general_3mult"
		Location		[31, 74, 798, 650]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [225, 28, 255, 42]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [50, 98, 80, 112]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [40, 463, 70, 477]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [545, 103, 590, 147]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [255, 83, 300, 127]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub2"
		  Ports			  [2, 1]
		  Position		  [255, 318, 300, 362]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub3"
		  Ports			  [2, 1]
		  Position		  [255, 388, 300, 432]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub4"
		  Ports			  [2, 1]
		  Position		  [540, 303, 585, 347]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [320, 90, 360, 120]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [315, 325, 355, 355]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [320, 395, 360, 425]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [445, 100, 485, 130]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 3"
		  bin_pt		  "BitWidth"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert4"
		  Ports			  [1, 1]
		  Position		  [445, 315, 485, 345]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 3"
		  bin_pt		  "BitWidth"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert5"
		  Ports			  [1, 1]
		  Position		  [445, 385, 485, 415]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 3"
		  bin_pt		  "BitWidth"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [275, 15, 315, 55]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + 2*add_latency + bram"
"_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [105, 85, 145, 125]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [280, 450, 320, 490]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + 2*add_latency + bram"
"_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [260, 145, 300, 185]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "add_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay4"
		  Ports			  [1, 1]
		  Position		  [260, 200, 300, 240]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "add_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay5"
		  Ports			  [1, 1]
		  Position		  [260, 255, 300, 295]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "add_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [380, 93, 425, 137]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [380, 308, 425, 352]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult2"
		  Ports			  [2, 1]
		  Position		  [380, 378, 425, 422]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [340, 14, 380, 56]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag30"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri2"
		  Ports			  [1, 2]
		  Position		  [180, 319, 220, 361]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag31"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri3"
		  Ports			  [1, 2]
		  Position		  [175, 84, 215, 126]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag32"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "coeff_gen"
		  Ports			  [1, 1]
		  Position		  [100, 320, 145, 360]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "br_coeff_gen"
		    DialogParameters {
		    Coeffs		    "Coeffs"
		    StepPeriod		    "StepPeriod"
		    BitWidth		    "BitWidth"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "static_coeff_gen"
		    DialogParameters {
		    Coeffs		    "Coeffs"
		    n_bits		    "BitWidth"
		    latency		    "bram_latency"
		    BitWidth		    "BitWidth"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "static_coeff_gen/Constant"
		    DialogParameters {
		    equ			    "P=C"
		    }
		    BlockName		    "static_coeff_gen/Constant1"
		    DialogParameters {
		    equ			    "P=C"
		    }
		  }
		  BlockChoice		  "static_coeff_gen"
		  TemplateBlock		  "casper_library/FFTs/Twiddle/coeff_g"
"en/coeff_gen"
		  MemberBlocks		  "br_coeff_gen,static_coeff_gen"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "coeff_gen"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "static_coeff_gen"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/coeff"
"_gen/static_coeff_gen"
		    SourceType		    "static_coeff_gen"
		    ShowPortLabels	    "on"
		    Coeffs		    "Coeffs"
		    BitWidth		    "BitWidth"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "w"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "static_coeff_gen"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "static_coeff_gen"
		    SrcPort		    1
		    DstBlock		    "w"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_re"
		  Position		  [405, 13, 435, 27]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_im"
		  Position		  [405, 43, 435, 57]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_re"
		  Position		  [610, 118, 640, 132]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_im"
		  Position		  [605, 318, 635, 332]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [340, 463, 370, 477]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Convert5"
		  SrcPort		  1
		  Points		  [30, 0; 0, -65]
		  DstBlock		  "AddSub4"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert4"
		  SrcPort		  1
		  Points		  [15, 0; 0, -195]
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 200]
		    DstBlock		    "AddSub4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "AddSub4"
		  SrcPort		  1
		  DstBlock		  "bw_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  DstBlock		  "bw_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult2"
		  SrcPort		  1
		  DstBlock		  "Convert5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "Convert4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [55, 0; 0, 225]
		  DstBlock		  "Mult2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay5"
		  SrcPort		  1
		  Points		  [60, 0]
		  DstBlock		  "Mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay4"
		  SrcPort		  1
		  Points		  [30, 0; 0, 100]
		  DstBlock		  "Mult1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  DstBlock		  "Mult2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  DstBlock		  "Mult1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "Mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub2"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub3"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri2"
		  SrcPort		  2
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri2"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "Delay5"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "AddSub3"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri3"
		  SrcPort		  2
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, 105]
		    DstBlock		    "Delay4"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri3"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, 70]
		    DstBlock		    "Delay3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "coeff_gen"
		  SrcPort		  1
		  DstBlock		  "c_to_ri2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "c_to_ri3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [0, 5]
		  DstBlock		  "a_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "a_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -130]
		    DstBlock		    "coeff_gen"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle_general_4mult"
	      Ports		      [3, 5]
	      Position		      [20, 22, 110, 98]
	      BackgroundColor	      "gray"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskPromptString	      "Coefficients:|Coefficient Step Period ("
"2^?)|Bit Width|Add Latency|Mult Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "Coeffs=@1;StepPeriod=@2;BitWidth=@3;add"
"_latency=@4;mult_latency=@5;bram_latency=@6;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "[0]|0|18|3|4|4"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"twiddle_general_4mult"
		Location		[227, 74, 990, 598]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [225, 28, 255, 42]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [35, 148, 65, 162]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [40, 393, 70, 407]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub"
		  Ports			  [2, 1]
		  Position		  [400, 138, 445, 182]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Subtraction"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth - 1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "AddSub1"
		  Ports			  [2, 1]
		  Position		  [410, 298, 455, 342]
		  SourceBlock		  "xbsIndex_r3/AddSub"
		  SourceType		  "Xilinx Adder/Subtractor"
		  mode			  "Addition"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  use_carryin		  "off"
		  use_carryout		  "off"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  use_core		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [340, 135, 380, 165]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 2"
		  bin_pt		  "BitWidth"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [340, 195, 380, 225]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 2"
		  bin_pt		  "BitWidth"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert2"
		  Ports			  [1, 1]
		  Position		  [340, 255, 380, 285]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 2"
		  bin_pt		  "BitWidth"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert3"
		  Ports			  [1, 1]
		  Position		  [340, 315, 380, 345]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth + 2"
		  bin_pt		  "BitWidth"
		  quantization		  "Round  (unbiased: Even Values)"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [275, 15, 315, 55]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [105, 135, 145, 175]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [280, 380, 320, 420]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult"
		  Ports			  [2, 1]
		  Position		  [275, 128, 320, 172]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult1"
		  Ports			  [2, 1]
		  Position		  [275, 188, 320, 232]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult2"
		  Ports			  [2, 1]
		  Position		  [275, 248, 320, 292]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mult3"
		  Ports			  [2, 1]
		  Position		  [275, 308, 320, 352]
		  SourceBlock		  "xbsIndex_r3/Mult"
		  SourceType		  "Xilinx Multiplier"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "mult_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  mult_type		  "Parallel"
		  oversample		  "2"
		  use_embedded		  "on"
		  pipeline		  "on"
		  use_rpm		  "on"
		  placement_style	  "Rectangular Shape"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [340, 14, 380, 56]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag33"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri2"
		  Ports			  [1, 2]
		  Position		  [180, 249, 220, 291]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag34"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri3"
		  Ports			  [1, 2]
		  Position		  [185, 134, 225, 176]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag35"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "coeff_gen1"
		  Ports			  [1, 1]
		  Position		  [105, 250, 150, 290]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "br_coeff_gen"
		    DialogParameters {
		    Coeffs		    "Coeffs"
		    StepPeriod		    "StepPeriod"
		    BitWidth		    "BitWidth"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "static_coeff_gen"
		    DialogParameters {
		    Coeffs		    "Coeffs"
		    n_bits		    "BitWidth"
		    latency		    "bram_latency"
		    BitWidth		    "BitWidth"
		    bram_latency	    "bram_latency"
		    }
		  }
		  BlockChoice		  "br_coeff_gen"
		  TemplateBlock		  "casper_library/FFTs/Twiddle/coeff_g"
"en/coeff_gen"
		  MemberBlocks		  "br_coeff_gen,static_coeff_gen"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "coeff_gen1"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "rst"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "br_coeff_gen"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/FFTs/Twiddle/coeff"
"_gen/br_coeff_gen"
		    SourceType		    "br_coeff_gen"
		    ShowPortLabels	    "on"
		    Coeffs		    "Coeffs"
		    StepPeriod		    "StepPeriod"
		    BitWidth		    "BitWidth"
		    bram_latency	    "bram_latency"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "w"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "rst"
		    SrcPort		    1
		    DstBlock		    "br_coeff_gen"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "br_coeff_gen"
		    SrcPort		    1
		    DstBlock		    "w"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_re"
		  Position		  [405, 13, 435, 27]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_im"
		  Position		  [405, 43, 435, 57]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_re"
		  Position		  [470, 153, 500, 167]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_im"
		  Position		  [470, 313, 500, 327]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [340, 393, 370, 407]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Convert3"
		  SrcPort		  1
		  DstBlock		  "AddSub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Convert2"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  2
		}
		Line {
		  Labels		  [2, 0]
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "AddSub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  DstBlock		  "AddSub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -130]
		    DstBlock		    "coeff_gen1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult3"
		  SrcPort		  1
		  DstBlock		  "Convert3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult1"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult2"
		  SrcPort		  1
		  DstBlock		  "Convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mult"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri2"
		  SrcPort		  1
		  Points		  [10, 0; 0, -40]
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "Mult"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "AddSub1"
		  SrcPort		  1
		  DstBlock		  "bw_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "AddSub"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "bw_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "a_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [0, 5]
		  DstBlock		  "a_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri3"
		  SrcPort		  1
		  Points		  [0, -5; 20, 0]
		  Branch {
		    DstBlock		    "Mult"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 180]
		    DstBlock		    "Mult3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri3"
		  SrcPort		  2
		  Points		  [15, 0; 0, 35]
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Mult2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mult1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri2"
		  SrcPort		  2
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Mult2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 60]
		    DstBlock		    "Mult3"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "c_to_ri3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "coeff_gen1"
		  SrcPort		  1
		  DstBlock		  "c_to_ri2"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle_stage_2"
	      Ports		      [3, 5]
	      Position		      [375, 20, 465, 100]
	      BackgroundColor	      "gray"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskPromptString	      "Size of FFT: (2^?)|Bit Width|Add Latenc"
"y|Mult Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskVarAliasString      ",,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;add_latency=@3;m"
"ult_latency=@4;bram_latency=@5;"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "5|18|3|4|4"
	      MaskTabNameString	      ",,,,"
	      System {
		Name			"twiddle_stage_2"
		Location		[68, 113, 765, 679]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [145, 28, 175, 42]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [15, 163, 45, 177]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [115, 328, 145, 342]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [235, 169, 285, 221]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "FFTSize - 1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [195, 15, 235, 55]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency + bram_l"
"atency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [160, 315, 200, 355]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [225, 315, 265, 355]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "mult_latency + add_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [165, 140, 205, 180]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay4"
		  Ports			  [1, 1]
		  Position		  [175, 219, 205, 251]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [390, 127, 415, 193]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency + add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [390, 217, 415, 283]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "mult_latency + add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Negate1"
		  Ports			  [1, 1]
		  Position		  [150, 258, 180, 282]
		  SourceBlock		  "xbsIndex_r3/Negate"
		  SourceType		  "Xilinx Negate Block"
		  precision		  "User Defined"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "bram_latency"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  use_core		  "on"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [300, 181, 345, 209]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri"
		  Ports			  [1, 2]
		  Position		  [265, 14, 305, 56]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag36"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "c_to_ri1"
		  Ports			  [1, 2]
		  Position		  [65, 149, 105, 191]
		  AttributesFormatString  "18_17 r/i"
		  UserDataPersistent	  on
		  UserData		  "DataTag37"
		  SourceBlock		  "casper_library/Misc/c_to_ri"
		  SourceType		  "c_to_ri"
		  ShowPortLabels	  "on"
		  n_bits		  "BitWidth"
		  bin_pt		  "BitWidth-1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_re"
		  Position		  [325, 13, 355, 27]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_im"
		  Position		  [325, 43, 355, 57]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_re"
		  Position		  [435, 153, 465, 167]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_im"
		  Position		  [435, 243, 465, 257]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [285, 328, 315, 342]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "c_to_ri1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "c_to_ri"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  1
		  DstBlock		  "a_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri"
		  SrcPort		  2
		  DstBlock		  "a_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  2
		  Points		  [10, 0; 0, 55]
		  DstBlock		  "Delay4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Negate1"
		  SrcPort		  1
		  DstBlock		  "Mux1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 35]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "c_to_ri1"
		  SrcPort		  1
		  Points		  [25, 0]
		  Branch {
		    DstBlock		    "Negate1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "bw_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "bw_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Delay2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -140]
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay4"
		  SrcPort		  1
		  Points		  [155, 0]
		  Branch {
		    Points		    [0, 15]
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		}
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "biplex_core"
	  Ports			  [4, 4]
	  Position		  [45, 155, 165, 250]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "FFTSize=3"
	  UserDataPersistent	  on
	  UserData		  "DataTag38"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "biplex_core"
	  MaskPromptString	  "Size of FFT: (2^? pnts)|Bitwidth: (Max Effi"
"ciency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mult L"
"atency|BRAM Latency"
	  MaskStyleString	  "edit,edit,popup(Truncate|Round  (unbiased: "
"+/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edit"
",edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;quantization=&3;over"
"flow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	  MaskInitialization	  "biplex_core_init(gcb,...\n    'FFTSize', FF"
"TSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantization,..."
"\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n    'mult"
"_latency', mult_latency,...\n    'bram_latency', bram_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|18|Truncate|Wrap|2|3|2"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "biplex_core"
	    Location		    [40, 173, 882, 476]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "pol1"
	      Position		      [15, 33, 45, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol2"
	      Position		      [15, 53, 45, 67]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 73, 45, 87]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [15, 143, 45, 157]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_stage_1"
	      Ports		      [4, 4]
	      Position		      [75, 27, 170, 113]
	      AttributesFormatString  "FFTSize=3, FFTStage=1, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag39"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "fft_stage_n"
	      MaskPromptString	      "Size of FFT: (2^? pnts)|Stage of FFT:|O"
"utput Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Maximum"
" Coefficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency"
"|Mult Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(Tru"
"ncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|S"
"aturate|Error),edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,,"
	      MaskVariables	      "FFTSize=@1;FFTStage=@2;BitWidth=@3;use_"
"bram=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_latency=@"
"9;mult_latency=@10;bram_latency=@11;"
	      MaskInitialization      "fft_stage_n_init(gcb,...\n    'FFTSize'"
", FFTSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,...\n  "
"  'use_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeffNum'"
", MaxCoeffNum,...\n    'quantization', quantization,...\n    'overflow', over"
"flow,...\n    'add_latency', add_latency,...\n    'mult_latency', mult_latenc"
"y,...\n    'bram_latency', bram_latency);\n    "
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|1|18|0|0|11|Truncate|Wrap|2|3|2"
	      MaskTabNameString	      ",,,,,,,,,,"
	      System {
		Name			"fft_stage_1"
		Location		[-22, 74, 849, 744]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  Position		  [140, 38, 170, 52]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  Position		  [80, 138, 110, 152]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 203, 45, 217]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [365, 283, 395, 297]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [75, 80, 115, 120]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "FFTSize-FFTStage+1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [175, 190, 215, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [250, 112, 275, 178]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [255, 12, 280, 78]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "on"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice"
		  Ports			  [1, 1]
		  Position		  [401, 225, 429, 270]
		  Orientation		  "up"
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "-(FFTStage - 1)"
		  base1			  "MSB of Input"
		  bit0			  "FFTStage - 1"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [135, 85, 170, 115]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "butterfly"
		  Ports			  [4, 4]
		  Position		  [430, 33, 530, 117]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "butterfly"
		    Location		    [2, 74, 998, 708]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [110, 143, 140, 157]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [110, 198, 140, 212]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [180, 348, 210, 362]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "shift"
		    Position		    [245, 18, 275, 32]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [315, 83, 360, 127]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [315, 148, 360, 192]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [315, 208, 360, 252]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [315, 268, 360, 312]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "on"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [680, 25, 720, 65]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [675, 265, 715, 305]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [665, 505, 705, 545]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [660, 745, 700, 785]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [230, 332, 275, 378]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2 * add_latency + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [330, 12, 350, 38]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Inverter"
		    Ports		    [1, 1]
		    Position		    [745, 698, 795, 732]
		    SourceBlock		    "xbsIndex_r3/Inverter"
		    SourceType		    "Xilinx Inverter"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [4, 1]
		    Position		    [845, 799, 890, 841]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "4"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "on"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [780, 93, 825, 137]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical10"
		    Ports		    [2, 1]
		    Position		    [760, 813, 805, 857]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical11"
		    Ports		    [2, 1]
		    Position		    [685, 863, 730, 907]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical12"
		    Ports		    [2, 1]
		    Position		    [685, 803, 730, 847]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical13"
		    Ports		    [2, 1]
		    Position		    [915, 788, 960, 832]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [705, 143, 750, 187]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [705, 83, 750, 127]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [775, 333, 820, 377]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [700, 383, 745, 427]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [700, 323, 745, 367]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [765, 573, 810, 617]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "OR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical8"
		    Ports		    [2, 1]
		    Position		    [690, 623, 735, 667]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "NOR"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical9"
		    Ports		    [2, 1]
		    Position		    [690, 563, 735, 607]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "AND"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    align_bp		    "off"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [560, 12, 585, 78]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [555, 252, 580, 318]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [545, 492, 570, 558]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [540, 732, 565, 798]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale"
		    Ports		    [1, 1]
		    Position		    [470, 57, 525, 113]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale1"
		    Ports		    [1, 1]
		    Position		    [475, 297, 530, 353]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale2"
		    Ports		    [1, 1]
		    Position		    [465, 537, 520, 593]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Scale3"
		    Ports		    [1, 1]
		    Position		    [460, 777, 515, 833]
		    SourceBlock		    "xbsIndex_r3/Scale"
		    SourceType		    "Xilinx Scaling Block"
		    scale_factor	    "-1"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [620, 68, 655, 82]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice10"
		    Ports		    [1, 1]
		    Position		    [605, 578, 640, 592]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice13"
		    Ports		    [1, 1]
		    Position		    [600, 788, 635, 802]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice14"
		    Ports		    [1, 1]
		    Position		    [600, 818, 635, 832]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [620, 98, 655, 112]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice5"
		    Ports		    [1, 1]
		    Position		    [615, 308, 650, 322]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice6"
		    Ports		    [1, 1]
		    Position		    [615, 338, 650, 352]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice9"
		    Ports		    [1, 1]
		    Position		    [605, 548, 640, 562]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "on"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [165, 129, 205, 171]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [165, 184, 205, 226]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "c_to_ri1"
		    Location		    [567, 176, 837, 310]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "c"
		    Position		    [20, 63, 50, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [150, 29, 190, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [150, 79, 190, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Signed  (2's comp)"
		    force_bin_pt	    "on"
		    bin_pt		    "BitWidth - 1"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice"
		    Ports		    [1, 1]
		    Position		    [80, 31, 125, 59]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [80, 81, 125, 109]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "BitWidth"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "re"
		    Position		    [215, 38, 245, 52]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "im"
		    Position		    [215, 88, 245, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Slice"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    DstBlock		    "re"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    DstBlock		    "im"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "Slice"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [875, 34, 915, 76]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [860, 514, 900, 556]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+bw"
		    Position		    [935, 48, 965, 62]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-bw"
		    Position		    [920, 528, 950, 542]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "of"
		    Position		    [980, 803, 1010, 817]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [305, 348, 335, 362]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Inverter"
		    SrcPort		    1
		    Points		    [100, 0]
		    DstBlock		    "Logical13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical13"
		    SrcPort		    1
		    DstBlock		    "of"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "Logical13"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    Points		    [170, 0]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 240]
		    Branch {
		    Points		    [0, 210]
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [0, 230]
		    DstBlock		    "Logical"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    Points		    [25, 0; 0, 475; 30, 0]
		    Branch {
		    Points		    [0, 40]
		    DstBlock		    "Scale3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical10"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "Logical11"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical10"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical12"
		    SrcPort		    1
		    DstBlock		    "Logical10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice14"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical11"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice13"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale3"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice13"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice14"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 295; 30, 0]
		    Branch {
		    DstBlock		    "Scale2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical8"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical9"
		    SrcPort		    1
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice10"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical9"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice9"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical8"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical9"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale2"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice9"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice10"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [0, 460]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [5, 0; 0, -40]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice6"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice5"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [140, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Scale1"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [10, 0]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [5, 0; 0, 20]
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Scale"
		    SrcPort		    1
		    Points		    [15, 0]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0; 10, 0]
		    Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "shift"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, 115]
		    Branch {
		    DstBlock		    "Scale1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    Points		    [25, 0; 0, -60; 65, 0]
		    Branch {
		    DstBlock		    "Scale"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    DstBlock		    "a+bw"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [5, 0; 0, 15]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [5, 0; 0, 10]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -10]
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [5, 0; 0, -15]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_b"
		  Ports			  [1, 1]
		  Position		  [340, 25, 385, 65]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		  }
		  BlockChoice		  "delay_slr"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "delay_b"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay_f"
		  Ports			  [1, 1]
		  Position		  [130, 125, 175, 165]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		  }
		  BlockChoice		  "delay_slr"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "delay_f"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(FFTSize-FFTStage)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [340, 189, 380, 231]
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(FFTSize - FFTStage)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  Position		  [595, 23, 625, 37]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  Position		  [595, 58, 625, 72]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [595, 93, 625, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [595, 123, 625, 137]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "butterfly"
		  SrcPort		  4
		  Points		  [10, 0; 0, 25]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly"
		  SrcPort		  1
		  Points		  [20, 0; 0, -15]
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly"
		  SrcPort		  2
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly"
		  SrcPort		  3
		  Points		  [45, 0]
		  DstBlock		  "of"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice"
		  SrcPort		  1
		  DstBlock		  "butterfly"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  Points		  [20, 0; 0, -125]
		  DstBlock		  "butterfly"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "delay_b"
		  SrcPort		  1
		  DstBlock		  "butterfly"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  DstBlock		  "delay_f"
		  DstPort		  1
		}
		Line {
		  Labels		  [2, 0]
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  Points		  [0, 0; 40, 0]
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "delay_f"
		  SrcPort		  1
		  Points		  [50, 0]
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -80]
		    DstBlock		    "Mux1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "delay_b"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [115, 0; 0, -80]
		  DstBlock		  "butterfly"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0; 10, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Slice"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fft_stage_2"
	      Ports		      [5, 4]
	      Position		      [220, 27, 315, 113]
	      AttributesFormatString  "FFTSize=3, FFTStage=2, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag40"
	      SourceBlock	      "casper_library/FFTs/fft_stage_n"
	      SourceType	      "fft_stage_n"
	      ShowPortLabels	      "on"
	      FFTSize		      "3"
	      FFTStage		      "2"
	      BitWidth		      "18"
	      use_bram		      "0"
	      CoeffBram		      "0"
	      MaxCoeffNum	      "11"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fft_stage_3"
	      Ports		      [5, 4]
	      Position		      [330, 27, 425, 113]
	      AttributesFormatString  "FFTSize=3, FFTStage=3, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag41"
	      SourceBlock	      "casper_library/FFTs/fft_stage_n"
	      SourceType	      "fft_stage_n"
	      ShowPortLabels	      "on"
	      FFTSize		      "3"
	      FFTStage		      "3"
	      BitWidth		      "18"
	      use_bram		      "0"
	      CoeffBram		      "0"
	      MaxCoeffNum	      "11"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [440, 33, 470, 47]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      Position		      [440, 53, 470, 67]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [440, 73, 470, 87]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [440, 93, 470, 107]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "fft_stage_1"
	      SrcPort		      1
	      DstBlock		      "fft_stage_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_stage_1"
	      SrcPort		      2
	      DstBlock		      "fft_stage_2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_stage_1"
	      SrcPort		      3
	      DstBlock		      "fft_stage_2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_stage_1"
	      SrcPort		      4
	      DstBlock		      "fft_stage_2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"fft_stage_2"
		DstPort			5
	      }
	      Branch {
		DstBlock		"fft_stage_3"
		DstPort			5
	      }
	      Branch {
		DstBlock		"fft_stage_1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "fft_stage_2"
	      SrcPort		      1
	      DstBlock		      "fft_stage_3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_stage_2"
	      SrcPort		      2
	      DstBlock		      "fft_stage_3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_stage_2"
	      SrcPort		      3
	      DstBlock		      "fft_stage_3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_stage_2"
	      SrcPort		      4
	      DstBlock		      "fft_stage_3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1"
	      SrcPort		      1
	      DstBlock		      "fft_stage_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2"
	      SrcPort		      1
	      DstBlock		      "fft_stage_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "fft_stage_1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_stage_3"
	      SrcPort		      1
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_stage_3"
	      SrcPort		      2
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_stage_3"
	      SrcPort		      3
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_stage_3"
	      SrcPort		      4
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "butterfly_direct"
	  Ports			  [4, 4]
	  Position		  [375, 273, 475, 357]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "FFTSize=6, Coeffs=[0  1  2  3],\n StepPerio"
"d=4, BitWidth=18"
	  UserDataPersistent	  on
	  UserData		  "DataTag42"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "butterfly_direct"
	  MaskPromptString	  "Size of FFT: (2^?)|Coefficients: (0 to 2^(F"
"FTSize-1)-1)|Coefficient Step Period: (2^?)|Output Bitwidth:|Add Latency|Mult"
" Latency|BRAM Latency|Store Coefficients in BRAM|Quantization Behavior|Overfl"
"ow Behavior"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit,pop"
"up(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup("
"Wrap|Saturate|Error)"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,"
	  MaskVariables		  "FFTSize=@1;Coeffs=@2;StepPeriod=@3;BitWidth"
"=@4;add_latency=@5;mult_latency=@6;bram_latency=@7;use_bram=@8;quantization=&"
"9;overflow=&10;"
	  MaskInitialization	  "butterfly_direct_init(gcb,...\n            "
"  'FFTSize', FFTSize,...\n              'Coeffs', Coeffs,...\n              '"
"StepPeriod', StepPeriod,...\n              'BitWidth', BitWidth,...\n        "
"      'add_latency', add_latency,...\n              'mult_latency', mult_late"
"ncy,...\n              'bram_latency', bram_latency,...\n              'use_b"
"ram',use_bram,...\n              'quantization',quantization,...\n           "
"   'overflow',overflow);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "6|[0 1 2 3]|4|18|4|5|6|1|Truncate|Wrap"
	  MaskTabNameString	  ",,,,,,,,,"
	  System {
	    Name		    "butterfly_direct"
	    Location		    [0, 74, 996, 728]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [20, 153, 50, 167]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [40, 178, 70, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 203, 45, 217]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [245, 18, 275, 32]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [315, 83, 360, 127]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub1"
	      Ports		      [2, 1]
	      Position		      [315, 148, 360, 192]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub2"
	      Ports		      [2, 1]
	      Position		      [315, 208, 360, 252]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub3"
	      Ports		      [2, 1]
	      Position		      [315, 268, 360, 312]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Subtraction"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      use_core		      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [680, 25, 720, 65]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [675, 265, 715, 305]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [665, 505, 705, 545]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [660, 745, 700, 785]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      inserted_by_tool	      "off"
	      pipeline		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [230, 332, 275, 378]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2 * add_latency + 1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay3"
	      Ports		      [1, 1]
	      Position		      [330, 12, 350, 38]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [745, 703, 795, 737]
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [4, 1]
	      Position		      [845, 814, 890, 856]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [780, 108, 825, 152]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical10"
	      Ports		      [2, 1]
	      Position		      [760, 828, 805, 872]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical11"
	      Ports		      [4, 1]
	      Position		      [685, 918, 730, 962]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "NOR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical12"
	      Ports		      [4, 1]
	      Position		      [685, 818, 730, 862]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical13"
	      Ports		      [2, 1]
	      Position		      [910, 803, 955, 847]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [4, 1]
	      Position		      [705, 198, 750, 242]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "NOR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [4, 1]
	      Position		      [705, 98, 750, 142]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [775, 348, 820, 392]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [4, 1]
	      Position		      [700, 438, 745, 482]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "NOR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical6"
	      Ports		      [4, 1]
	      Position		      [700, 338, 745, 382]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      Ports		      [2, 1]
	      Position		      [765, 588, 810, 632]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical8"
	      Ports		      [4, 1]
	      Position		      [690, 648, 735, 692]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "NOR"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical9"
	      Ports		      [4, 1]
	      Position		      [690, 578, 735, 622]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "4"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "off"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [560, 12, 585, 78]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [555, 252, 580, 318]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [545, 492, 570, 558]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux3"
	      Ports		      [3, 1]
	      Position		      [540, 732, 565, 798]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Scale"
	      Ports		      [1, 1]
	      Position		      [470, 57, 525, 113]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "-1"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Scale1"
	      Ports		      [1, 1]
	      Position		      [475, 297, 530, 353]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "-1"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Scale2"
	      Ports		      [1, 1]
	      Position		      [465, 537, 520, 593]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "-1"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Scale3"
	      Ports		      [1, 1]
	      Position		      [460, 777, 515, 833]
	      SourceBlock	      "xbsIndex_r3/Scale"
	      SourceType	      "Xilinx Scaling Block"
	      scale_factor	      "-1"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [620, 68, 655, 82]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice10"
	      Ports		      [1, 1]
	      Position		      [605, 578, 640, 592]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice11"
	      Ports		      [1, 1]
	      Position		      [605, 608, 640, 622]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice12"
	      Ports		      [1, 1]
	      Position		      [605, 638, 640, 652]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice13"
	      Ports		      [1, 1]
	      Position		      [600, 788, 635, 802]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice14"
	      Ports		      [1, 1]
	      Position		      [600, 818, 635, 832]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice15"
	      Ports		      [1, 1]
	      Position		      [600, 848, 635, 862]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice16"
	      Ports		      [1, 1]
	      Position		      [600, 878, 635, 892]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [620, 98, 655, 112]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [620, 128, 655, 142]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice4"
	      Ports		      [1, 1]
	      Position		      [620, 158, 655, 172]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice5"
	      Ports		      [1, 1]
	      Position		      [615, 308, 650, 322]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [615, 338, 650, 352]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-1"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice7"
	      Ports		      [1, 1]
	      Position		      [615, 368, 650, 382]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-2"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice8"
	      Ports		      [1, 1]
	      Position		      [615, 398, 650, 412]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-3"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice9"
	      Ports		      [1, 1]
	      Position		      [605, 548, 640, 562]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [875, 34, 915, 76]
	      UserDataPersistent      on
	      UserData		      "DataTag43"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [860, 514, 900, 556]
	      UserDataPersistent      on
	      UserData		      "DataTag44"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "twiddle"
	      Ports		      [3, 5]
	      Position		      [115, 145, 205, 225]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"twiddle_general_3mult"
		DialogParameters {
		  Coeffs		  "[1+0i           6.1232e-017-1i     "
"          0.70711-0.70711i        -0.70711-0.70711i    ]"
		  StepPeriod		  "4"
		  BitWidth		  "18"
		  add_latency		  "4"
		  mult_latency		  "5"
		  bram_latency		  "6"
		}
		BlockName		"twiddle_general_3mult/coeff_gen"
		DialogParameters {
		  BlockChoice		  "br_coeff_gen"
		}
		BlockName		"twiddle_general_3mult/coeff_gen/br_co"
"eff_gen"
		DialogParameters {
		  Coeffs		  "[1 2 3 4 5 6 7]"
		  StepPeriod		  "4"
		  BitWidth		  "10"
		  bram_latency		  "6"
		}
		BlockName		"twiddle_general_3mult/coeff_gen/br_co"
"eff_gen/ROM"
		DialogParameters {
		  distributed_mem	  "off"
		}
		BlockName		"twiddle_general_3mult/coeff_gen/br_co"
"eff_gen/ROM1"
		DialogParameters {
		  distributed_mem	  "off"
		}
	      }
	      BlockChoice	      "twiddle_general_3mult"
	      TemplateBlock	      "casper_library/FFTs/Twiddle/twiddle"
	      MemberBlocks	      "twiddle_coeff_0,twiddle_coeff_1,twiddle"
"_general_3mult,twiddle_general_4mult,twiddle_stage_2"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"twiddle"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "a"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "b"
		  Position		  [20, 80, 40, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [20, 120, 40, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "twiddle_general_3mult"
		  Ports			  [3, 5]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/FFTs/Twiddle/twiddle"
"_general_3mult"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  Coeffs		  "[1+0i           6.1232e-017-1i     "
"          0.70711-0.70711i        -0.70711-0.70711i    ]"
		  StepPeriod		  "4"
		  BitWidth		  "18"
		  add_latency		  "4"
		  mult_latency		  "5"
		  bram_latency		  "6"
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_re"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "a_im"
		  Position		  [200, 80, 220, 100]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_re"
		  Position		  [200, 120, 220, 140]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "bw_im"
		  Position		  [200, 160, 220, 180]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [200, 200, 220, 220]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "a"
		  SrcPort		  1
		  DstBlock		  "twiddle_general_3mult"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "b"
		  SrcPort		  1
		  DstBlock		  "twiddle_general_3mult"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "twiddle_general_3mult"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "twiddle_general_3mult"
		  SrcPort		  1
		  DstBlock		  "a_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_general_3mult"
		  SrcPort		  2
		  DstBlock		  "a_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_general_3mult"
		  SrcPort		  3
		  DstBlock		  "bw_re"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_general_3mult"
		  SrcPort		  4
		  DstBlock		  "bw_im"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "twiddle_general_3mult"
		  SrcPort		  5
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a+bw"
	      Position		      [935, 48, 965, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a-bw"
	      Position		      [920, 528, 950, 542]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [975, 818, 1005, 832]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [305, 348, 335, 362]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "twiddle"
	      SrcPort		      5
	      Points		      [5, 0]
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "twiddle"
	      SrcPort		      4
	      Points		      [5, 0]
	      Branch {
		DstBlock		"AddSub3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"AddSub1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "twiddle"
	      SrcPort		      3
	      Points		      [5, 0]
	      Branch {
		DstBlock		"AddSub2"
		DstPort			2
	      }
	      Branch {
		DstBlock		"AddSub"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "twiddle"
	      SrcPort		      2
	      Points		      [5, 0]
	      Branch {
		DstBlock		"AddSub3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "twiddle"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"AddSub2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "twiddle"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "twiddle"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "twiddle"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "a+bw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      DstBlock		      "a-bw"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      Points		      [25, 0; 0, -60; 65, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Scale"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "AddSub1"
	      SrcPort		      1
	      Points		      [95, 0; 0, 115]
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Scale1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      DstBlock		      "Delay3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Convert"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice4"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Scale"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      Branch {
		Points			[25, 0]
		DstBlock		"Logical3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[20, 0]
		DstBlock		"Logical3"
		DstPort			2
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[15, 0]
		DstBlock		"Logical3"
		DstPort			3
	      }
	      Branch {
		Points			[0, 90]
		DstBlock		"Logical2"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Slice4"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[10, 0]
		DstBlock		"Logical3"
		DstPort			4
	      }
	      Branch {
		Points			[0, 70]
		DstBlock		"Logical2"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      Points		      [5, 0; 0, -80]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Convert1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice5"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice7"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Scale1"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [140, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice5"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      Branch {
		Points			[25, 0]
		DstBlock		"Logical6"
		DstPort			1
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[20, 0]
		DstBlock		"Logical6"
		DstPort			2
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical5"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice7"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "Logical6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice8"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[5, 0]
		Branch {
		  Points		  [10, 0]
		  DstBlock		  "Logical6"
		  DstPort		  4
		}
		Branch {
		  Points		  [0, 70]
		  DstBlock		  "Logical5"
		  DstPort		  4
		}
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Logical5"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Logical6"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      Points		      [5, 0; 0, -80]
	      DstBlock		      "Logical4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      Points		      [0, 460]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Convert2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice9"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "Slice10"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice11"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice12"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Scale2"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice9"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      Branch {
		Points			[25, 0]
		DstBlock		"Logical9"
		DstPort			1
	      }
	      Branch {
		Points			[0, 80]
		DstBlock		"Logical8"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice10"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[20, 0]
		DstBlock		"Logical9"
		DstPort			2
	      }
	      Branch {
		Points			[0, 80]
		DstBlock		"Logical8"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice11"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[15, 0]
		DstBlock		"Logical9"
		DstPort			3
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Logical8"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Slice12"
	      SrcPort		      1
	      Points		      [0, 0; 20, 0]
	      Branch {
		Points			[10, 0]
		DstBlock		"Logical9"
		DstPort			4
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Logical8"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "Logical9"
	      SrcPort		      1
	      DstBlock		      "Logical7"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical8"
	      SrcPort		      1
	      Points		      [0, -50]
	      DstBlock		      "Logical7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AddSub2"
	      SrcPort		      1
	      Points		      [55, 0; 0, 295; 30, 0]
	      Branch {
		DstBlock		"Mux2"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Scale2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Convert3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Slice13"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "Slice14"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 30]
		    Branch {
		    DstBlock		    "Slice15"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Slice16"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Scale3"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Mux3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [140, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice13"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      Branch {
		Points			[25, 0]
		DstBlock		"Logical12"
		DstPort			1
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical11"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice14"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[20, 0]
		DstBlock		"Logical12"
		DstPort			2
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"Logical11"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice15"
	      SrcPort		      1
	      Points		      [30, 0]
	      DstBlock		      "Logical12"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice16"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[5, 0]
		Branch {
		  Points		  [10, 0]
		  DstBlock		  "Logical12"
		  DstPort		  4
		}
		Branch {
		  Points		  [0, 70]
		  DstBlock		  "Logical11"
		  DstPort		  4
		}
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Logical11"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Logical12"
	      SrcPort		      1
	      DstBlock		      "Logical10"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical11"
	      SrcPort		      1
	      Points		      [5, 0; 0, -80]
	      DstBlock		      "Logical10"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical10"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "AddSub3"
	      SrcPort		      1
	      Points		      [25, 0; 0, 475; 30, 0]
	      Branch {
		DstBlock		"Mux3"
		DstPort			2
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"Scale3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      Points		      [0, 230]
	      DstBlock		      "Logical"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Delay3"
	      SrcPort		      1
	      Points		      [170, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, 240]
		Branch {
		  DstBlock		  "Mux1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 240]
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 215]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		    }
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Logical13"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical13"
	      SrcPort		      1
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [95, 0]
	      DstBlock		      "Logical13"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft"
	  Ports			  [6, 5]
	  Position		  [500, 29, 655, 161]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "FFTSize=5, n_inputs=2"
	  UserDataPersistent	  on
	  UserData		  "DataTag45"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "fft"
	  MaskPromptString	  "Size of FFT: (2^?)|Bit Width|Number of Simu"
"ltaneous Inputs: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbia"
"sed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit"
",edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;n_inputs=@3;quantiza"
"tion=&4;overflow=&5;add_latency=@6;mult_latency=@7;bram_latency=@8;"
	  MaskInitialization	  "fft_init(gcb,...\n    'FFTSize', FFTSize,.."
".\n    'BitWidth', BitWidth,...\n    'n_inputs', n_inputs,...\n    'quantizat"
"ion', quantization,...\n    'overflow', overflow,...\n    'add_latency', add_"
"latency,...\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_l"
"atency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|18|2|Truncate|Wrap|2|3|2"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "fft"
	    Location		    [-8, 74, 988, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 17, 60, 33]
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [30, 47, 60, 63]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in0"
	      Position		      [30, 102, 60, 118]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [30, 202, 60, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [30, 302, 60, 318]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in3"
	      Position		      [30, 402, 60, 418]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fft_biplex0"
	      Ports		      [4, 4]
	      Position		      [100, 100, 220, 220]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=3, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag46"
	      SourceBlock	      "casper_library/FFTs/fft_biplex"
	      SourceType	      "fft_biplex"
	      ShowPortLabels	      "on"
	      FFTSize		      "3"
	      BitWidth		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fft_biplex1"
	      Ports		      [4, 4]
	      Position		      [100, 300, 220, 420]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=3, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag47"
	      SourceBlock	      "casper_library/FFTs/fft_biplex"
	      SourceType	      "fft_biplex"
	      ShowPortLabels	      "on"
	      FFTSize		      "3"
	      BitWidth		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fft_direct"
	      Ports		      [6, 5]
	      Position		      [400, 15, 520, 135]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=2"
	      UserDataPersistent      on
	      UserData		      "DataTag48"
	      SourceBlock	      "casper_library/FFTs/fft_direct"
	      SourceType	      "fft_direct"
	      ShowPortLabels	      "on"
	      FFTSize		      "2"
	      BitWidth		      "18"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      MapTail		      "1"
	      LargerFFTSize	      "5"
	      StartStage	      "4"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "fft_unscrambler"
	      Ports		      [5, 5]
	      Position		      [550, 15, 670, 135]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=5, n_inputs=2"
	      UserDataPersistent      on
	      UserData		      "DataTag49"
	      SourceBlock	      "casper_library/FFTs/fft_unscrambler"
	      SourceType	      "fft_unscrambler"
	      ShowPortLabels	      "on"
	      FFTSize		      "5"
	      n_inputs		      "2"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice"
	      Ports		      [1, 1]
	      Position		      [100, 17, 130, 33]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "3"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [700, 17, 730, 33]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out0"
	      Position		      [700, 102, 730, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [700, 202, 730, 218]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      Position		      [700, 302, 730, 318]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out3"
	      Position		      [700, 402, 730, 418]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in0"
	      SrcPort		      1
	      DstBlock		      "fft_biplex0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      DstBlock		      "fft_biplex0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"fft_biplex0"
		DstPort			4
	      }
	      Branch {
		DstBlock		"fft_biplex1"
		DstPort			4
	      }
	      Branch {
		DstBlock		"slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"fft_biplex0"
		DstPort			3
	      }
	      Branch {
		DstBlock		"fft_biplex1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "fft_biplex1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in3"
	      SrcPort		      1
	      DstBlock		      "fft_biplex1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "slice"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_biplex0"
	      SrcPort		      4
	      DstBlock		      "fft_direct"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_biplex0"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_biplex0"
	      SrcPort		      2
	      DstBlock		      "fft_direct"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fft_biplex1"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fft_biplex1"
	      SrcPort		      2
	      DstBlock		      "fft_direct"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      1
	      DstBlock		      "fft_unscrambler"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      2
	      DstBlock		      "fft_unscrambler"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      2
	      DstBlock		      "out0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      3
	      DstBlock		      "fft_unscrambler"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      3
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      4
	      DstBlock		      "fft_unscrambler"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      4
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      5
	      DstBlock		      "fft_unscrambler"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      5
	      DstBlock		      "out3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_biplex"
	  Ports			  [4, 4]
	  Position		  [45, 15, 170, 110]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "FFTSize=3, BitWidth=18"
	  UserDataPersistent	  on
	  UserData		  "DataTag50"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "fft_biplex"
	  MaskPromptString	  "Size of FFT: (2^? pnts)|Bitwidth: (Max Effi"
"ciency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mult L"
"atency|BRAM Latency"
	  MaskStyleString	  "edit,edit,popup(Truncate|Round  (unbiased: "
"+/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edit"
",edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;quantization=&3;over"
"flow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	  MaskInitialization	  "fft_biplex_init(gcb,...\n    'FFTSize', FFT"
"Size,...\n    'BitWidth', BitWidth,...\n    'quantization', quantization,..."
"\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n    'mult"
"_latency', mult_latency,...\n    'bram_latency', bram_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|18|Truncate|Wrap|2|3|2"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "fft_biplex"
	    Location		    [109, 84, 959, 492]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "pol1"
	      Position		      [15, 33, 45, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol2"
	      Position		      [15, 58, 45, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 83, 45, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [15, 108, 45, 122]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "biplex_core"
	      Ports		      [4, 4]
	      Position		      [75, 30, 195, 125]
	      AttributesFormatString  "FFTSize=3"
	      UserDataPersistent      on
	      UserData		      "DataTag51"
	      SourceBlock	      "casper_library/FFTs/biplex_core"
	      SourceType	      "biplex_core"
	      ShowPortLabels	      "on"
	      FFTSize		      "3"
	      BitWidth		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "biplex_cplx_unscrambler"
	      Ports		      [3, 3]
	      Position		      [285, 24, 380, 126]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskPromptString	      "Size of FFT: (2^? pnts)|BRAM Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "FFTSize=@1;bram_latency=@2;"
	      MaskInitialization      "blk = gcb;\nmap = bit_reverse(0:2^(FFTS"
"ize-1)-1, FFTSize-1);\nset_param([blk,'/reorder'],'map',mat2str([map,map+2^(F"
"FTSize-1)]));\nset_param([blk,'/reorder'],'bram_latency', num2str(bram_latenc"
"y));\nset_param([blk,'/reorder1'],'map',mat2str([map+2^(FFTSize-1),map]));\ns"
"et_param([blk,'/reorder1'],'bram_latency', num2str(bram_latency));"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|2"
	      MaskTabNameString	      ","
	      System {
		Name			"biplex_cplx_unscrambler"
		Location		[-13, 74, 1003, 796]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "even"
		  Position		  [25, 148, 55, 162]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "odd"
		  Position		  [25, 173, 55, 187]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [25, 123, 55, 137]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [285, 230, 325, 250]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [100, 31, 135, 49]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^(FFTSize-1)"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [560, 16, 595, 34]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^(FFTSize-1)"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert"
		  Ports			  [1, 1]
		  Position		  [220, 66, 245, 94]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Convert1"
		  Ports			  [1, 1]
		  Position		  [675, 56, 700, 84]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Unsigned"
		  n_bits		  "1"
		  bin_pt		  "0"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [100, 72, 135, 108]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter1"
		  Ports			  [1, 1]
		  Position		  [565, 62, 600, 98]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [155, 58, 200, 102]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [620, 48, 665, 92]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a<=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "barrel_switcher"
		  Ports			  [4, 3]
		  Position		  [270, 87, 365, 198]
		  AttributesFormatString  "n_inputs=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag52"
		  SourceBlock		  "casper_library/Reorder/barrel_switc"
"her"
		  SourceType		  "barrel_switcher"
		  ShowPortLabels	  "on"
		  n_inputs		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "barrel_switcher1"
		  Ports			  [4, 3]
		  Position		  [720, 77, 815, 188]
		  AttributesFormatString  "n_inputs=1"
		  UserDataPersistent	  on
		  UserData		  "DataTag53"
		  SourceBlock		  "casper_library/Reorder/barrel_switc"
"her"
		  SourceType		  "barrel_switcher"
		  ShowPortLabels	  "on"
		  n_inputs		  "1"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder"
		  Ports			  [3, 3]
		  Position		  [410, 84, 505, 156]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag54"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0 2 1 3 4 6 5 7]|1|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0 2 1 3 4 6 5 7]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder1"
		  Ports			  [3, 3]
		  Position		  [415, 189, 510, 261]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag55"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[4 6 5 7 0 2 1 3]|1|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder1"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[4 6 5 7 0 2 1 3]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1"
		  Position		  [875, 128, 905, 142]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2"
		  Position		  [875, 163, 905, 177]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [875, 93, 905, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, -15]
		    DstBlock		    "reorder"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 90]
		    DstBlock		    "reorder1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  2
		  DstBlock		  "reorder"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  3
		  Points		  [5, 0; 0, 70]
		  DstBlock		  "reorder1"
		  DstPort		  3
		}
		Line {
		  Labels		  [1, 0]
		  SrcBlock		  "reorder"
		  SrcPort		  1
		  Points		  [40, 0]
		  Branch {
		    Points		    [0, 25]
		    DstBlock		    "barrel_switcher1"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  3
		  DstBlock		  "barrel_switcher1"
		  DstPort		  3
		}
		Line {
		  Labels		  [2, 0]
		  SrcBlock		  "reorder1"
		  SrcPort		  3
		  Points		  [35, 0; 0, -80]
		  DstBlock		  "barrel_switcher1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "even"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "odd"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "barrel_switcher1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "barrel_switcher1"
		  SrcPort		  2
		  Points		  [0, 0]
		  DstBlock		  "pol1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "barrel_switcher1"
		  SrcPort		  3
		  Points		  [0, 0]
		  DstBlock		  "pol2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0; 25, 0]
		  Branch {
		    DstBlock		    "barrel_switcher"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [70, 0; 0, -15]
		  Branch {
		    Points		    [-5, 0]
		    DstBlock		    "reorder"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "reorder1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter1"
		  SrcPort		  1
		  DstBlock		  "Relational1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  DstBlock		  "Convert"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  DstBlock		  "Convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert1"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Convert"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "barrel_switcher"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out"
	      Position		      [425, 33, 455, 47]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol2_out"
	      Position		      [425, 68, 455, 82]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [220, 83, 250, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [425, 103, 455, 117]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      3
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_cplx_unscrambler"
	      SrcPort		      1
	      DstBlock		      "pol1_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol2"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      1
	      DstBlock		      "biplex_cplx_unscrambler"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      2
	      Points		      [35, 0; 0, 10]
	      DstBlock		      "biplex_cplx_unscrambler"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      4
	      Points		      [50, 0; 0, -5]
	      DstBlock		      "biplex_cplx_unscrambler"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "biplex_cplx_unscrambler"
	      SrcPort		      2
	      DstBlock		      "pol2_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_cplx_unscrambler"
	      SrcPort		      3
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_biplex_real_2x"
	  Ports			  [6, 4]
	  Position		  [205, 153, 330, 252]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "FFTSize=4, BitWidth=18"
	  UserDataPersistent	  on
	  UserData		  "DataTag56"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "fft_biplex_real_2x"
	  MaskPromptString	  "Size of FFT: (2^? pnts)|Bitwidth: (Max Effi"
"ciency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mult L"
"atency|BRAM Latency"
	  MaskStyleString	  "edit,edit,popup(Truncate|Round  (unbiased: "
"+/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edit"
",edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;quantization=&3;over"
"flow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	  MaskInitialization	  "fft_biplex_real_2x_init(gcb,...\n    'FFTSi"
"ze', FFTSize, ...\n    'BitWidth', BitWidth, ...\n    'quantization', quantiz"
"ation, ...\n    'overflow', overflow,...\n    'add_latency', add_latency,..."
"\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_latency);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|18|Truncate|Saturate|2|3|2"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "fft_biplex_real_2x"
	    Location		    [135, 193, 985, 649]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "pol1"
	      Position		      [15, 33, 45, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol2"
	      Position		      [15, 63, 45, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol3"
	      Position		      [15, 93, 45, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol4"
	      Position		      [15, 123, 45, 137]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 153, 45, 167]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [15, 178, 45, 192]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bi_real_unscr_2x"
	      Ports		      [3, 3]
	      Position		      [350, 107, 435, 193]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskPromptString	      "Size of FFT (2^?):|Sample Bit Width|Add"
" Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on"
	      MaskCallbackString      "|||"
	      MaskEnableString	      "on,on,on,on"
	      MaskVisibilityString    "on,on,on,on"
	      MaskToolTipString	      "on,on,on,on"
	      MaskVarAliasString      ",,,"
	      MaskVariables	      "FFTSize=@1;n_bits=@2;add_latency=@3;bra"
"m_latency=@4;"
	      MaskInitialization      "blk = gcb;\n\nset_param([blk,'/reorder'"
"],'map', mat2str(bit_reverse(0:2^(FFTSize-1)-1, FFTSize-1)));\nset_param([blk"
",'/reorder'],'bram_latency', num2str(bram_latency));\nset_param([blk,'/reorde"
"r1'],'map', mat2str(bit_reverse(2^(FFTSize-1)-1:-1:0, FFTSize-1)));\nset_para"
"m([blk,'/reorder1'],'bram_latency', num2str(bram_latency));"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "FFTSize|BitWidth|add_latency|bram_laten"
"cy"
	      MaskTabNameString	      ",,,"
	      System {
		Name			"bi_real_unscr_2x"
		Location		[127, 128, 692, 406]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "even"
		  Position		  [50, 133, 80, 147]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "odd"
		  Position		  [45, 223, 75, 237]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 93, 65, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [25, 185, 65, 205]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [225, 51, 260, 69]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "FFTSize-1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [225, 82, 260, 118]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "FFTSize-1"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [265, 199, 295, 231]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay8"
		  Ports			  [1, 1]
		  Position		  [440, 22, 485, 68]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "add_latency * 2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [360, 182, 385, 248]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [290, 68, 335, 112]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "complex_addsub"
		  Ports			  [2, 2]
		  Position		  [410, 191, 485, 224]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "complex_addsub"
		    Location		    [409, 324, 993, 681]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "a"
		    Position		    [25, 43, 55, 57]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "b"
		    Position		    [25, 138, 55, 152]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub"
		    Ports		    [2, 1]
		    Position		    [175, 25, 225, 80]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub1"
		    Ports		    [2, 1]
		    Position		    [175, 95, 225, 150]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub2"
		    Ports		    [2, 1]
		    Position		    [175, 170, 225, 225]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Subtraction"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "AddSub3"
		    Ports		    [2, 1]
		    Position		    [175, 240, 225, 295]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "on"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert"
		    Ports		    [1, 1]
		    Position		    [305, 40, 350, 70]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits"
		    bin_pt		    "n_bits - 1"
		    quantization	    "Round  (unbiased: Even Values)"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert1"
		    Ports		    [1, 1]
		    Position		    [305, 110, 350, 140]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits"
		    bin_pt		    "n_bits - 1"
		    quantization	    "Round  (unbiased: Even Values)"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert2"
		    Ports		    [1, 1]
		    Position		    [305, 185, 350, 215]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits"
		    bin_pt		    "n_bits - 1"
		    quantization	    "Round  (unbiased: Even Values)"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Convert3"
		    Ports		    [1, 1]
		    Position		    [305, 255, 350, 285]
		    SourceBlock		    "xbsIndex_r3/Convert"
		    SourceType		    "Xilinx Converter Block"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "n_bits"
		    bin_pt		    "n_bits - 1"
		    quantization	    "Round  (unbiased: Even Values)"
		    overflow		    "Wrap"
		    latency		    "add_latency"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    inserted_by_tool	    "off"
		    pipeline		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift"
		    Ports		    [1, 1]
		    Position		    [245, 45, 280, 65]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Right"
		    shift_bits		    "1"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift1"
		    Ports		    [1, 1]
		    Position		    [245, 115, 280, 135]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Right"
		    shift_bits		    "1"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift2"
		    Ports		    [1, 1]
		    Position		    [245, 190, 280, 210]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Right"
		    shift_bits		    "1"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Shift3"
		    Ports		    [1, 1]
		    Position		    [245, 260, 280, 280]
		    SourceBlock		    "xbsIndex_r3/Shift"
		    SourceType		    "Xilinx Shift Block"
		    shift_dir		    "Right"
		    shift_bits		    "1"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [80, 29, 120, 71]
		    SourceBlock		    "fft_library/c_to_ri"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    BitWidth		    "n_bits"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [80, 124, 120, 166]
		    SourceBlock		    "fft_library/c_to_ri"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    BitWidth		    "n_bits"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [395, 44, 435, 86]
		    SourceBlock		    "fft_library/ri_to_c"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    likes_cookies	    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [395, 109, 435, 151]
		    SourceBlock		    "fft_library/ri_to_c"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    likes_cookies	    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a+b"
		    Position		    [460, 58, 490, 72]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "a-b"
		    Position		    [460, 123, 490, 137]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Convert3"
		    SrcPort		    1
		    Points		    [20, 0; 0, -150]
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Convert1"
		    SrcPort		    1
		    Points		    [25, 0]
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "AddSub"
		    SrcPort		    1
		    DstBlock		    "Shift"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub1"
		    SrcPort		    1
		    DstBlock		    "Shift1"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [0, 0]
		    SrcBlock		    "AddSub2"
		    SrcPort		    1
		    DstBlock		    "Shift2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "AddSub3"
		    SrcPort		    1
		    DstBlock		    "Shift3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    Points		    [0, 0; 35, 0]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "AddSub"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    Points		    [25, 0; 0, 125]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "AddSub3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    Points		    [30, 0; 0, -25]
		    Branch {
		    DstBlock		    "AddSub1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45]
		    DstBlock		    "AddSub"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    Points		    [30, 0; 0, 55]
		    Branch {
		    DstBlock		    "AddSub2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 70]
		    DstBlock		    "AddSub3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Convert"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Convert2"
		    SrcPort		    1
		    Points		    [10, 0; 0, -125]
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "a"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "a+b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    DstBlock		    "a-b"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "b"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift"
		    SrcPort		    1
		    DstBlock		    "Convert"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift1"
		    SrcPort		    1
		    DstBlock		    "Convert1"
		    DstPort		    1
		    }
		    Line {
		    Labels		    [0, 0]
		    SrcBlock		    "Shift2"
		    SrcPort		    1
		    DstBlock		    "Convert2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Shift3"
		    SrcPort		    1
		    DstBlock		    "Convert3"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder"
		  Ports			  [3, 3]
		  Position		  [100, 86, 200, 154]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag57"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0 4 2 6 1 5 3 7]|1|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0 4 2 6 1 5 3 7]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder1"
		  Ports			  [3, 3]
		  Position		  [105, 169, 200, 241]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag58"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[7 3 5 1 6 2 4 0]|1|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder1"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[7 3 5 1 6 2 4 0]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol12_out"
		  Position		  [510, 173, 540, 187]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol34_out"
		  Position		  [510, 208, 540, 222]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [510, 38, 540, 52]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    Points		    [0, 80]
		    DstBlock		    "reorder1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "reorder"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [15, 0]
		    DstBlock		    "reorder1"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -75]
		    DstBlock		    "reorder"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "reorder1"
		  SrcPort		  3
		  Points		  [0, -15]
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  3
		  Points		  [135, 0]
		  Branch {
		    Points		    [55, 0]
		    DstBlock		    "complex_addsub"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 95]
		    DstBlock		    "Mux"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -55]
		    DstBlock		    "Delay8"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "complex_addsub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [5, 0; 0, 20]
		  DstBlock		  "Relational"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay8"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "even"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "complex_addsub"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "pol12_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "complex_addsub"
		  SrcPort		  2
		  DstBlock		  "pol34_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "odd"
		  SrcPort		  1
		  DstBlock		  "reorder1"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "biplex_core"
	      Ports		      [4, 4]
	      Position		      [140, 100, 260, 195]
	      AttributesFormatString  "FFTSize=4"
	      UserDataPersistent      on
	      UserData		      "DataTag59"
	      SourceBlock	      "casper_library/FFTs/biplex_core"
	      SourceType	      "biplex_core"
	      ShowPortLabels	      "on"
	      FFTSize		      "4"
	      BitWidth		      "18"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [65, 34, 105, 76]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [65, 94, 105, 136]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"ri_to_c1"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol12_out"
	      Position		      [505, 18, 535, 32]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol34_out"
	      Position		      [505, 48, 535, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [285, 153, 315, 167]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [505, 173, 535, 187]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_2x"
	      SrcPort		      3
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_2x"
	      SrcPort		      2
	      Points		      [25, 0; 0, -95]
	      DstBlock		      "pol34_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_2x"
	      SrcPort		      1
	      Points		      [15, 0; 0, -95]
	      DstBlock		      "pol12_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "biplex_core"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "biplex_core"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      3
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      1
	      Points		      [70, 0]
	      DstBlock		      "bi_real_unscr_2x"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      2
	      Points		      [70, 0]
	      DstBlock		      "bi_real_unscr_2x"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      4
	      Points		      [40, 0; 0, -5]
	      DstBlock		      "bi_real_unscr_2x"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_biplex_real_4x"
	  Ports			  [6, 6]
	  Position		  [205, 13, 330, 112]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "FFTSize=4, BitWidth=18"
	  UserDataPersistent	  on
	  UserData		  "DataTag60"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "fft_biplex_real_4x"
	  MaskPromptString	  "Size of FFT: (2^? pnts)|Bitwidth: (Max Effi"
"ciency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mult L"
"atency|BRAM Latency"
	  MaskStyleString	  "edit,edit,popup(Truncate|Round  (unbiased: "
"+/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,edit"
",edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;quantization=&3;over"
"flow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	  MaskInitialization	  "fft_biplex_real_4x_init(gcb,...\n    'FFTSi"
"ze', FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quantizat"
"ion,...\n    'overflow', overflow,...\n    'add_latency', add_latency,...\n  "
"  'mult_latency', mult_latency,...\n    'bram_latency', bram_latency);\n\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|18|Truncate|Wrap|2|3|2"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "fft_biplex_real_4x"
	    Location		    [59, 184, 901, 488]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "pol1"
	      Position		      [15, 33, 45, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol2"
	      Position		      [15, 63, 45, 77]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol3"
	      Position		      [15, 93, 45, 107]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol4"
	      Position		      [15, 123, 45, 137]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 153, 45, 167]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [15, 178, 45, 192]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "bi_real_unscr_4x"
	      Ports		      [3, 5]
	      Position		      [350, 102, 435, 188]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskPromptString	      "Size of FFT (2^?):|BRAM Latency"
	      MaskStyleString	      "edit,edit"
	      MaskTunableValueString  "on,on"
	      MaskCallbackString      "|"
	      MaskEnableString	      "on,on"
	      MaskVisibilityString    "on,on"
	      MaskToolTipString	      "on,on"
	      MaskVarAliasString      ","
	      MaskVariables	      "FFTSize=@1;bram_latency=@2;"
	      MaskInitialization      "blk = gcb;\n\nset_param([blk,'/reorder'"
"],'map', mat2str(bit_reverse(0:2^(FFTSize-1)-1, FFTSize-1)));\nset_param([blk"
",'/reorder'],'bram_latency', num2str(bram_latency));\nset_param([blk,'/reorde"
"r1'],'map', mat2str(bit_reverse(2^(FFTSize-1)-1:-1:0, FFTSize-1)));\nset_para"
"m([blk,'/reorder1'],'bram_latency', num2str(bram_latency));\nset_param([blk,'"
"/reorder2'],'map', mat2str(2^(FFTSize-1)-1:-1:0));\nset_param([blk,'/reorder2"
"'],'bram_latency', num2str(bram_latency));"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|2"
	      MaskTabNameString	      ","
	      System {
		Name			"bi_real_unscr_4x"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "even"
		  Position		  [35, 133, 65, 147]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "odd"
		  Position		  [50, 218, 80, 232]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [35, 93, 65, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant"
		  Ports			  [0, 1]
		  Position		  [25, 195, 65, 215]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant1"
		  Ports			  [0, 1]
		  Position		  [225, 51, 260, 69]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "2^(FFTSize-1)"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant2"
		  Ports			  [0, 1]
		  Position		  [225, 176, 260, 194]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "0"
		  equ			  "P=C"
		  arith_type		  "Unsigned"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Constant5"
		  Ports			  [0, 1]
		  Position		  [535, 325, 575, 345]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [225, 82, 260, 118]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "FFTSize"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [265, 209, 295, 241]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [3, 1]
		  Position		  [365, 192, 390, 258]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux1"
		  Ports			  [3, 1]
		  Position		  [365, 107, 390, 173]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux2"
		  Ports			  [3, 1]
		  Position		  [365, 402, 390, 468]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux3"
		  Ports			  [3, 1]
		  Position		  [365, 317, 390, 383]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "2"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational"
		  Ports			  [2, 1]
		  Position		  [285, 153, 330, 197]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Relational1"
		  Ports			  [2, 1]
		  Position		  [285, 68, 330, 112]
		  SourceBlock		  "xbsIndex_r3/Relational"
		  SourceType		  "Xilinx Relational Block"
		  mode			  "a=b"
		  latency		  "0"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "complex_addsub"
		  Ports			  [2, 2]
		  Position		  [410, 200, 495, 235]
		  SourceBlock		  "casper_library/Misc/complex_addsub"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidth		  "BitWidth"
		  add_latency		  "add_latency"
		}
		Block {
		  BlockType		  Reference
		  Name			  "complex_addsub1"
		  Ports			  [2, 2]
		  Position		  [410, 410, 495, 445]
		  SourceBlock		  "casper_library/Misc/complex_addsub"
		  SourceType		  "Unknown"
		  ShowPortLabels	  "on"
		  BitWidth		  "BitWidth"
		  add_latency		  "add_latency"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay0"
		  Ports			  [1, 1]
		  Position		  [525, 195, 570, 225]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		  }
		  BlockChoice		  "delay_slr"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "delay0"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "delay1"
		  Ports			  [1, 1]
		  Position		  [525, 250, 570, 280]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "%<BlockChoice>"
		  LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		  }
		  BlockChoice		  "delay_slr"
		  TemplateBlock		  "casper_library/Delays/delay"
		  MemberBlocks		  "delay_bram,delay_slr"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "delay1"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "mirror_spectrum"
		  Ports			  [9, 5]
		  Position		  [755, 32, 845, 248]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "mirror_spectrum"
		    Location		    [2, 74, 1006, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [80, 93, 110, 107]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [85, 173, 115, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in0"
		    Position		    [150, 248, 180, 262]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [85, 318, 115, 332]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in1"
		    Position		    [150, 393, 180, 407]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [85, 478, 115, 492]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in2"
		    Position		    [150, 553, 180, 567]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [85, 623, 115, 637]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in3"
		    Position		    [150, 698, 180, 712]
		    Port		    "9"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [240, 136, 280, 154]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize - 1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [245, 83, 280, 117]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [135, 77, 180, 123]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 2 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay2"
		    Ports		    [1, 1]
		    Position		    [390, 27, 435, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [135, 157, 180, 203]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay4"
		    Ports		    [1, 1]
		    Position		    [135, 302, 180, 348]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay5"
		    Ports		    [1, 1]
		    Position		    [135, 462, 180, 508]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay6"
		    Ports		    [1, 1]
		    Position		    [135, 607, 180, 653]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 155, 430, 205]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [415, 300, 430, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [415, 460, 430, 510]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [415, 605, 430, 655]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate"
		    Ports		    [1, 1]
		    Position		    [265, 244, 300, 286]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate1"
		    Ports		    [1, 1]
		    Position		    [265, 389, 300, 431]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate2"
		    Ports		    [1, 1]
		    Position		    [265, 549, 300, 591]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate3"
		    Ports		    [1, 1]
		    Position		    [265, 694, 300, 736]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [305, 113, 350, 157]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a>b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [205, 234, 245, 276]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag61"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [205, 379, 245, 421]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag62"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [205, 539, 245, 581]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag63"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri3"
		    Ports		    [1, 2]
		    Position		    [205, 684, 245, 726]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag64"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [320, 234, 360, 276]
		    UserDataPersistent	    on
		    UserData		    "DataTag65"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [320, 379, 360, 421]
		    UserDataPersistent	    on
		    UserData		    "DataTag66"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c2"
		    Ports		    [2, 1]
		    Position		    [320, 539, 360, 581]
		    UserDataPersistent	    on
		    UserData		    "DataTag67"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c3"
		    Ports		    [2, 1]
		    Position		    [320, 684, 360, 726]
		    UserDataPersistent	    on
		    UserData		    "DataTag68"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [455, 43, 485, 57]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [455, 173, 485, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [455, 318, 485, 332]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [455, 478, 485, 492]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [455, 623, 485, 637]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "Delay6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay6"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in3"
		    SrcPort		    1
		    DstBlock		    "c_to_ri3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c3"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    2
		    DstBlock		    "Negate3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "Delay5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in2"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c2"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    DstBlock		    "Negate2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "Delay4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay4"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in1"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    DstBlock		    "Negate1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [40, 0; 0, 30]
		    Branch {
		    Points		    [0, 145]
		    Branch {
		    Points		    [0, 160]
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay2"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in0"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    DstBlock		    "Negate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder"
		  Ports			  [3, 3]
		  Position		  [125, 87, 190, 153]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag69"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0 4 2 6 1 5 3 7]|1|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0 4 2 6 1 5 3 7]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder1"
		  Ports			  [3, 3]
		  Position		  [130, 172, 195, 238]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag70"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[7 3 5 1 6 2 4 0]|1|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder1"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[7 3 5 1 6 2 4 0]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder2"
		  Ports			  [6, 6]
		  Position		  [630, 290, 710, 455]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag71"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[7 6 5 4 3 2 1 0]|4|2|0|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder2"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [495, 163, 525, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [495, 243, 525, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [495, 323, 525, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram1"
		    Ports		    [3, 1]
		    Position		    [615, 143, 680, 197]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram2"
		    Ports		    [3, 1]
		    Position		    [615, 223, 680, 277]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram3"
		    Ports		    [3, 1]
		    Position		    [615, 303, 680, 357]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din1"
		    Ports		    [1, 1]
		    Position		    [550, 160, 590, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din2"
		    Ports		    [1, 1]
		    Position		    [550, 240, 590, 260]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din3"
		    Ports		    [1, 1]
		    Position		    [550, 320, 590, 340]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[7 6 5 4 3 2 1 0]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [705, 163, 735, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [705, 243, 735, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [705, 323, 735, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "delay_din1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din1"
		    SrcPort		    1
		    DstBlock		    "bram1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram1"
		    SrcPort		    1
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "delay_din2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din2"
		    SrcPort		    1
		    DstBlock		    "bram2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram2"
		    SrcPort		    1
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "delay_din3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din3"
		    SrcPort		    1
		    DstBlock		    "bram3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "bram3"
		    SrcPort		    1
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay"
		  Ports			  [1, 1]
		  Position		  [440, 19, 480, 61]
		  SourceBlock		  "casper_library/Delays/sync_delay"
		  SourceType		  "sync_delay"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(FFTSize-1) + 2*add_latency+1"
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1_out"
		  Position		  [865, 88, 895, 102]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2_out"
		  Position		  [865, 133, 895, 147]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol3_out"
		  Position		  [865, 178, 895, 192]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol4_out"
		  Position		  [865, 223, 895, 237]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [865, 43, 895, 57]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  5
		  DstBlock		  "pol4_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  4
		  DstBlock		  "pol3_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  3
		  DstBlock		  "pol2_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "odd"
		  SrcPort		  1
		  DstBlock		  "reorder1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "even"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Relational"
		  SrcPort		  1
		  Points		  [10, 0; 0, 30]
		  Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  DstBlock		  "complex_addsub"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [20, 0]
		  Branch {
		    Points		    [0, 145; 0, 0]
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		  }
		  Branch {
		    Points		    [15, 0]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		  }
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -60]
		    DstBlock		    "sync_delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  3
		  Points		  [20, 0]
		  Branch {
		    Points		    [125, 0]
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		  }
		  Branch {
		    Points		    [0, 210; 125, 0]
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		  }
		}
		Line {
		  SrcBlock		  "reorder1"
		  SrcPort		  3
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  Points		  [0, 0; 5, 0]
		  Branch {
		    Points		    [0, -85]
		    DstBlock		    "reorder"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "reorder1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0; 15, 0]
		  Branch {
		    DstBlock		    "reorder"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 85]
		    DstBlock		    "reorder1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux1"
		  SrcPort		  1
		  DstBlock		  "complex_addsub"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant2"
		  SrcPort		  1
		  DstBlock		  "Relational"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Relational"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Relational1"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Constant1"
		  SrcPort		  1
		  Points		  [0, 20]
		  DstBlock		  "Relational1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Relational1"
		  SrcPort		  1
		  Points		  [15, 0; 0, 30]
		  Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Mux2"
		  SrcPort		  1
		  DstBlock		  "complex_addsub1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux3"
		  SrcPort		  1
		  DstBlock		  "complex_addsub1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "complex_addsub"
		  SrcPort		  1
		  DstBlock		  "delay0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "complex_addsub"
		  SrcPort		  2
		  Points		  [10, 0]
		  DstBlock		  "delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "complex_addsub1"
		  SrcPort		  2
		  Points		  [100, 0]
		  Branch {
		    Points		    [0, -220]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    8
		  }
		  Branch {
		    DstBlock		    "reorder2"
		    DstPort		    6
		  }
		}
		Line {
		  SrcBlock		  "complex_addsub1"
		  SrcPort		  1
		  Points		  [95, 0; 0, -10]
		  Branch {
		    Points		    [0, -245]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    6
		  }
		  Branch {
		    DstBlock		    "reorder2"
		    DstPort		    5
		  }
		}
		Line {
		  SrcBlock		  "delay1"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, -150]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    4
		  }
		  Branch {
		    Points		    [0, 120]
		    DstBlock		    "reorder2"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "delay0"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    Points		    [0, -145]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 150]
		    DstBlock		    "reorder2"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "Constant5"
		  SrcPort		  1
		  DstBlock		  "reorder2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync_delay"
		  SrcPort		  1
		  Points		  [90, 0]
		  Branch {
		    DstBlock		    "mirror_spectrum"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 270]
		    DstBlock		    "reorder2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "mirror_spectrum"
		  SrcPort		  2
		  DstBlock		  "pol1_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  4
		  Points		  [15, 0; 0, -245]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  3
		  Points		  [0, -270]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  5
		  Points		  [20, 0; 0, -220]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  7
		}
		Line {
		  SrcBlock		  "reorder2"
		  SrcPort		  6
		  Points		  [25, 0]
		  DstBlock		  "mirror_spectrum"
		  DstPort		  9
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "biplex_core"
	      Ports		      [4, 4]
	      Position		      [145, 100, 265, 195]
	      AttributesFormatString  "FFTSize=4"
	      UserDataPersistent      on
	      UserData		      "DataTag72"
	      SourceBlock	      "casper_library/FFTs/biplex_core"
	      SourceType	      "biplex_core"
	      ShowPortLabels	      "on"
	      FFTSize		      "4"
	      BitWidth		      "18"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [65, 34, 105, 76]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [65, 94, 105, 136]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"ri_to_c1"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out"
	      Position		      [505, 18, 535, 32]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol2_out"
	      Position		      [505, 48, 535, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol3_out"
	      Position		      [505, 78, 535, 92]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol4_out"
	      Position		      [505, 108, 535, 122]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [285, 153, 315, 167]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [505, 173, 535, 187]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      5
	      Points		      [0, 5]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      4
	      Points		      [40, 0; 0, -45]
	      DstBlock		      "pol4_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      3
	      Points		      [35, 0; 0, -60]
	      DstBlock		      "pol3_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      2
	      Points		      [25, 0; 0, -75]
	      DstBlock		      "pol2_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bi_real_unscr_4x"
	      SrcPort		      1
	      Points		      [15, 0; 0, -90]
	      DstBlock		      "pol1_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "biplex_core"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol4"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "biplex_core"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [20, 0]
	      DstBlock		      "biplex_core"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      3
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      1
	      Points		      [65, 0]
	      DstBlock		      "bi_real_unscr_4x"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      2
	      Points		      [65, 0]
	      DstBlock		      "bi_real_unscr_4x"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "biplex_core"
	      SrcPort		      4
	      Points		      [35, 0; 0, -10]
	      DstBlock		      "bi_real_unscr_4x"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_direct"
	  Ports			  [6, 5]
	  Position		  [375, 14, 450, 121]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "FFTSize=2"
	  UserDataPersistent	  on
	  UserData		  "DataTag73"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "fft_direct"
	  MaskPromptString	  "Size of FFT: (2^?)|Bit Width|Add Latency|Mu"
"lt Latency|BRAM Latency|Quantization Behavior|Overflow Behavior|Map Tail of L"
"arger FFT|Size of Larger FFT (2^?):|Start Stage of Map Tail:"
	  MaskStyleString	  "edit,edit,edit,edit,edit,popup(Truncate|Rou"
"nd  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|E"
"rror),edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;add_latency=@3;mult_"
"latency=@4;bram_latency=@5;quantization=&6;overflow=&7;MapTail=@8;LargerFFTSi"
"ze=@9;StartStage=@10;"
	  MaskInitialization	  "fft_direct_init(gcb,...\n    'FFTSize', FFT"
"Size,...\n    'BitWidth', BitWidth,...\n    'add_latency', add_latency,...\n "
"   'mult_latency', mult_latency,...\n    'bram_latency', bram_latency,...\n  "
"  'quantization', quantization,...\n    'overflow', overflow,...\n    'MapTai"
"l', MapTail,...\n    'LargerFFTSize', LargerFFTSize,...\n    'StartStage', St"
"artStage);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "2|18|2|3|2|Truncate|Wrap|[]|5|3"
	  MaskTabNameString	  ",,,,,,,,,"
	  System {
	    Name		    "fft_direct"
	    Location		    [-90, 126, 906, 780]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 17, 60, 33]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [30, 47, 60, 63]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in0"
	      Position		      [30, 102, 60, 118]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [30, 202, 60, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [30, 302, 60, 318]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in3"
	      Position		      [30, 402, 60, 418]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "butterfly1_0"
	      Ports		      [4, 4]
	      Position		      [220, 102, 300, 178]
	      AttributesFormatString  "FFTSize=5, Coeffs=[0 2 1 3 0 2 1 3],\n "
"StepPeriod=0, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag74"
	      SourceBlock	      "casper_library/FFTs/butterfly_direct"
	      SourceType	      "butterfly_direct"
	      ShowPortLabels	      "on"
	      FFTSize		      "5"
	      Coeffs		      "[0 2 1 3 0 2 1 3]"
	      StepPeriod	      "0"
	      BitWidth		      "18"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	      use_bram		      "1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "butterfly1_1"
	      Ports		      [4, 4]
	      Position		      [220, 302, 300, 378]
	      AttributesFormatString  "FFTSize=5, Coeffs=[0 2 1 3 0 2 1 3],\n "
"StepPeriod=0, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag75"
	      SourceBlock	      "casper_library/FFTs/butterfly_direct"
	      SourceType	      "butterfly_direct"
	      ShowPortLabels	      "on"
	      FFTSize		      "5"
	      Coeffs		      "[0 2 1 3 0 2 1 3]"
	      StepPeriod	      "0"
	      BitWidth		      "18"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	      use_bram		      "1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "butterfly2_0"
	      Ports		      [4, 4]
	      Position		      [520, 102, 600, 178]
	      AttributesFormatString  "FFTSize=5, Coeffs=[0 4 2 6 1 5 3 7],\n "
"StepPeriod=0, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag76"
	      SourceBlock	      "casper_library/FFTs/butterfly_direct"
	      SourceType	      "butterfly_direct"
	      ShowPortLabels	      "on"
	      FFTSize		      "5"
	      Coeffs		      "[0 4 2 6 1 5 3 7]"
	      StepPeriod	      "0"
	      BitWidth		      "18"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	      use_bram		      "1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "butterfly2_1"
	      Ports		      [4, 4]
	      Position		      [520, 302, 600, 378]
	      AttributesFormatString  "FFTSize=5, Coeffs=[0 4 2 6 1 5 3 7],\n "
"StepPeriod=0, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag77"
	      SourceBlock	      "casper_library/FFTs/butterfly_direct"
	      SourceType	      "butterfly_direct"
	      ShowPortLabels	      "on"
	      FFTSize		      "5"
	      Coeffs		      "[0 4 2 6 1 5 3 7]"
	      StepPeriod	      "0"
	      BitWidth		      "18"
	      add_latency	      "2"
	      mult_latency	      "3"
	      bram_latency	      "2"
	      use_bram		      "1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node0_0"
	      Ports		      [1, 1]
	      Position		      [90, 100, 120, 130]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node0_1"
	      Ports		      [1, 1]
	      Position		      [90, 200, 120, 230]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node0_2"
	      Ports		      [1, 1]
	      Position		      [90, 300, 120, 330]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node0_3"
	      Ports		      [1, 1]
	      Position		      [90, 400, 120, 430]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node1_0"
	      Ports		      [1, 1]
	      Position		      [390, 100, 420, 130]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node1_1"
	      Ports		      [1, 1]
	      Position		      [390, 200, 420, 230]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node1_2"
	      Ports		      [1, 1]
	      Position		      [390, 300, 420, 330]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node1_3"
	      Ports		      [1, 1]
	      Position		      [390, 400, 420, 430]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node2_0"
	      Ports		      [1, 1]
	      Position		      [690, 100, 720, 130]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node2_1"
	      Ports		      [1, 1]
	      Position		      [690, 200, 720, 230]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node2_2"
	      Ports		      [1, 1]
	      Position		      [690, 300, 720, 330]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "node2_3"
	      Ports		      [1, 1]
	      Position		      [690, 400, 720, 430]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice0"
	      Ports		      [1, 1]
	      Position		      [90, 72, 120, 88]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice1"
	      Ports		      [1, 1]
	      Position		      [390, 72, 420, 88]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [750, 17, 780, 33]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out0"
	      Position		      [750, 102, 780, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [750, 202, 780, 218]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      Position		      [750, 302, 780, 318]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out3"
	      Position		      [750, 402, 780, 418]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in0"
	      SrcPort		      1
	      DstBlock		      "node0_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      DstBlock		      "node0_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "node0_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in3"
	      SrcPort		      1
	      DstBlock		      "node0_3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"slice0"
		DstPort			1
	      }
	      Branch {
		DstBlock		"slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "node2_0"
	      SrcPort		      1
	      DstBlock		      "out0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node2_1"
	      SrcPort		      1
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node2_2"
	      SrcPort		      1
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node2_3"
	      SrcPort		      1
	      DstBlock		      "out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node0_0"
	      SrcPort		      1
	      DstBlock		      "butterfly1_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node0_2"
	      SrcPort		      1
	      DstBlock		      "butterfly1_0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "butterfly1_0"
	      SrcPort		      1
	      DstBlock		      "node1_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly1_0"
	      SrcPort		      2
	      DstBlock		      "node1_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"butterfly1_0"
		DstPort			3
	      }
	      Branch {
		DstBlock		"butterfly1_1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "slice0"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"butterfly1_0"
		DstPort			4
	      }
	      Branch {
		DstBlock		"butterfly1_1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "node0_1"
	      SrcPort		      1
	      DstBlock		      "butterfly1_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node0_3"
	      SrcPort		      1
	      DstBlock		      "butterfly1_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "butterfly1_1"
	      SrcPort		      1
	      DstBlock		      "node1_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly1_1"
	      SrcPort		      2
	      DstBlock		      "node1_3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node1_0"
	      SrcPort		      1
	      DstBlock		      "butterfly2_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node1_1"
	      SrcPort		      1
	      DstBlock		      "butterfly2_0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "butterfly2_0"
	      SrcPort		      1
	      DstBlock		      "node2_0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly2_0"
	      SrcPort		      2
	      DstBlock		      "node2_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly1_0"
	      SrcPort		      4
	      DstBlock		      "butterfly2_0"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "butterfly2_0"
	      SrcPort		      4
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"butterfly2_0"
		DstPort			4
	      }
	      Branch {
		DstBlock		"butterfly2_1"
		DstPort			4
	      }
	    }
	    Line {
	      SrcBlock		      "node1_2"
	      SrcPort		      1
	      DstBlock		      "butterfly2_1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "node1_3"
	      SrcPort		      1
	      DstBlock		      "butterfly2_1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "butterfly2_1"
	      SrcPort		      1
	      DstBlock		      "node2_2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly2_1"
	      SrcPort		      2
	      DstBlock		      "node2_3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly1_1"
	      SrcPort		      4
	      DstBlock		      "butterfly2_1"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_stage_n"
	  Ports			  [5, 4]
	  Position		  [60, 292, 155, 378]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "FFTSize=5, FFTStage=3, BitWidth=18"
	  UserDataPersistent	  on
	  UserData		  "DataTag78"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "fft_stage_n"
	  MaskPromptString	  "Size of FFT: (2^? pnts)|Stage of FFT:|Outpu"
"t Bitwidth:|Implement Delays in BRAM:|Store Coefficients in BRAM:|Maximum Coe"
"fficient Depth: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mul"
"t Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncat"
"e|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Satur"
"ate|Error),edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,"
	  MaskVariables		  "FFTSize=@1;FFTStage=@2;BitWidth=@3;use_bram"
"=@4;CoeffBram=&5;MaxCoeffNum=@6;quantization=&7;overflow=&8;add_latency=@9;mu"
"lt_latency=@10;bram_latency=@11;"
	  MaskInitialization	  "fft_stage_n_init(gcb,...\n    'FFTSize', FF"
"TSize,...\n    'FFTStage', FFTStage,...\n    'BitWidth', BitWidth,...\n    'u"
"se_bram', use_bram,...\n    'CoeffBram', CoeffBram,...\n    'MaxCoeffNum', Ma"
"xCoeffNum,...\n    'quantization', quantization,...\n    'overflow', overflow"
",...\n    'add_latency', add_latency,...\n    'mult_latency', mult_latency,.."
".\n    'bram_latency', bram_latency);\n    "
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|3|18|0|0|12|Truncate|Wrap|3|2|2"
	  MaskTabNameString	  ",,,,,,,,,,"
	  System {
	    Name		    "fft_stage_n"
	    Location		    [70, 104, 851, 425]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [140, 38, 170, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [80, 143, 110, 157]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "of_in"
	      Position		      [595, 98, 625, 112]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 203, 45, 217]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [365, 283, 395, 297]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [75, 80, 115, 120]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "FFTSize-FFTStage+1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [175, 190, 215, 230]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [640, 73, 685, 117]
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "1"
	      explicit_period	      "on"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [250, 112, 275, 178]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [255, 12, 280, 78]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "on"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [401, 225, 429, 270]
	      Orientation	      "up"
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "-(FFTStage - 1)"
	      base1		      "MSB of Input"
	      bit0		      "FFTStage - 1"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [135, 85, 170, 115]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "butterfly_direct"
	      Ports		      [4, 4]
	      Position		      [430, 33, 530, 117]
	      AttributesFormatString  "FFTSize=6, Coeffs=[1 2 3 4],\n StepPeri"
"od=4, BitWidth=18"
	      UserDataPersistent      on
	      UserData		      "DataTag79"
	      SourceBlock	      "casper_library/FFTs/butterfly_direct"
	      SourceType	      "butterfly_direct"
	      ShowPortLabels	      "on"
	      FFTSize		      "6"
	      Coeffs		      "[1 2 3 4]"
	      StepPeriod	      "4"
	      BitWidth		      "18"
	      add_latency	      "4"
	      mult_latency	      "5"
	      bram_latency	      "6"
	      use_bram		      "1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_b"
	      Ports		      [1, 1]
	      Position		      [340, 25, 385, 65]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  bram_latency		  "bram_latency"
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
	      }
	      BlockChoice	      "delay_slr"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"delay_b"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_slr"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_slr"
		  SourceType		  "delay_slr"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_slr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_slr"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay_f"
	      Ports		      [1, 1]
	      Position		      [130, 130, 175, 170]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  bram_latency		  "bram_latency"
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
		BlockName		"delay_slr"
		DialogParameters {
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
	      }
	      BlockChoice	      "delay_slr"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"delay_f"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_slr"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_slr"
		  SourceType		  "delay_slr"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(FFTSize-FFTStage)"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_slr"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_slr"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [340, 189, 380, 231]
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      "on"
	      DelayLen		      "2^(FFTSize - FFTStage)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [595, 23, 625, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out2"
	      Position		      [595, 58, 625, 72]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "of"
	      Position		      [700, 88, 730, 102]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [570, 148, 600, 162]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [15, 0]
	      DstBlock		      "Slice"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "of_in"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "of"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [115, 0; 0, -80]
	      DstBlock		      "butterfly_direct"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      DstBlock		      "delay_b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_f"
	      SrcPort		      1
	      Points		      [0, -5; 50, 0]
	      Branch {
		Points			[0, -80]
		DstBlock		"Mux1"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[0, 120]
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux1"
		DstPort			2
	      }
	    }
	    Line {
	      Labels		      [2, 0]
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 25]
		DstBlock		"Mux"
		DstPort			1
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"Mux1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "delay_f"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_b"
	      SrcPort		      1
	      DstBlock		      "butterfly_direct"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      Points		      [20, 0; 0, -125]
	      DstBlock		      "butterfly_direct"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "butterfly_direct"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "butterfly_direct"
	      SrcPort		      3
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly_direct"
	      SrcPort		      2
	      DstBlock		      "out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly_direct"
	      SrcPort		      1
	      Points		      [20, 0; 0, -15]
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "butterfly_direct"
	      SrcPort		      4
	      Points		      [10, 0; 0, 50]
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_unscrambler"
	  Ports			  [5, 5]
	  Position		  [375, 152, 455, 228]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "FFTSize=5, n_inputs=2"
	  UserDataPersistent	  on
	  UserData		  "DataTag80"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "fft_unscrambler"
	  MaskPromptString	  "Size of FFT: (2^?)|Number of Simultaneous I"
"nputs: (2^?)|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "FFTSize=@1;n_inputs=@2;bram_latency=@3;"
	  MaskInitialization	  "fft_unscrambler_init(gcb,...\n    'FFTSize'"
",FFTSize,... \n    'n_inputs', n_inputs,...\n    'bram_latency', bram_latency"
");"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|2|2"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "fft_unscrambler"
	    Location		    [388, 319, 933, 736]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 58, 60, 72]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [30, 78, 60, 92]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [30, 98, 60, 112]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In3"
	      Position		      [30, 118, 60, 132]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In4"
	      Position		      [30, 138, 60, 152]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "const"
	      Ports		      [0, 1]
	      Position		      [225, 57, 250, 73]
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "reorder"
	      Ports		      [6, 6]
	      Position		      [265, 41, 360, 99]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "order=3"
	      AncestorBlock	      "casper_library/Reorder/reorder"
	      UserDataPersistent      on
	      UserData		      "DataTag81"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "reorder"
	      MaskPromptString	      "Output Order:|Number of inputs|BRAM Lat"
"ency|Map Latency|Double Buffer"
	      MaskStyleString	      "edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskVarAliasString      ",,,,"
	      MaskVariables	      "map=@1;n_inputs=@2;bram_latency=@3;map_"
"latency=@4;double_buffer=@5;"
	      MaskInitialization      "reorder_init(gcb, ...\n    'map', map, "
"...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ...\n  "
"  'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "[0 4 1 5 2 6 3 7]|4|2|1|0"
	      MaskTabNameString	      ",,,,"
	      System {
		Name			"reorder"
		Location		[142, 158, 899, 463]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [40, 63, 70, 77]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "en"
		  Position		  [25, 118, 55, 132]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din0"
		  Position		  [495, 83, 525, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din1"
		  Position		  [495, 163, 525, 177]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din2"
		  Position		  [495, 243, 525, 257]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "din3"
		  Position		  [495, 323, 525, 337]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [2, 1]
		  Position		  [95, 56, 145, 109]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Count Limited"
		  n_bits		  "5"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "23"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux"
		  Ports			  [4, 1]
		  Position		  [415, 36, 440, 124]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "3"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "2"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  mux_type		  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [170, 37, 200, 53]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "2"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [170, 77, 200, 93]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "3"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram0"
		  Ports			  [3, 1]
		  Position		  [615, 63, 680, 117]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "sin(pi*(0:15)/16)"
		  write_mode		  "Read Before Write"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram1"
		  Ports			  [3, 1]
		  Position		  [615, 143, 680, 197]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "sin(pi*(0:15)/16)"
		  write_mode		  "Read Before Write"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram2"
		  Ports			  [3, 1]
		  Position		  [615, 223, 680, 277]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "sin(pi*(0:15)/16)"
		  write_mode		  "Read Before Write"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "bram3"
		  Ports			  [3, 1]
		  Position		  [615, 303, 680, 357]
		  SourceBlock		  "xbsIndex_r3/Single Port RAM"
		  SourceType		  "Xilinx Single Port Random Access Me"
"mory"
		  depth			  "8"
		  initVector		  "sin(pi*(0:15)/16)"
		  write_mode		  "Read Before Write"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  distributed_mem	  "off"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_d0"
		  Ports			  [1, 1]
		  Position		  [305, 77, 345, 93]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_din0"
		  Ports			  [1, 1]
		  Position		  [550, 80, 590, 100]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_din1"
		  Ports			  [1, 1]
		  Position		  [550, 160, 590, 180]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_din2"
		  Ports			  [1, 1]
		  Position		  [550, 240, 590, 260]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_din3"
		  Ports			  [1, 1]
		  Position		  [550, 320, 590, 340]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_map1"
		  Ports			  [1, 1]
		  Position		  [305, 175, 345, 195]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1*map_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_map2"
		  Ports			  [1, 1]
		  Position		  [305, 225, 345, 245]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0*map_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_sel"
		  Ports			  [1, 1]
		  Position		  [305, 37, 345, 53]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_valid"
		  Ports			  [1, 1]
		  Position		  [495, 13, 525, 27]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_we"
		  Ports			  [1, 1]
		  Position		  [305, 115, 345, 135]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "map1"
		  Ports			  [1, 1]
		  Position		  [230, 175, 270, 195]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "8"
		  initVector		  "[0 4 1 5 2 6 3 7]"
		  arith_type		  "Unsigned"
		  n_bits		  "3"
		  bin_pt		  "0"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  distributed_mem	  "on"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "map2"
		  Ports			  [1, 1]
		  Position		  [230, 225, 270, 245]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "8"
		  initVector		  "[0 4 1 5 2 6 3 7]"
		  arith_type		  "Unsigned"
		  n_bits		  "3"
		  bin_pt		  "0"
		  latency		  "1"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  distributed_mem	  "on"
		  use_rpm		  "off"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "post_sync_delay"
		  Ports			  [1, 1]
		  Position		  [135, 159, 155, 201]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "pre_sync_delay"
		  Ports			  [1, 1]
		  Position		  [55, 159, 75, 201]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "sync_delay_en"
		  Ports			  [2, 1]
		  Position		  [85, 159, 125, 201]
		  SourceBlock		  "casper_library/Delays/sync_delay_en"
		  SourceType		  "sync_delay_en"
		  ShowPortLabels	  "on"
		  DelayLen		  "8"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [165, 173, 195, 187]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid"
		  Position		  [705, 13, 735, 27]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout0"
		  Position		  [705, 83, 735, 97]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout1"
		  Position		  [705, 163, 735, 177]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout2"
		  Position		  [705, 243, 735, 257]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout3"
		  Position		  [705, 323, 735, 337]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "delay_map2"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "map2"
		  SrcPort		  1
		  DstBlock		  "delay_map2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_map1"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "map1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    Points		    [0, 35; -60, 0]
		    DstBlock		    "map2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "delay_map1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "bram3"
		  SrcPort		  1
		  DstBlock		  "dout3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_din3"
		  SrcPort		  1
		  DstBlock		  "bram3"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din3"
		  SrcPort		  1
		  DstBlock		  "delay_din3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bram2"
		  SrcPort		  1
		  DstBlock		  "dout2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_din2"
		  SrcPort		  1
		  DstBlock		  "bram2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din2"
		  SrcPort		  1
		  DstBlock		  "delay_din2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bram1"
		  SrcPort		  1
		  DstBlock		  "dout1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_din1"
		  SrcPort		  1
		  DstBlock		  "bram1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din1"
		  SrcPort		  1
		  DstBlock		  "delay_din1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bram0"
		  SrcPort		  1
		  DstBlock		  "dout0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_din0"
		  SrcPort		  1
		  DstBlock		  "bram0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "din0"
		  SrcPort		  1
		  DstBlock		  "delay_din0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bram3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bram2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bram1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "bram0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay_valid"
		  SrcPort		  1
		  DstBlock		  "valid"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_we"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "bram3"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "bram2"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "bram1"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "post_sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync_delay_en"
		  SrcPort		  1
		  DstBlock		  "post_sync_delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pre_sync_delay"
		  SrcPort		  1
		  DstBlock		  "sync_delay_en"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_d0"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "delay_sel"
		  SrcPort		  1
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "delay_sel"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "en"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "square_transposer"
	      Ports		      [5, 5]
	      Position		      [85, 30, 170, 160]
	      AttributesFormatString  "n_inputs=2"
	      AncestorBlock	      "casper_library/Reorder/square_transpose"
"r"
	      UserDataPersistent      on
	      UserData		      "DataTag82"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "square_transposer"
	      MaskPromptString	      "Number of inputs (2^?):"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "n_inputs=@1;"
	      MaskInitialization      "square_transposer_init(gcb,...\n    'n_"
"inputs', n_inputs);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2"
	      System {
		Name			"square_transposer"
		Location		[11, 180, 1007, 828]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 13, 45, 27]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [15, 173, 45, 187]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  Position		  [15, 253, 45, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In3"
		  Position		  [15, 333, 45, 347]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In4"
		  Position		  [15, 413, 45, 427]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayb1"
		  Ports			  [1, 1]
		  Position		  [270, 175, 300, 205]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayb2"
		  Ports			  [1, 1]
		  Position		  [270, 255, 300, 285]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayb3"
		  Ports			  [1, 1]
		  Position		  [270, 335, 300, 365]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayb4"
		  Ports			  [1, 1]
		  Position		  [270, 415, 300, 445]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayf1"
		  Ports			  [1, 1]
		  Position		  [60, 175, 90, 205]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayf2"
		  Ports			  [1, 1]
		  Position		  [60, 255, 90, 285]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayf3"
		  Ports			  [1, 1]
		  Position		  [60, 335, 90, 365]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delayf4"
		  Ports			  [1, 1]
		  Position		  [60, 415, 90, 445]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "barrel_switcher"
		  Ports			  [6, 5]
		  Position		  [120, 156, 240, 309]
		  AttributesFormatString  "n_inputs=2"
		  AncestorBlock		  "casper_library/Reorder/barrel_switc"
"her"
		  UserDataPersistent	  on
		  UserData		  "DataTag83"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "barrel_switcher"
		  MaskPromptString	  "Number of Inputs: (2^?)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "n_inputs=@1;"
		  MaskInitialization	  "barrel_switcher_init(gcb,...\n    '"
"n_inputs', n_inputs);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "2"
		  System {
		    Name		    "barrel_switcher"
		    Location		    [403, 74, 946, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sel"
		    Position		    [15, 23, 45, 37]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [15, 493, 45, 507]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 173, 45, 187]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [15, 253, 45, 267]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In3"
		    Position		    [15, 333, 45, 347]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In4"
		    Position		    [15, 413, 45, 427]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [165, 15, 195, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay_sync"
		    Ports		    [1, 1]
		    Position		    [55, 493, 85, 507]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux11"
		    Ports		    [3, 1]
		    Position		    [165, 147, 190, 213]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux12"
		    Ports		    [3, 1]
		    Position		    [315, 147, 340, 213]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux21"
		    Ports		    [3, 1]
		    Position		    [165, 227, 190, 293]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux22"
		    Ports		    [3, 1]
		    Position		    [315, 227, 340, 293]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux31"
		    Ports		    [3, 1]
		    Position		    [165, 307, 190, 373]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux32"
		    Ports		    [3, 1]
		    Position		    [315, 307, 340, 373]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux41"
		    Ports		    [3, 1]
		    Position		    [165, 387, 190, 453]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux42"
		    Ports		    [3, 1]
		    Position		    [315, 387, 340, 453]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [85, 91, 130, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [235, 91, 280, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-1"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [95, 493, 125, 507]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [465, 173, 495, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [465, 253, 495, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out3"
		    Position		    [465, 333, 495, 347]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out4"
		    Position		    [465, 413, 495, 427]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Mux41"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux32"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux42"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Mux31"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux22"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux32"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Mux21"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux12"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux22"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Mux11"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux42"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux12"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Mux42"
		    SrcPort		    1
		    DstBlock		    "Out4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In4"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux41"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Mux32"
		    SrcPort		    1
		    DstBlock		    "Out3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In3"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux31"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Mux22"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux41"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Mux12"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux31"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux42"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux32"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux22"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux12"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux41"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux31"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay_sync"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Delay_sync"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "counter"
		  Ports			  [1, 1]
		  Position		  [95, 87, 125, 123]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "n_inputs"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Down"
		  explicit_period	  "off"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay0"
		  Ports			  [1, 1]
		  Position		  [270, 15, 300, 45]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [315, 13, 345, 27]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [315, 173, 345, 187]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2"
		  Position		  [315, 253, 345, 267]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out3"
		  Position		  [315, 333, 345, 347]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out4"
		  Position		  [315, 413, 345, 427]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delayb4"
		  SrcPort		  1
		  DstBlock		  "Out4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  5
		  DstBlock		  "Delayb4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayf4"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "In4"
		  SrcPort		  1
		  DstBlock		  "Delayf4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayb3"
		  SrcPort		  1
		  DstBlock		  "Out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  4
		  DstBlock		  "Delayb3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayf3"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "In3"
		  SrcPort		  1
		  DstBlock		  "Delayf3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayb2"
		  SrcPort		  1
		  DstBlock		  "Out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  3
		  DstBlock		  "Delayb2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayf2"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "Delayf2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayb1"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  2
		  DstBlock		  "Delayb1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delayf1"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Delayf1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay0"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "barrel_switcher"
		  SrcPort		  1
		  DstBlock		  "delay0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "counter"
		  SrcPort		  1
		  DstBlock		  "barrel_switcher"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "barrel_switcher"
		    DstPort		    2
		  }
		  Branch {
		    DstBlock		    "counter"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [500, 38, 530, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [500, 93, 530, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [500, 148, 530, 162]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out3"
	      Position		      [500, 203, 530, 217]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out4"
	      Position		      [500, 258, 530, 272]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      6
	      DstBlock		      "Out4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "square_transposer"
	      SrcPort		      5
	      DstBlock		      "reorder"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "In4"
	      SrcPort		      1
	      DstBlock		      "square_transposer"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      5
	      DstBlock		      "Out3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "square_transposer"
	      SrcPort		      4
	      DstBlock		      "reorder"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "In3"
	      SrcPort		      1
	      DstBlock		      "square_transposer"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      4
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "square_transposer"
	      SrcPort		      3
	      DstBlock		      "reorder"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "square_transposer"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      3
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "square_transposer"
	      SrcPort		      2
	      DstBlock		      "reorder"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "square_transposer"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "const"
	      SrcPort		      1
	      DstBlock		      "reorder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "reorder"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "square_transposer"
	      SrcPort		      1
	      DstBlock		      "reorder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "square_transposer"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "fft_wideband_real"
	  Ports			  [6, 3]
	  Position		  [515, 234, 655, 346]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "FFTSize=5, n_inputs=2"
	  UserDataPersistent	  on
	  UserData		  "DataTag84"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "fft_wideband_real"
	  MaskPromptString	  "Size of FFT: (2^?)|Bit Width|Number of Simu"
"ltaneous Inputs: (2^?)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	  MaskStyleString	  "edit,edit,edit,popup(Truncate|Round  (unbia"
"sed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit"
",edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,"
	  MaskVariables		  "FFTSize=@1;BitWidth=@2;n_inputs=@3;quantiza"
"tion=&4;overflow=&5;add_latency=@6;mult_latency=@7;bram_latency=@8;"
	  MaskInitialization	  "fft_wideband_real_init(gcb,...\n    'FFTSiz"
"e', FFTSize,...\n    'BitWidth', BitWidth,...\n    'n_inputs', n_inputs,...\n"
"    'quantization', quantization,...\n    'overflow', overflow,...\n    'add_"
"latency', add_latency,...\n    'mult_latency', mult_latency,...\n    'bram_la"
"tency', bram_latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|18|2|Truncate|Wrap|2|3|2"
	  MaskTabNameString	  ",,,,,,,"
	  System {
	    Name		    "fft_wideband_real"
	    Location		    [62, 128, 911, 677]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 17, 60, 33]
	      NamePlacement	      "alternate"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "shift"
	      Position		      [30, 47, 60, 63]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in0"
	      Position		      [30, 102, 60, 118]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in1"
	      Position		      [30, 202, 60, 218]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in2"
	      Position		      [30, 302, 60, 318]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "in3"
	      Position		      [30, 402, 60, 418]
	      Port		      "6"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_biplex_real_4x0"
	      Ports		      [6, 6]
	      Position		      [100, 100, 220, 220]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=3, BitWidth=18"
	      AncestorBlock	      "casper_library/FFTs/fft_biplex_real_4x"
	      UserDataPersistent      on
	      UserData		      "DataTag85"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "fft_biplex_real_4x"
	      MaskPromptString	      "Size of FFT: (2^? pnts)|Bitwidth: (Max "
"Efficiency at 18 bits)|Quantization Behavior|Overflow Behavior|Add Latency|Mu"
"lt Latency|BRAM Latency"
	      MaskStyleString	      "edit,edit,popup(Truncate|Round  (unbias"
"ed: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Saturate|Error),edit,"
"edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;quantization=&3;"
"overflow=&4;add_latency=@5;mult_latency=@6;bram_latency=@7;"
	      MaskInitialization      "fft_biplex_real_4x_init(gcb,...\n    'F"
"FTSize', FFTSize,...\n    'BitWidth', BitWidth,...\n    'quantization', quant"
"ization,...\n    'overflow', overflow,...\n    'add_latency', add_latency,..."
"\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_latency);\n"
"\n"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "3|18|Truncate|Wrap|2|3|2"
	      MaskTabNameString	      ",,,,,,"
	      System {
		Name			"fft_biplex_real_4x0"
		Location		[59, 184, 901, 488]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "pol1"
		  Position		  [15, 33, 45, 47]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol2"
		  Position		  [15, 63, 45, 77]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol3"
		  Position		  [15, 93, 45, 107]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "pol4"
		  Position		  [15, 123, 45, 137]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 153, 45, 167]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [15, 178, 45, 192]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "bi_real_unscr_4x"
		  Ports			  [3, 5]
		  Position		  [350, 102, 435, 188]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskPromptString	  "Size of FFT (2^?):|BRAM Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "FFTSize=@1;bram_latency=@2;"
		  MaskInitialization	  "blk = gcb;\n\nset_param([blk,'/reor"
"der'],'map', mat2str(bit_reverse(0:2^(FFTSize-1)-1, FFTSize-1)));\nset_param("
"[blk,'/reorder'],'bram_latency', num2str(bram_latency));\nset_param([blk,'/re"
"order1'],'map', mat2str(bit_reverse(2^(FFTSize-1)-1:-1:0, FFTSize-1)));\nset_"
"param([blk,'/reorder1'],'bram_latency', num2str(bram_latency));\nset_param([b"
"lk,'/reorder2'],'map', mat2str(2^(FFTSize-1)-1:-1:0));\nset_param([blk,'/reor"
"der2'],'bram_latency', num2str(bram_latency));"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "bi_real_unscr_4x"
		    Location		    [2, 74, 1014, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "even"
		    Position		    [35, 133, 65, 147]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "odd"
		    Position		    [50, 218, 80, 232]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [35, 93, 65, 107]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [25, 195, 65, 215]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [225, 51, 260, 69]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize-1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant2"
		    Ports		    [0, 1]
		    Position		    [225, 176, 260, 194]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant5"
		    Ports		    [0, 1]
		    Position		    [535, 325, 575, 345]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "1"
		    equ			    "P=C"
		    arith_type		    "Boolean"
		    n_bits		    "1"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [225, 82, 260, 118]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay"
		    Ports		    [1, 1]
		    Position		    [265, 209, 295, 241]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [365, 192, 390, 258]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [365, 107, 390, 173]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [365, 402, 390, 468]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [365, 317, 390, 383]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [285, 153, 330, 197]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational1"
		    Ports		    [2, 1]
		    Position		    [285, 68, 330, 112]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "complex_addsub"
		    Ports		    [2, 2]
		    Position		    [410, 200, 495, 235]
		    SourceBlock		    "casper_library/Misc/complex_addsu"
"b"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    BitWidth		    "BitWidth"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "complex_addsub1"
		    Ports		    [2, 2]
		    Position		    [410, 410, 495, 445]
		    SourceBlock		    "casper_library/Misc/complex_addsu"
"b"
		    SourceType		    "Unknown"
		    ShowPortLabels	    "on"
		    BitWidth		    "BitWidth"
		    add_latency		    "add_latency"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay0"
		    Ports		    [1, 1]
		    Position		    [525, 195, 570, 225]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    bram_latency	    "bram_latency"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "delay0"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "delay1"
		    Ports		    [1, 1]
		    Position		    [525, 250, 570, 280]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "%<BlockChoice>"
		    LinkData {
		    BlockName		    "delay_bram"
		    DialogParameters {
		    bram_latency	    "bram_latency"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    BlockName		    "delay_slr"
		    DialogParameters {
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    }
		    BlockChoice		    "delay_slr"
		    TemplateBlock	    "casper_library/Delays/delay"
		    MemberBlocks	    "delay_bram,delay_slr"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "delay1"
		    Location		    [148, 182, 646, 482]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [20, 40, 40, 60]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_slr"
		    Ports		    [1, 1]
		    Position		    [100, 40, 140, 80]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    SourceBlock		    "casper_library/Delays/delay_slr"
		    SourceType		    "delay_slr"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(FFTSize-1)"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [200, 40, 220, 60]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "delay_slr"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_slr"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "mirror_spectrum"
		    Ports		    [9, 5]
		    Position		    [755, 32, 845, 248]
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    System {
		    Name		    "mirror_spectrum"
		    Location		    [2, 74, 1006, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [80, 93, 110, 107]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [85, 173, 115, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in0"
		    Position		    [150, 248, 180, 262]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [85, 318, 115, 332]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in1"
		    Position		    [150, 393, 180, 407]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [85, 478, 115, 492]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in2"
		    Position		    [150, 553, 180, 567]
		    Port		    "7"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [85, 623, 115, 637]
		    Port		    "8"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reo_in3"
		    Position		    [150, 698, 180, 712]
		    Port		    "9"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [240, 136, 280, 154]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "2^(FFTSize - 1)"
		    equ			    "P=C"
		    arith_type		    "Unsigned"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    opselect		    "C"
		    inp2		    "PCIN>>17"
		    opr			    "+"
		    inp1		    "P"
		    carry		    "CIN"
		    iostate		    "0"
		    explicit_period	    "on"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [1, 1]
		    Position		    [245, 83, 280, 117]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "FFTSize"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay1"
		    Ports		    [1, 1]
		    Position		    [135, 77, 180, 123]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 2 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay2"
		    Ports		    [1, 1]
		    Position		    [390, 27, 435, 73]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay3"
		    Ports		    [1, 1]
		    Position		    [135, 157, 180, 203]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay4"
		    Ports		    [1, 1]
		    Position		    [135, 302, 180, 348]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay5"
		    Ports		    [1, 1]
		    Position		    [135, 462, 180, 508]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay6"
		    Ports		    [1, 1]
		    Position		    [135, 607, 180, 653]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "bram_latency - 1 + 1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 155, 430, 205]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux1"
		    Ports		    [3, 1]
		    Position		    [415, 300, 430, 350]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux2"
		    Ports		    [3, 1]
		    Position		    [415, 460, 430, 510]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux3"
		    Ports		    [3, 1]
		    Position		    [415, 605, 430, 655]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate"
		    Ports		    [1, 1]
		    Position		    [265, 244, 300, 286]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate1"
		    Ports		    [1, 1]
		    Position		    [265, 389, 300, 431]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate2"
		    Ports		    [1, 1]
		    Position		    [265, 549, 300, 591]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Negate3"
		    Ports		    [1, 1]
		    Position		    [265, 694, 300, 736]
		    SourceBlock		    "xbsIndex_r3/Negate"
		    SourceType		    "Xilinx Negate Block"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth - 1"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    use_core		    "on"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Relational"
		    Ports		    [2, 1]
		    Position		    [305, 113, 350, 157]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a>b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri"
		    Ports		    [1, 2]
		    Position		    [205, 234, 245, 276]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag86"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri1"
		    Ports		    [1, 2]
		    Position		    [205, 379, 245, 421]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag87"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri2"
		    Ports		    [1, 2]
		    Position		    [205, 539, 245, 581]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag88"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "c_to_ri3"
		    Ports		    [1, 2]
		    Position		    [205, 684, 245, 726]
		    AttributesFormatString  "18_17 r/i"
		    UserDataPersistent	    on
		    UserData		    "DataTag89"
		    SourceBlock		    "casper_library/Misc/c_to_ri"
		    SourceType		    "c_to_ri"
		    ShowPortLabels	    "on"
		    n_bits		    "BitWidth"
		    bin_pt		    "BitWidth-1"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c"
		    Ports		    [2, 1]
		    Position		    [320, 234, 360, 276]
		    UserDataPersistent	    on
		    UserData		    "DataTag90"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c1"
		    Ports		    [2, 1]
		    Position		    [320, 379, 360, 421]
		    UserDataPersistent	    on
		    UserData		    "DataTag91"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c2"
		    Ports		    [2, 1]
		    Position		    [320, 539, 360, 581]
		    UserDataPersistent	    on
		    UserData		    "DataTag92"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "ri_to_c3"
		    Ports		    [2, 1]
		    Position		    [320, 684, 360, 726]
		    UserDataPersistent	    on
		    UserData		    "DataTag93"
		    SourceBlock		    "casper_library/Misc/ri_to_c"
		    SourceType		    "ri_to_c"
		    ShowPortLabels	    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [455, 43, 485, 57]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [455, 173, 485, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [455, 318, 485, 332]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [455, 478, 485, 492]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [455, 623, 485, 637]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "Negate"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    2
		    DstBlock		    "Negate"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri"
		    SrcPort		    1
		    DstBlock		    "ri_to_c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in0"
		    SrcPort		    1
		    DstBlock		    "c_to_ri"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay2"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay1"
		    SrcPort		    1
		    Points		    [0, 0; 25, 0]
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "Delay2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay3"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "Delay3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [40, 0; 0, 30]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 145]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 160]
		    Branch {
		    Points		    [0, 145]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "Delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    2
		    DstBlock		    "Negate1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c1"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri1"
		    SrcPort		    1
		    DstBlock		    "ri_to_c1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in1"
		    SrcPort		    1
		    DstBlock		    "c_to_ri1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay4"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "Delay4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    2
		    DstBlock		    "Negate2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c2"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri2"
		    SrcPort		    1
		    DstBlock		    "ri_to_c2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in2"
		    SrcPort		    1
		    DstBlock		    "c_to_ri2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay5"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "Delay5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Negate3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    2
		    DstBlock		    "Negate3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ri_to_c3"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "c_to_ri3"
		    SrcPort		    1
		    DstBlock		    "ri_to_c3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reo_in3"
		    SrcPort		    1
		    DstBlock		    "c_to_ri3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay6"
		    SrcPort		    1
		    Points		    [0, 0]
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "Delay6"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder"
		    Ports		    [3, 3]
		    Position		    [125, 87, 190, 153]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag94"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[0 4 2 6 1 5 3 7]|1|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[0 4 2 6 1 5 3 7]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder1"
		    Ports		    [3, 3]
		    Position		    [130, 172, 195, 238]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag95"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[7 3 5 1 6 2 4 0]|1|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder1"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[7 3 5 1 6 2 4 0]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "reorder2"
		    Ports		    [6, 6]
		    Position		    [630, 290, 710, 455]
		    BackgroundColor	    "[0.501961, 1.000000, 0.501961]"
		    AttributesFormatString  "order=2"
		    AncestorBlock	    "casper_library/Reorder/reorder"
		    UserDataPersistent	    on
		    UserData		    "DataTag96"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    MaskType		    "reorder"
		    MaskPromptString	    "Output Order:|Number of inputs|BR"
"AM Latency|Map Latency|Double Buffer"
		    MaskStyleString	    "edit,edit,edit,edit,edit"
		    MaskTunableValueString  "on,on,on,on,on"
		    MaskCallbackString	    "||||"
		    MaskEnableString	    "on,on,on,on,on"
		    MaskVisibilityString    "on,on,on,on,on"
		    MaskToolTipString	    "on,on,on,on,on"
		    MaskVarAliasString	    ",,,,"
		    MaskVariables	    "map=@1;n_inputs=@2;bram_latency=@"
"3;map_latency=@4;double_buffer=@5;"
		    MaskInitialization	    "reorder_init(gcb, ...\n    'map',"
" map, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ."
"..\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[7 6 5 4 3 2 1 0]|4|2|0|0"
		    MaskTabNameString	    ",,,,"
		    System {
		    Name		    "reorder2"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [495, 163, 525, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [495, 243, 525, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [495, 323, 525, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "4"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "15"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "3"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram1"
		    Ports		    [3, 1]
		    Position		    [615, 143, 680, 197]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram2"
		    Ports		    [3, 1]
		    Position		    [615, 223, 680, 277]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram3"
		    Ports		    [3, 1]
		    Position		    [615, 303, 680, 357]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "8"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din1"
		    Ports		    [1, 1]
		    Position		    [550, 160, 590, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din2"
		    Ports		    [1, 1]
		    Position		    [550, 240, 590, 260]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din3"
		    Ports		    [1, 1]
		    Position		    [550, 320, 590, 340]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "8"
		    initVector		    "[7 6 5 4 3 2 1 0]"
		    arith_type		    "Unsigned"
		    n_bits		    "3"
		    bin_pt		    "0"
		    latency		    "0"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "8"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [705, 163, 735, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout2"
		    Position		    [705, 243, 735, 257]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout3"
		    Position		    [705, 323, 735, 337]
		    Port		    "6"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram3"
		    SrcPort		    1
		    DstBlock		    "dout3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din3"
		    SrcPort		    1
		    DstBlock		    "bram3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "delay_din3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram2"
		    SrcPort		    1
		    DstBlock		    "dout2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din2"
		    SrcPort		    1
		    DstBlock		    "bram2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "delay_din2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram1"
		    SrcPort		    1
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din1"
		    SrcPort		    1
		    DstBlock		    "bram1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "delay_din1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bram3"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram2"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [440, 19, 480, 61]
		    SourceBlock		    "casper_library/Delays/sync_delay"
		    SourceType		    "sync_delay"
		    ShowPortLabels	    "on"
		    DelayLen		    "2^(FFTSize-1) + 2*add_latency+1"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol1_out"
		    Position		    [865, 88, 895, 102]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol2_out"
		    Position		    [865, 133, 895, 147]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol3_out"
		    Position		    [865, 178, 895, 192]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "pol4_out"
		    Position		    [865, 223, 895, 237]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [865, 43, 895, 57]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    6
		    Points		    [25, 0]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    9
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    5
		    Points		    [20, 0; 0, -220]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    7
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    3
		    Points		    [0, -270]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "reorder2"
		    SrcPort		    4
		    Points		    [15, 0; 0, -245]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    5
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    2
		    DstBlock		    "pol1_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    Points		    [90, 0]
		    Branch {
		    Points		    [0, 270]
		    DstBlock		    "reorder2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "mirror_spectrum"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant5"
		    SrcPort		    1
		    DstBlock		    "reorder2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "delay0"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 150]
		    DstBlock		    "reorder2"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, -145]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "delay1"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, 120]
		    DstBlock		    "reorder2"
		    DstPort		    4
		    }
		    Branch {
		    Points		    [0, -150]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    4
		    }
		    }
		    Line {
		    SrcBlock		    "complex_addsub1"
		    SrcPort		    1
		    Points		    [95, 0; 0, -10]
		    Branch {
		    DstBlock		    "reorder2"
		    DstPort		    5
		    }
		    Branch {
		    Points		    [0, -245]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    6
		    }
		    }
		    Line {
		    SrcBlock		    "complex_addsub1"
		    SrcPort		    2
		    Points		    [100, 0]
		    Branch {
		    DstBlock		    "reorder2"
		    DstPort		    6
		    }
		    Branch {
		    Points		    [0, -220]
		    DstBlock		    "mirror_spectrum"
		    DstPort		    8
		    }
		    }
		    Line {
		    SrcBlock		    "complex_addsub"
		    SrcPort		    2
		    Points		    [10, 0]
		    DstBlock		    "delay1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "complex_addsub"
		    SrcPort		    1
		    DstBlock		    "delay0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux3"
		    SrcPort		    1
		    DstBlock		    "complex_addsub1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux2"
		    SrcPort		    1
		    DstBlock		    "complex_addsub1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational1"
		    SrcPort		    1
		    Points		    [15, 0; 0, 30]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [0, 20]
		    DstBlock		    "Relational1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    DstBlock		    "Relational1"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Relational"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant2"
		    SrcPort		    1
		    DstBlock		    "Relational"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Mux1"
		    SrcPort		    1
		    DstBlock		    "complex_addsub"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0; 15, 0]
		    Branch {
		    Points		    [0, 85]
		    DstBlock		    "reorder1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "reorder"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [0, 0; 5, 0]
		    Branch {
		    DstBlock		    "reorder1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -85]
		    DstBlock		    "reorder"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "reorder1"
		    SrcPort		    3
		    DstBlock		    "Delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reorder"
		    SrcPort		    3
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 210; 125, 0]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux2"
		    DstPort		    3
		    }
		    }
		    Branch {
		    Points		    [125, 0]
		    Branch {
		    DstBlock		    "Mux1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 105]
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "reorder"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Delay"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, -65]
		    DstBlock		    "Mux1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 145; 0, 0]
		    Branch {
		    DstBlock		    "Mux3"
		    DstPort		    3
		    }
		    Branch {
		    Points		    [0, 65]
		    DstBlock		    "Mux2"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    DstBlock		    "complex_addsub"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Relational"
		    SrcPort		    1
		    Points		    [10, 0; 0, 30]
		    Branch {
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 125]
		    DstBlock		    "Mux3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "even"
		    SrcPort		    1
		    DstBlock		    "reorder"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "odd"
		    SrcPort		    1
		    DstBlock		    "reorder1"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    3
		    DstBlock		    "pol2_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    4
		    DstBlock		    "pol3_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "mirror_spectrum"
		    SrcPort		    5
		    DstBlock		    "pol4_out"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "biplex_core"
		  Ports			  [4, 4]
		  Position		  [145, 100, 265, 195]
		  AttributesFormatString  "FFTSize=4"
		  UserDataPersistent	  on
		  UserData		  "DataTag97"
		  SourceBlock		  "casper_library/FFTs/biplex_core"
		  SourceType		  "biplex_core"
		  ShowPortLabels	  "on"
		  FFTSize		  "4"
		  BitWidth		  "18"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		  add_latency		  "2"
		  mult_latency		  "3"
		  bram_latency		  "2"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [65, 34, 105, 76]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "ri_to_c"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "ri_to_c1"
		  Ports			  [2, 1]
		  Position		  [65, 94, 105, 136]
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  System {
		    Name		    "ri_to_c1"
		    Location		    [512, 151, 787, 285]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "re"
		    Position		    [25, 38, 55, 52]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "im"
		    Position		    [25, 88, 55, 102]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [145, 40, 195, 95]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    num_inputs		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret"
		    Ports		    [1, 1]
		    Position		    [80, 29, 120, 61]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Reinterpret1"
		    Ports		    [1, 1]
		    Position		    [80, 79, 120, 111]
		    SourceBlock		    "xbsIndex_r3/Reinterpret"
		    SourceType		    "Xilinx Type Reinterpreting Block"
		    force_arith_type	    "on"
		    arith_type		    "Unsigned"
		    force_bin_pt	    "on"
		    bin_pt		    "0"
		    force_valid		    "on"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "c"
		    Position		    [220, 63, 250, 77]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "im"
		    SrcPort		    1
		    DstBlock		    "Reinterpret1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    DstBlock		    "c"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "re"
		    SrcPort		    1
		    DstBlock		    "Reinterpret"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Reinterpret1"
		    SrcPort		    1
		    Points		    [0, -15]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Reinterpret"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol1_out"
		  Position		  [505, 18, 535, 32]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol2_out"
		  Position		  [505, 48, 535, 62]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol3_out"
		  Position		  [505, 78, 535, 92]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "pol4_out"
		  Position		  [505, 108, 535, 122]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "of"
		  Position		  [285, 153, 315, 167]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [505, 173, 535, 187]
		  Port			  "6"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  4
		  Points		  [35, 0; 0, -10]
		  DstBlock		  "bi_real_unscr_4x"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  2
		  Points		  [65, 0]
		  DstBlock		  "bi_real_unscr_4x"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  1
		  Points		  [65, 0]
		  DstBlock		  "bi_real_unscr_4x"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "biplex_core"
		  SrcPort		  3
		  DstBlock		  "of"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol1"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "biplex_core"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "pol2"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pol3"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ri_to_c1"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "biplex_core"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "pol4"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "ri_to_c1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  DstBlock		  "biplex_core"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  1
		  Points		  [15, 0; 0, -90]
		  DstBlock		  "pol1_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  2
		  Points		  [25, 0; 0, -75]
		  DstBlock		  "pol2_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  3
		  Points		  [35, 0; 0, -60]
		  DstBlock		  "pol3_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  4
		  Points		  [40, 0; 0, -45]
		  DstBlock		  "pol4_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bi_real_unscr_4x"
		  SrcPort		  5
		  Points		  [0, 5]
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_direct"
	      Ports		      [6, 5]
	      Position		      [400, 15, 520, 135]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=2"
	      AncestorBlock	      "casper_library/FFTs/fft_direct"
	      UserDataPersistent      on
	      UserData		      "DataTag98"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "fft_direct"
	      MaskPromptString	      "Size of FFT: (2^?)|Bit Width|Add Latenc"
"y|Mult Latency|BRAM Latency|Quantization Behavior|Overflow Behavior|Map Tail "
"of Larger FFT|Size of Larger FFT (2^?):|Start Stage of Map Tail:"
	      MaskStyleString	      "edit,edit,edit,edit,edit,popup(Truncate"
"|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values)),popup(Wrap|Satura"
"te|Error),edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "|||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,,"
	      MaskVariables	      "FFTSize=@1;BitWidth=@2;add_latency=@3;m"
"ult_latency=@4;bram_latency=@5;quantization=&6;overflow=&7;MapTail=@8;LargerF"
"FTSize=@9;StartStage=@10;"
	      MaskInitialization      "fft_direct_init(gcb,...\n    'FFTSize',"
" FFTSize,...\n    'BitWidth', BitWidth,...\n    'add_latency', add_latency,.."
".\n    'mult_latency', mult_latency,...\n    'bram_latency', bram_latency,..."
"\n    'quantization', quantization,...\n    'overflow', overflow,...\n    'Ma"
"pTail', MapTail,...\n    'LargerFFTSize', LargerFFTSize,...\n    'StartStage'"
", StartStage);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "2|18|2|3|2|Truncate|Wrap|1|5|4"
	      MaskTabNameString	      ",,,,,,,,,"
	      System {
		Name			"fft_direct"
		Location		[-90, 126, 906, 780]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 17, 60, 33]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "shift"
		  Position		  [30, 47, 60, 63]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in0"
		  Position		  [30, 102, 60, 118]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in1"
		  Position		  [30, 202, 60, 218]
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in2"
		  Position		  [30, 302, 60, 318]
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "in3"
		  Position		  [30, 402, 60, 418]
		  Port			  "6"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "butterfly1_0"
		  Ports			  [4, 4]
		  Position		  [220, 102, 300, 178]
		  AttributesFormatString  "FFTSize=5, Coeffs=[0  4  2  6  1  5"
"  3  7],\n StepPeriod=0, BitWidth=18"
		  UserDataPersistent	  on
		  UserData		  "DataTag99"
		  SourceBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  SourceType		  "butterfly_direct"
		  ShowPortLabels	  "on"
		  FFTSize		  "5"
		  Coeffs		  "[0 4 2 6 1 5 3 7]"
		  StepPeriod		  "0"
		  BitWidth		  "18"
		  add_latency		  "2"
		  mult_latency		  "3"
		  bram_latency		  "2"
		  use_bram		  "1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		}
		Block {
		  BlockType		  Reference
		  Name			  "butterfly1_1"
		  Ports			  [4, 4]
		  Position		  [220, 302, 300, 378]
		  AttributesFormatString  "FFTSize=5, Coeffs=[0  4  2  6  1  5"
"  3  7],\n StepPeriod=0, BitWidth=18"
		  UserDataPersistent	  on
		  UserData		  "DataTag100"
		  SourceBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  SourceType		  "butterfly_direct"
		  ShowPortLabels	  "on"
		  FFTSize		  "5"
		  Coeffs		  "[0 4 2 6 1 5 3 7]"
		  StepPeriod		  "0"
		  BitWidth		  "18"
		  add_latency		  "2"
		  mult_latency		  "3"
		  bram_latency		  "2"
		  use_bram		  "1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		}
		Block {
		  BlockType		  Reference
		  Name			  "butterfly2_0"
		  Ports			  [4, 4]
		  Position		  [520, 102, 600, 178]
		  AttributesFormatString  "FFTSize=5, Coeffs=[0   8   4  12   "
"2  10   6  14],\n StepPeriod=0, BitWidth=18"
		  UserDataPersistent	  on
		  UserData		  "DataTag101"
		  SourceBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  SourceType		  "butterfly_direct"
		  ShowPortLabels	  "on"
		  FFTSize		  "5"
		  Coeffs		  "[0 8 4 12 2 10 6 14]"
		  StepPeriod		  "0"
		  BitWidth		  "18"
		  add_latency		  "2"
		  mult_latency		  "3"
		  bram_latency		  "2"
		  use_bram		  "1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		}
		Block {
		  BlockType		  Reference
		  Name			  "butterfly2_1"
		  Ports			  [4, 4]
		  Position		  [520, 302, 600, 378]
		  AttributesFormatString  "FFTSize=5, Coeffs=[1   9   5  13   "
"3  11   7  15],\n StepPeriod=0, BitWidth=18"
		  UserDataPersistent	  on
		  UserData		  "DataTag102"
		  SourceBlock		  "casper_library/FFTs/butterfly_direc"
"t"
		  SourceType		  "butterfly_direct"
		  ShowPortLabels	  "on"
		  FFTSize		  "5"
		  Coeffs		  "[1 9 5 13 3 11 7 15]"
		  StepPeriod		  "0"
		  BitWidth		  "18"
		  add_latency		  "2"
		  mult_latency		  "3"
		  bram_latency		  "2"
		  use_bram		  "1"
		  quantization		  "Truncate"
		  overflow		  "Wrap"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_0"
		  Ports			  [1, 1]
		  Position		  [90, 100, 120, 130]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_1"
		  Ports			  [1, 1]
		  Position		  [90, 200, 120, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_2"
		  Ports			  [1, 1]
		  Position		  [90, 300, 120, 330]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node0_3"
		  Ports			  [1, 1]
		  Position		  [90, 400, 120, 430]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_0"
		  Ports			  [1, 1]
		  Position		  [390, 100, 420, 130]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_1"
		  Ports			  [1, 1]
		  Position		  [390, 200, 420, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_2"
		  Ports			  [1, 1]
		  Position		  [390, 300, 420, 330]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node1_3"
		  Ports			  [1, 1]
		  Position		  [390, 400, 420, 430]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_0"
		  Ports			  [1, 1]
		  Position		  [690, 100, 720, 130]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_1"
		  Ports			  [1, 1]
		  Position		  [690, 200, 720, 230]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_2"
		  Ports			  [1, 1]
		  Position		  [690, 300, 720, 330]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "node2_3"
		  Ports			  [1, 1]
		  Position		  [690, 400, 720, 430]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "0"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice0"
		  Ports			  [1, 1]
		  Position		  [90, 72, 120, 88]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "slice1"
		  Ports			  [1, 1]
		  Position		  [390, 72, 420, 88]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Lower Bit Location + Width"
		  nbits			  "1"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "1"
		  base0			  "LSB of Input"
		  boolean_output	  "on"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [750, 17, 780, 33]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out0"
		  Position		  [750, 102, 780, 118]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out1"
		  Position		  [750, 202, 780, 218]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out2"
		  Position		  [750, 302, 780, 318]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "out3"
		  Position		  [750, 402, 780, 418]
		  Port			  "5"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "in0"
		  SrcPort		  1
		  DstBlock		  "node0_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in1"
		  SrcPort		  1
		  DstBlock		  "node0_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in2"
		  SrcPort		  1
		  DstBlock		  "node0_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "in3"
		  SrcPort		  1
		  DstBlock		  "node0_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "shift"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "slice0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "slice1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "node2_0"
		  SrcPort		  1
		  DstBlock		  "out0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node2_1"
		  SrcPort		  1
		  DstBlock		  "out2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node2_2"
		  SrcPort		  1
		  DstBlock		  "out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node2_3"
		  SrcPort		  1
		  DstBlock		  "out3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node0_0"
		  SrcPort		  1
		  DstBlock		  "butterfly1_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node0_2"
		  SrcPort		  1
		  DstBlock		  "butterfly1_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly1_0"
		  SrcPort		  1
		  DstBlock		  "node1_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_0"
		  SrcPort		  2
		  DstBlock		  "node1_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "butterfly1_0"
		    DstPort		    3
		  }
		  Branch {
		    DstBlock		    "butterfly1_1"
		    DstPort		    3
		  }
		}
		Line {
		  SrcBlock		  "slice0"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "butterfly1_0"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "butterfly1_1"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "node0_1"
		  SrcPort		  1
		  DstBlock		  "butterfly1_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node0_3"
		  SrcPort		  1
		  DstBlock		  "butterfly1_1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly1_1"
		  SrcPort		  1
		  DstBlock		  "node1_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_1"
		  SrcPort		  2
		  DstBlock		  "node1_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node1_0"
		  SrcPort		  1
		  DstBlock		  "butterfly2_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node1_1"
		  SrcPort		  1
		  DstBlock		  "butterfly2_0"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly2_0"
		  SrcPort		  1
		  DstBlock		  "node2_0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly2_0"
		  SrcPort		  2
		  DstBlock		  "node2_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_0"
		  SrcPort		  4
		  DstBlock		  "butterfly2_0"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "butterfly2_0"
		  SrcPort		  4
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "slice1"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "butterfly2_0"
		    DstPort		    4
		  }
		  Branch {
		    DstBlock		    "butterfly2_1"
		    DstPort		    4
		  }
		}
		Line {
		  SrcBlock		  "node1_2"
		  SrcPort		  1
		  DstBlock		  "butterfly2_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "node1_3"
		  SrcPort		  1
		  DstBlock		  "butterfly2_1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "butterfly2_1"
		  SrcPort		  1
		  DstBlock		  "node2_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly2_1"
		  SrcPort		  2
		  DstBlock		  "node2_3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "butterfly1_1"
		  SrcPort		  4
		  DstBlock		  "butterfly2_1"
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fft_unscrambler"
	      Ports		      [3, 3]
	      Position		      [550, 15, 670, 135]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "FFTSize=4, n_inputs=1"
	      AncestorBlock	      "casper_library/FFTs/fft_unscrambler"
	      UserDataPersistent      on
	      UserData		      "DataTag103"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "fft_unscrambler"
	      MaskPromptString	      "Size of FFT: (2^?)|Number of Simultaneo"
"us Inputs: (2^?)|BRAM Latency"
	      MaskStyleString	      "edit,edit,edit"
	      MaskTunableValueString  "on,on,on"
	      MaskCallbackString      "||"
	      MaskEnableString	      "on,on,on"
	      MaskVisibilityString    "on,on,on"
	      MaskToolTipString	      "on,on,on"
	      MaskVarAliasString      ",,"
	      MaskVariables	      "FFTSize=@1;n_inputs=@2;bram_latency=@3;"
	      MaskInitialization      "fft_unscrambler_init(gcb,...\n    'FFTS"
"ize',FFTSize,... \n    'n_inputs', n_inputs,...\n    'bram_latency', bram_lat"
"ency);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|1|2"
	      MaskTabNameString	      ",,"
	      System {
		Name			"fft_unscrambler"
		Location		[388, 319, 933, 736]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [30, 58, 60, 72]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [30, 78, 60, 92]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "In2"
		  Position		  [30, 98, 60, 112]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "const"
		  Ports			  [0, 1]
		  Position		  [225, 57, 250, 73]
		  SourceBlock		  "xbsIndex_r3/Constant"
		  SourceType		  "Xilinx Constant Block"
		  const			  "1"
		  equ			  "P=C"
		  arith_type		  "Boolean"
		  n_bits		  "1"
		  bin_pt		  "0"
		  opselect		  "C"
		  inp2			  "PCIN>>17"
		  opr			  "+"
		  inp1			  "P"
		  carry			  "CIN"
		  iostate		  "0"
		  explicit_period	  "on"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "reorder"
		  Ports			  [4, 4]
		  Position		  [265, 39, 360, 96]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "order=2"
		  AncestorBlock		  "casper_library/Reorder/reorder"
		  UserDataPersistent	  on
		  UserData		  "DataTag104"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "reorder"
		  MaskPromptString	  "Output Order:|Number of inputs|BRAM"
" Latency|Map Latency|Double Buffer"
		  MaskStyleString	  "edit,edit,edit,edit,edit"
		  MaskTunableValueString  "on,on,on,on,on"
		  MaskCallbackString	  "||||"
		  MaskEnableString	  "on,on,on,on,on"
		  MaskVisibilityString	  "on,on,on,on,on"
		  MaskToolTipString	  "on,on,on,on,on"
		  MaskVarAliasString	  ",,,,"
		  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;"
"map_latency=@4;double_buffer=@5;"
		  MaskInitialization	  "reorder_init(gcb, ...\n    'map', m"
"ap, ...\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ..."
"\n    'map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "[0 2 4 6 1 3 5 7]|2|2|1|0"
		  MaskTabNameString	  ",,,,"
		  System {
		    Name		    "reorder"
		    Location		    [142, 158, 899, 463]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [40, 63, 70, 77]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "en"
		    Position		    [25, 118, 55, 132]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din0"
		    Position		    [495, 83, 525, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [495, 163, 525, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Counter"
		    Ports		    [2, 1]
		    Position		    [95, 56, 145, 109]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Count Limited"
		    n_bits		    "3"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "7"
		    cnt_by_val		    "1"
		    operation		    "Up"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux"
		    Ports		    [3, 1]
		    Position		    [415, 36, 440, 104]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [170, 37, 200, 53]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice2"
		    Ports		    [1, 1]
		    Position		    [170, 77, 200, 93]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Lower Bit Location + Width"
		    nbits		    "2"
		    bit1		    "0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram0"
		    Ports		    [3, 1]
		    Position		    [615, 63, 680, 117]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "bram1"
		    Ports		    [3, 1]
		    Position		    [615, 143, 680, 197]
		    SourceBlock		    "xbsIndex_r3/Single Port RAM"
		    SourceType		    "Xilinx Single Port Random Access "
"Memory"
		    depth		    "4"
		    initVector		    "sin(pi*(0:15)/16)"
		    write_mode		    "Read Before Write"
		    latency		    "2"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_d0"
		    Ports		    [1, 1]
		    Position		    [305, 77, 345, 93]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din0"
		    Ports		    [1, 1]
		    Position		    [550, 80, 590, 100]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_din1"
		    Ports		    [1, 1]
		    Position		    [550, 160, 590, 180]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "2"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_map1"
		    Ports		    [1, 1]
		    Position		    [305, 175, 345, 195]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0*map_latency"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_sel"
		    Ports		    [1, 1]
		    Position		    [305, 37, 345, 53]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_valid"
		    Ports		    [1, 1]
		    Position		    [495, 13, 525, 27]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay_we"
		    Ports		    [1, 1]
		    Position		    [305, 115, 345, 135]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "map1"
		    Ports		    [1, 1]
		    Position		    [230, 175, 270, 195]
		    SourceBlock		    "xbsIndex_r3/ROM"
		    SourceType		    "Xilinx Single Port Read-Only Memo"
"ry"
		    depth		    "4"
		    initVector		    "[0 2 1 3]"
		    arith_type		    "Unsigned"
		    n_bits		    "2"
		    bin_pt		    "0"
		    latency		    "1"
		    init_zero		    "on"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "off"
		    init_reg		    "0"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    distributed_mem	    "on"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "post_sync_delay"
		    Ports		    [1, 1]
		    Position		    [135, 159, 155, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "3"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "pre_sync_delay"
		    Ports		    [1, 1]
		    Position		    [55, 159, 75, 201]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay_en"
		    Ports		    [2, 1]
		    Position		    [85, 159, 125, 201]
		    SourceBlock		    "casper_library/Delays/sync_delay_"
"en"
		    SourceType		    "sync_delay_en"
		    ShowPortLabels	    "on"
		    DelayLen		    "4"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [165, 173, 195, 187]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "valid"
		    Position		    [705, 13, 735, 27]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout0"
		    Position		    [705, 83, 735, 97]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout1"
		    Position		    [705, 163, 735, 177]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "delay_map1"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "map1"
		    SrcPort		    1
		    DstBlock		    "delay_map1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram1"
		    SrcPort		    1
		    DstBlock		    "dout1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din1"
		    SrcPort		    1
		    DstBlock		    "bram1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "delay_din1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "bram0"
		    SrcPort		    1
		    DstBlock		    "dout0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_din0"
		    SrcPort		    1
		    DstBlock		    "bram0"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din0"
		    SrcPort		    1
		    DstBlock		    "delay_din0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Mux"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_valid"
		    SrcPort		    1
		    DstBlock		    "valid"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_we"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "bram1"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "bram0"
		    DstPort		    3
		    }
		    Branch {
		    DstBlock		    "delay_valid"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "post_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay_en"
		    SrcPort		    1
		    DstBlock		    "post_sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "pre_sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_delay_en"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay_d0"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Slice2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "map1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "delay_d0"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "delay_sel"
		    SrcPort		    1
		    DstBlock		    "Mux"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    DstBlock		    "delay_sel"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Counter"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "en"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "delay_we"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "sync_delay_en"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "pre_sync_delay"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		    }
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "square_transposer"
		  Ports			  [3, 3]
		  Position		  [85, 30, 170, 120]
		  AttributesFormatString  "n_inputs=1"
		  AncestorBlock		  "casper_library/Reorder/square_trans"
"poser"
		  UserDataPersistent	  on
		  UserData		  "DataTag105"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "square_transposer"
		  MaskPromptString	  "Number of inputs (2^?):"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "n_inputs=@1;"
		  MaskInitialization	  "square_transposer_init(gcb,...\n   "
" 'n_inputs', n_inputs);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "1"
		  System {
		    Name		    "square_transposer"
		    Location		    [11, 180, 1007, 828]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [15, 13, 45, 27]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 173, 45, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [15, 253, 45, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayb1"
		    Ports		    [1, 1]
		    Position		    [270, 175, 300, 205]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayb2"
		    Ports		    [1, 1]
		    Position		    [270, 255, 300, 285]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayf1"
		    Ports		    [1, 1]
		    Position		    [60, 175, 90, 205]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "0"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delayf2"
		    Ports		    [1, 1]
		    Position		    [60, 255, 90, 285]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "barrel_switcher"
		    Ports		    [4, 3]
		    Position		    [120, 154, 240, 306]
		    AttributesFormatString  "n_inputs=1"
		    AncestorBlock	    "casper_library/Reorder/barrel_swi"
"tcher"
		    UserDataPersistent	    on
		    UserData		    "DataTag106"
		    MinAlgLoopOccurrences   off
		    RTWSystemCode	    "Auto"
		    FunctionWithSeparateData off
		    MaskHideContents	    off
		    MaskType		    "barrel_switcher"
		    MaskPromptString	    "Number of Inputs: (2^?)"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "n_inputs=@1;"
		    MaskInitialization	    "barrel_switcher_init(gcb,...\n   "
" 'n_inputs', n_inputs);"
		    MaskSelfModifiable	    on
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "1"
		    System {
		    Name		    "barrel_switcher"
		    Location		    [403, 74, 946, 728]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sel"
		    Position		    [15, 23, 45, 37]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "sync_in"
		    Position		    [15, 333, 45, 347]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In1"
		    Position		    [15, 173, 45, 187]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "In2"
		    Position		    [15, 253, 45, 267]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Delay_sync"
		    Ports		    [1, 1]
		    Position		    [55, 333, 85, 347]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux11"
		    Ports		    [3, 1]
		    Position		    [165, 147, 190, 213]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Mux21"
		    Ports		    [3, 1]
		    Position		    [165, 227, 190, 293]
		    SourceBlock		    "xbsIndex_r3/Mux"
		    SourceType		    "Xilinx Multiplexer Block"
		    inputs		    "2"
		    precision		    "Full"
		    arith_type		    "Signed  (2's comp)"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    mux_type		    "off"
		    use_rpm		    "off"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Slice1"
		    Ports		    [1, 1]
		    Position		    [85, 91, 130, 119]
		    SourceBlock		    "xbsIndex_r3/Slice"
		    SourceType		    "Xilinx Slice Block"
		    mode		    "Upper Bit Location + Width"
		    nbits		    "1"
		    bit1		    "-0"
		    base1		    "MSB of Input"
		    bit0		    "0"
		    base0		    "LSB of Input"
		    boolean_output	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [95, 333, 125, 347]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [315, 173, 345, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [315, 253, 345, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync_in"
		    SrcPort		    1
		    DstBlock		    "Delay_sync"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delay_sync"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel"
		    SrcPort		    1
		    DstBlock		    "Slice1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Slice1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux11"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "Mux21"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "Mux11"
		    DstPort		    3
		    }
		    }
		    Line {
		    SrcBlock		    "Mux21"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "counter"
		    Ports		    [1, 1]
		    Position		    [95, 87, 125, 123]
		    SourceBlock		    "xbsIndex_r3/Counter"
		    SourceType		    "Xilinx Counter Block"
		    cnt_type		    "Free Running"
		    n_bits		    "n_inputs"
		    bin_pt		    "0"
		    arith_type		    "Unsigned"
		    start_count		    "0"
		    cnt_to		    "Inf"
		    cnt_by_val		    "1"
		    operation		    "Down"
		    explicit_period	    "off"
		    period		    "1"
		    load_pin		    "off"
		    rst			    "on"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "delay0"
		    Ports		    [1, 1]
		    Position		    [270, 15, 300, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "1"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [315, 13, 345, 27]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out1"
		    Position		    [315, 173, 345, 187]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "Out2"
		    Position		    [315, 253, 345, 267]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    Points		    [0, 0]
		    Branch {
		    DstBlock		    "counter"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "barrel_switcher"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "counter"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    1
		    DstBlock		    "delay0"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "delay0"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In1"
		    SrcPort		    1
		    DstBlock		    "Delayf1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayf1"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    3
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    2
		    DstBlock		    "Delayb1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayb1"
		    SrcPort		    1
		    DstBlock		    "Out1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "In2"
		    SrcPort		    1
		    DstBlock		    "Delayf2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayf2"
		    SrcPort		    1
		    DstBlock		    "barrel_switcher"
		    DstPort		    4
		    }
		    Line {
		    SrcBlock		    "barrel_switcher"
		    SrcPort		    3
		    DstBlock		    "Delayb2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Delayb2"
		    SrcPort		    1
		    DstBlock		    "Out2"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [500, 38, 530, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [500, 93, 530, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out2"
		  Position		  [500, 148, 530, 162]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "const"
		  SrcPort		  1
		  DstBlock		  "reorder"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  2
		  DstBlock		  "reorder"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  3
		  DstBlock		  "Out1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In2"
		  SrcPort		  1
		  DstBlock		  "square_transposer"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "square_transposer"
		  SrcPort		  3
		  DstBlock		  "reorder"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "reorder"
		  SrcPort		  4
		  DstBlock		  "Out2"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice"
	      Ports		      [1, 1]
	      Position		      [100, 17, 130, 33]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "3"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [700, 17, 730, 33]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out0"
	      Position		      [700, 102, 730, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out1"
	      Position		      [700, 202, 730, 218]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in0"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in1"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "in2"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "in3"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "shift"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"fft_biplex_real_4x0"
		DstPort			6
	      }
	      Branch {
		DstBlock		"slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "fft_biplex_real_4x0"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "slice"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      6
	      DstBlock		      "fft_direct"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      1
	      DstBlock		      "fft_direct"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      2
	      DstBlock		      "fft_direct"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      3
	      DstBlock		      "fft_direct"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "fft_biplex_real_4x0"
	      SrcPort		      4
	      DstBlock		      "fft_direct"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      1
	      DstBlock		      "fft_unscrambler"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      2
	      DstBlock		      "fft_unscrambler"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      2
	      DstBlock		      "out0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "fft_direct"
	      SrcPort		      3
	      DstBlock		      "fft_unscrambler"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "fft_unscrambler"
	      SrcPort		      3
	      DstBlock		      "out1"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Misc"
      Ports		      []
      Position		      [165, 215, 215, 265]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Misc"
	Location		[49, 789, 551, 1063]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "adder_tree"
	  Ports			  [4, 2]
	  Position		  [120, 92, 195, 168]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "latency 6"
	  UserDataPersistent	  on
	  UserData		  "DataTag107"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "adder_tree"
	  MaskDescription	  "Sums all inputs using a tree of adds and de"
"lays."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
	  MaskPromptString	  "Number of Inputs|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "n_inputs=@1;latency=@2;"
	  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_inputs', n"
"_inputs, ...\n    'latency', latency);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "3|3"
	  MaskTabNameString	  ","
	  System {
	    Name		    "adder_tree"
	    Location		    [136, 624, 1045, 1294]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [30, 17, 60, 33]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      Position		      [30, 62, 60, 78]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din2"
	      Position		      [30, 102, 60, 118]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din3"
	      Position		      [30, 142, 60, 158]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr1"
	      Ports		      [2, 1]
	      Position		      [130, 40, 170, 100]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "3"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      pipelined		      on
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,e5391e11"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10"
" 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[14 21 30 39 46 46 43 46 4"
"6 37 46 40 30 20 14 23 14 14 17 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0"
" ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor("
"'black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
"bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{"
"-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr3"
	      Ports		      [2, 1]
	      Position		      [230, 40, 270, 100]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "3"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "14"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      pipelined		      on
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,60,2,1,white,blue,0,e5391e11"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10"
" 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[14 21 30 39 46 46 43 46 4"
"6 37 46 40 30 20 14 23 14 14 17 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0"
" ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor("
"'black');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\"
"bf{a + b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{"
"-3}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "dly2"
	      Ports		      [1, 1]
	      Position		      [130, 120, 170, 180]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      off
	      latency		      "3"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,60,1,1,white,blue,0,eabd56db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10"
" 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[14 21 30 39 46 46 43 46 4"
"6 37 46 40 30 20 14 23 14 14 17 14 14 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0"
" ],[0 60 60 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfp"
"rintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [80, 15, 110, 45]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      off
	      latency		      "6"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,23386583"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');disp('z^{-6}','texmode','on');\nfprintf('','COMME"
"NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [330, 17, 360, 33]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [330, 42, 360, 58]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "addr3"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "dly2"
	      SrcPort		      1
	      DstBlock		      "addr3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "addr1"
	      SrcPort		      1
	      DstBlock		      "addr3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din3"
	      SrcPort		      1
	      DstBlock		      "dly2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din2"
	      SrcPort		      1
	      DstBlock		      "addr1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      DstBlock		      "addr1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "bit_reverse"
	  Ports			  [1, 1]
	  Position		  [220, 89, 275, 111]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "1 bits"
	  UserDataPersistent	  on
	  UserData		  "DataTag108"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "bit_reverse"
	  MaskDescription	  "Reverses the bit order of the input.  Input"
" must be unsigned with binary point at position 0.  Costs nothing in hardware"
"."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_bit_reverse\\sp_bit_reverse.html''])')"
	  MaskPromptString	  "Number of Bits"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "n_bits=@1;"
	  MaskInitialization	  "bit_reverse_init(gcb,'n_bits', n_bits);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1"
	  System {
	    Name		    "bit_reverse"
	    Location		    [225, 486, 880, 877]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [20, 53, 50, 67]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [565, 53, 595, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "c_to_ri"
	  Ports			  [1, 2]
	  Position		  [45, 199, 85, 241]
	  AttributesFormatString  "8_7 r/i"
	  UserDataPersistent	  on
	  UserData		  "DataTag109"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "c_to_ri"
	  MaskDescription	  "Outputs real and imaginary components of a "
"complex input.\nUseful for simplifying interconnects.\nSee also: Real-Imag to"
" Complex (ri_to_c)"
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_c_to_ri\\sp_c_to_ri.html''])')"
	  MaskPromptString	  "Bit Width|Binary Point"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "n_bits=@1;bin_pt=@2;"
	  MaskInitialization	  "annotation=sprintf('%d_%d r/i',n_bits,bin_p"
"t);\nset_param(gcb,'AttributesFormatString',annotation);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|7"
	  MaskTabNameString	  ","
	  System {
	    Name		    "c_to_ri"
	    Location		    [698, 112, 968, 282]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [20, 63, 50, 77]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force_im"
	      Ports		      [1, 1]
	      Position		      [150, 79, 190, 111]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "bin_pt"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([11 6 13 6 11"
" 19 21 23 32 25 18 13 20 13 18 25 32 23 21 19 11 ],[3 8 15 22 27 27 25 27 27 "
"20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 32 "
"32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: b"
"egin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: "
"end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force_re"
	      Ports		      [1, 1]
	      Position		      [150, 29, 190, 61]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "bin_pt"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([11 6 13 6 11"
" 19 21 23 32 25 18 13 20 13 18 25 32 23 21 19 11 ],[3 8 15 22 27 27 25 27 27 "
"20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 32 "
"32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: b"
"egin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: "
"end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_im"
	      Ports		      [1, 1]
	      Position		      [80, 81, 125, 109]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "n_bits"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 22 24 26 34 28 22 18 26 18 22 28 34 26 24 22 15 ],[3 8 15 22 27 27 25 27 2"
"7 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 28"
" 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "slice_re"
	      Ports		      [1, 1]
	      Position		      [80, 31, 125, 59]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "n_bits"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 22 24 26 34 28 22 18 26 18 22 28 34 26 24 22 15 ],[3 8 15 22 27 27 25 27 2"
"7 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 28"
" 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "re"
	      Position		      [215, 38, 245, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "im"
	      Position		      [215, 88, 245, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "slice_re"
	      SrcPort		      1
	      DstBlock		      "force_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "slice_im"
	      SrcPort		      1
	      DstBlock		      "force_im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "force_re"
	      SrcPort		      1
	      DstBlock		      "re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "force_im"
	      SrcPort		      1
	      DstBlock		      "im"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -25]
		DstBlock		"slice_re"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"slice_im"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "complex_addsub"
	  Ports			  [2, 2]
	  Position		  [320, 19, 380, 66]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskPromptString	  "Bit Wdith|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "BitWidth=@1;add_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "18|2"
	  MaskTabNameString	  ","
	  System {
	    Name		    "complex_addsub"
	    Location		    [408, 185, 992, 542]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [25, 43, 55, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [25, 138, 55, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [175, 25, 225, 80]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,55,2,1,white,blue,0,89752214"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[8 16 28 40 48 48 44 48 48"
" 37 48 40 28 16 8 19 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"55 55 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a +"
" b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','"
"texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub1"
	      Ports		      [2, 1]
	      Position		      [175, 95, 225, 150]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Subtraction"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,55,2,1,white,blue,0,2d46ec54"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[8 16 28 40 48 48 44 48 48"
" 37 48 40 28 16 8 19 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"55 55 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a -"
" b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','"
"texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub2"
	      Ports		      [2, 1]
	      Position		      [175, 170, 225, 225]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Subtraction"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,55,2,1,white,blue,0,2d46ec54"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[8 16 28 40 48 48 44 48 48"
" 37 48 40 28 16 8 19 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"55 55 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a -"
" b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','"
"texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub3"
	      Ports		      [2, 1]
	      Position		      [175, 240, 225, 295]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,55,2,1,white,blue,0,89752214"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[8 16 28 40 48 48 44 48 48"
" 37 48 40 28 16 8 19 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"55 55 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a +"
" b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','"
"texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [305, 40, 350, 70]
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth - 1"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,b1f514c1"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\ncolor('bl"
"ack');disp('\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end icon "
"text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert1"
	      Ports		      [1, 1]
	      Position		      [305, 110, 350, 140]
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth - 1"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,b1f514c1"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\ncolor('bl"
"ack');disp('\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end icon "
"text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert2"
	      Ports		      [1, 1]
	      Position		      [305, 185, 350, 215]
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth - 1"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,b1f514c1"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\ncolor('bl"
"ack');disp('\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end icon "
"text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert3"
	      Ports		      [1, 1]
	      Position		      [305, 255, 350, 285]
	      SourceBlock	      "xbsIndex_r4/Convert"
	      SourceType	      "Xilinx Type Converter Block"
	      infoedit		      "Hardware notes: rounding and saturating"
" require hardware resources; truncating and wrapping do not."
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth - 1"
	      quantization	      "Round  (unbiased: Even Values)"
	      overflow		      "Wrap"
	      latency		      "add_latency"
	      dbl_ovrd		      "off"
	      pipeline		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "convert"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,30,1,1,white,blue,0,b1f514c1"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 23 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 2"
"7 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 3"
"0 30 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'cast');\ncolor('bl"
"ack');disp('\\newlinez^{-2}','texmode','on');\nfprintf('','COMMENT: end icon "
"text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift"
	      Ports		      [1, 1]
	      Position		      [245, 45, 280, 65]
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block "
"costs nothing if full output precision is used."
	      shift_dir		      "Right"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,ab12bc43"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 35 35 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([12 9 14 9 12"
" 17 18 19 25 21 17 14 19 14 17 21 25 19 18 17 12 ],[2 5 10 15 18 18 17 18 18 "
"14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 35 35 0 ],[0 20 2"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newline\\bf{X >> 1}\\newlinez^{-0}',"
"'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift1"
	      Ports		      [1, 1]
	      Position		      [245, 115, 280, 135]
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block "
"costs nothing if full output precision is used."
	      shift_dir		      "Right"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,ab12bc43"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 35 35 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([12 9 14 9 12"
" 17 18 19 25 21 17 14 19 14 17 21 25 19 18 17 12 ],[2 5 10 15 18 18 17 18 18 "
"14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 35 35 0 ],[0 20 2"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newline\\bf{X >> 1}\\newlinez^{-0}',"
"'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift2"
	      Ports		      [1, 1]
	      Position		      [245, 190, 280, 210]
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block "
"costs nothing if full output precision is used."
	      shift_dir		      "Right"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,ab12bc43"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 35 35 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([12 9 14 9 12"
" 17 18 19 25 21 17 14 19 14 17 21 25 19 18 17 12 ],[2 5 10 15 18 18 17 18 18 "
"14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 35 35 0 ],[0 20 2"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newline\\bf{X >> 1}\\newlinez^{-0}',"
"'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift3"
	      Ports		      [1, 1]
	      Position		      [245, 260, 280, 280]
	      SourceBlock	      "xbsIndex_r4/Shift"
	      SourceType	      "Xilinx Binary Shift Operator Block"
	      infoedit		      "Hardware notes: In hardware this block "
"costs nothing if full output precision is used."
	      shift_dir		      "Right"
	      shift_bits	      "1"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "shift"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "35,20,1,1,white,blue,0,ab12bc43"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 35 35 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([12 9 14 9 12"
" 17 18 19 25 21 17 14 19 14 17 21 25 19 18 17 12 ],[2 5 10 15 18 18 17 18 18 "
"14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 35 35 0 ],[0 20 2"
"0 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newline\\bf{X >> 1}\\newlinez^{-0}',"
"'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [80, 29, 120, 71]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag110"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri1"
	      Ports		      [1, 2]
	      Position		      [80, 124, 120, 166]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag111"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [395, 44, 435, 86]
	      UserDataPersistent      on
	      UserData		      "DataTag112"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "on"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ri_to_c1"
	      Ports		      [2, 1]
	      Position		      [395, 109, 435, 151]
	      UserDataPersistent      on
	      UserData		      "DataTag113"
	      SourceBlock	      "casper_library/Misc/ri_to_c"
	      SourceType	      "ri_to_c"
	      ShowPortLabels	      "on"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a+b"
	      Position		      [460, 58, 490, 72]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "a-b"
	      Position		      [460, 123, 490, 137]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Shift3"
	      SrcPort		      1
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "Shift2"
	      SrcPort		      1
	      DstBlock		      "Convert2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift1"
	      SrcPort		      1
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "c_to_ri1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c1"
	      SrcPort		      1
	      DstBlock		      "a-b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "a+b"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert2"
	      SrcPort		      1
	      Points		      [10, 0; 0, -125]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      2
	      Points		      [30, 0; 0, 55]
	      Branch {
		Points			[0, 70]
		DstBlock		"AddSub3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"AddSub2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri1"
	      SrcPort		      1
	      Points		      [30, 0; 0, -25]
	      Branch {
		Points			[0, -45]
		DstBlock		"AddSub"
		DstPort			2
	      }
	      Branch {
		DstBlock		"AddSub1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [25, 0; 0, 125]
	      Branch {
		Points			[0, 70]
		DstBlock		"AddSub3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		DstBlock		"AddSub"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "AddSub3"
	      SrcPort		      1
	      DstBlock		      "Shift3"
	      DstPort		      1
	    }
	    Line {
	      Labels		      [0, 0]
	      SrcBlock		      "AddSub2"
	      SrcPort		      1
	      DstBlock		      "Shift2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub1"
	      SrcPort		      1
	      DstBlock		      "Shift1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "Shift"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert1"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "ri_to_c1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Convert3"
	      SrcPort		      1
	      Points		      [20, 0; 0, -150]
	      DstBlock		      "ri_to_c1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "edge"
	  Ports			  [1, 1]
	  Position		  [155, 21, 190, 39]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "edge"
	  MaskDescription	  "Outputs true if a boolean input signal is n"
"ot equal to its value last clock."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\edge_usage.html''])')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "edge"
	    Location		    [534, 310, 769, 394]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [25, 28, 55, 42]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [90, 25, 110, 45]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "20,20,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 20 20 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([4 1 6 1 4 9 "
"10 11 17 13 9 6 11 6 9 13 17 11 10 9 4 ],[2 5 10 15 18 18 17 18 18 14 18 15 1"
"0 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 20 20 0 ],[0 20 20 0 0 ]);"
"\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon "
"text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: "
"end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [125, 28, 155, 57]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,54bbd59c"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 29 29 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 21 15 10 17 10 15 21 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 21 2"
"7 22 15 8 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 29 29 0 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlinexor\\newlinez^{-0}','texmode','on"
"');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [180, 38, 210, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Delay4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 15]
		DstBlock		"Logical3"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "freeze_cntr"
	  Ports			  [2, 3]
	  Position		  [40, 62, 80, 98]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "freeze_cntr"
	  MaskDescription	  "A freeze counter is an enabled counter whic"
"h holds its final value (regardless of enables)\nuntil it is reset."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\freeze_cntr_usage.html''])')"
	  MaskPromptString	  "Counter Length (2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "CounterBits=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5"
	  System {
	    Name		    "freeze_cntr"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [100, 213, 130, 227]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rst"
	      Position		      [210, 208, 240, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter3"
	      Ports		      [2, 1]
	      Position		      [270, 200, 320, 255]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "1023"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "CounterBits + 1"
	      bin_pt		      "0"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "counter"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,55,2,1,white,blue,0,eceade92"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[8 16 28 40 48 48 44 48 48"
" 37 48 40 28 16 8 19 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"55 55 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('bla"
"ck');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out')"
";\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [240, 130, 265, 150]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complem"
"ent) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,1ab4a85f"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([7 4 9 4 7 12"
" 13 14 20 16 12 9 14 9 12 16 20 14 13 12 7 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text')"
";\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [105, 245, 130, 265]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complem"
"ent) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,20,1,1,white,blue,0,1ab4a85f"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([7 4 9 4 7 12"
" 13 14 20 16 12 9 14 9 12 16 20 14 13 12 7 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 20 20 0 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text')"
";\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [280, 125, 325, 180]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,55,2,1,white,blue,0,087b5522"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10"
" 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[10 17 28 39 46 46 43 46 4"
"6 36 46 39 28 17 10 20 10 10 13 10 10 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0"
" ],[0 55 55 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}'"
",'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical5"
	      Ports		      [2, 1]
	      Position		      [145, 201, 200, 274]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "55,73,2,1,white,blue,0,087b5522"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 73 73 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[15 24 37 50 59 59 55 59 5"
"9 47 59 50 37 24 15 27 15 15 19 15 15 ],[0.98 0.96 0.92]);\nplot([0 0 55 55 0"
" ],[0 73 73 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}'"
",'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable"
	      Ports		      [1, 1]
	      Position		      [390, 221, 430, 239]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "CounterBits"
	      boolean_output	      "off"
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,18,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 18 18 ],[0.77 0.82 0.91]);\npatch([15 12 16 12 "
"15 20 21 22 27 23 19 16 20 16 19 23 27 22 21 20 15 ],[2 5 9 13 16 16 15 16 16"
" 12 16 13 9 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 18 1"
"8 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('',"
"'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable1"
	      Ports		      [1, 1]
	      Position		      [345, 271, 385, 289]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "on"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,18,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 18 18 ],[0.77 0.82 0.91]);\npatch([15 12 16 12 "
"15 20 21 22 27 23 19 16 20 16 19 23 27 22 21 20 15 ],[2 5 9 13 16 16 15 16 16"
" 12 16 13 9 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 18 1"
"8 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('',"
"'COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "addr"
	      Position		      [460, 223, 490, 237]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "we"
	      Position		      [350, 148, 380, 162]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "done"
	      Position		      [420, 273, 450, 287]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "we"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter3"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"enable1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"enable"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "enable1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 45; -305, 0]
		DstBlock		"Inverter1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"done"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical5"
	      SrcPort		      1
	      Points		      [50, 0]
	      Branch {
		Points			[0, -75]
		DstBlock		"Logical1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Counter3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "rst"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, -45; -25, 0]
		DstBlock		"Inverter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Counter3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "enable"
	      SrcPort		      1
	      DstBlock		      "addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "Logical5"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "negedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [210, 21, 245, 39]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "negedge"
	  MaskDescription	  "Outputs true if a boolean input signal is c"
"urrently false, but was true last clock."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\negedge_usage.html''])')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "negedge"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,46,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 46 46 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10"
" 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[5 12 23 34 41 41 38 41 41"
" 31 41 34 23 12 5 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 4"
"6 46 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 78, 200, 112]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complem"
"ent) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,34,1,1,white,blue,0,1ab4a85f"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 34 34 ],[0.77 0.82 0.91]);\npatch([16 10 18 10 "
"16 25 27 29 39 31 24 19 27 19 24 31 39 29 27 25 16 ],[4 10 18 26 32 32 30 32 "
"32 24 31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0"
" 34 34 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMEN"
"T: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end "
"icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "60,87,2,1,white,blue,0,087b5522"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 87 87 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[20 30 44 58 68 68 64 68 6"
"8 55 68 59 44 29 20 33 20 20 24 20 20 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 87 87 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}'"
",'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge"
	  Tag			  "Rising Edge Detector"
	  Ports			  [1, 1]
	  Position		  [100, 21, 135, 39]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "posedge"
	  MaskDescription	  "Outputs true if a boolean input signal is t"
"rue this clock and was false last clock."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\posedge_usage.html''])')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "posedge"
	    Location		    [2, 74, 1014, 724]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 43, 55, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [75, 27, 120, 73]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,46,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 46 46 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10"
" 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[5 12 23 34 41 41 38 41 41"
" 31 41 34 23 12 5 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 4"
"6 46 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [150, 33, 200, 67]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complem"
"ent) operator."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,34,1,1,white,blue,0,1ab4a85f"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 34 34 ],[0.77 0.82 0.91]);\npatch([16 10 18 10 "
"16 25 27 29 39 31 24 19 27 19 24 31 39 29 27 25 16 ],[4 10 18 26 32 32 30 32 "
"32 24 31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0"
" 34 34 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMEN"
"T: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end "
"icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [225, 29, 285, 116]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      "off"
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "60,87,2,1,white,blue,0,087b5522"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 87 87 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14"
" 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[20 30 44 58 68 68 64 68 6"
"8 55 68 59 44 29 20 33 20 20 24 20 20 ],[0.98 0.96 0.92]);\nplot([0 0 60 60 0"
" ],[0 87 87 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}'"
",'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [305, 63, 335, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Logical"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Logical"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "power"
	  Ports			  [1, 1]
	  Position		  [40, 126, 85, 144]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskPromptString	  "Bit Width"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "BitWidth=@1;"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "18"
	  System {
	    Name		    "power"
	    Location		    [2, 74, 804, 722]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [25, 93, 55, 107]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [85, 79, 125, 121]
	      AttributesFormatString  "18_17 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag114"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      n_bits		      "BitWidth"
	      bin_pt		      "BitWidth-1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_square"
	      Ports		      [2, 1]
	      Position		      [170, 122, 220, 173]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "on"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,9c0d74db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "power_adder"
	      Ports		      [2, 1]
	      Position		      [255, 77, 305, 128]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "2"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth * 2"
	      bin_pt		      "BitWidth * 2 - 1"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,89752214"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a +"
" b}','texmode','on');\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-2}','"
"texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_square"
	      Ports		      [2, 1]
	      Position		      [170, 27, 220, 78]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "3"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "on"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,9c0d74db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-3}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "power"
	      Position		      [335, 98, 365, 112]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [10, 0; 0, 25]
	      Branch {
		DstBlock		"imag_square"
		DstPort			1
	      }
	      Branch {
		Points			[0, 25]
		DstBlock		"imag_square"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [10, 0; 0, -25]
	      Branch {
		DstBlock		"real_square"
		DstPort			2
	      }
	      Branch {
		Points			[0, -25]
		DstBlock		"real_square"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_square"
	      SrcPort		      1
	      Points		      [5, 0; 0, 35]
	      DstBlock		      "power_adder"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_square"
	      SrcPort		      1
	      Points		      [5, 0; 0, -35]
	      DstBlock		      "power_adder"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "power_adder"
	      SrcPort		      1
	      DstBlock		      "power"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pulse_ext"
	  Ports			  [1, 1]
	  Position		  [40, 21, 75, 39]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "pulse_ext"
	  MaskDescription	  "Extends a boolean signal to be high for the"
" specified number of clocks after\nthe last high input."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\pulse_ext_usage.html''])')"
	  MaskPromptString	  "Length of Pulse"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "pulse_len=@1;"
	  MaskInitialization	  "bits = ceil(log2(pulse_len+1));"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5"
	  System {
	    Name		    "pulse_ext"
	    Location		    [690, 701, 1252, 951]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [20, 43, 50, 57]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [145, 109, 215, 141]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "pulse_len"
	      n_bits		      "bits"
	      bin_pt		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "70,32,0,1,white,blue,0,43edef7a"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 70 70 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([26 21 28 21 "
"26 34 36 38 47 40 33 28 35 28 33 40 47 38 36 34 26 ],[3 8 15 22 27 27 25 27 2"
"7 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 70 70 0 ],[0 3"
"2 32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('output',1,'5');\nfprintf('','"
"COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter3"
	      Ports		      [2, 1]
	      Position		      [165, 35, 215, 90]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "1023"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "bits"
	      bin_pt		      "0"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "counter"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,55,2,1,white,blue,0,eceade92"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[8 16 28 40 48 48 44 48 48"
" 37 48 40 28 16 8 19 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"55 55 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('bla"
"ck');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out')"
";\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational5"
	      Ports		      [2, 1]
	      Position		      [240, 93, 285, 137]
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator B"
"lock"
	      mode		      "a!=b"
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,1d65505e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 44 44 ],[0.77 0.82 0.91]);\npatch([10 3 13 3 10"
" 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 39 39"
" 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 4"
"4 44 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT:"
" begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black'"
");port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a!=b}\\newli"
"nez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [85, 37, 130, 63]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"posedge"
		Location		[2, 74, 1014, 724]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In"
		  Position		  [25, 43, 55, 57]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [75, 27, 120, 73]
		  SourceBlock		  "xbsIndex_r4/Delay"
		  SourceType		  "Xilinx Delay Block"
		  infoedit		  "Hardware notes: A delay line is a c"
"hain, each link of which is an SRL16 followed by a flip-flop."
		  en			  "off"
		  latency		  "1"
		  dbl_ovrd		  "off"
		  reg_retiming		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "delay"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "45,46,1,1,white,blue,0,fc531c0e"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 45 45 0 ],[0 0 46 46 ],[0.77 0.82 0.91]);\npatch([10 3 14 "
"3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[5 12 23 34 41 41 38 4"
"1 41 31 41 34 23 12 5 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],"
"[0 46 46 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMM"
"ENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprin"
"tf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 33, 200, 67]
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's com"
"plement) operator."
		  en			  "off"
		  latency		  "0"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "50,34,1,1,white,blue,0,1ab4a85f"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 50 50 0 ],[0 0 34 34 ],[0.77 0.82 0.91]);\npatch([16 10 18"
" 10 16 25 27 29 39 31 24 19 27 19 24 31 39 29 27 25 16 ],[4 10 18 26 32 32 30"
" 32 32 24 31 26 18 10 5 12 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 "
"],[0 34 34 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','CO"
"MMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: "
"end icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Logical"
		  Ports			  [2, 1]
		  Position		  [225, 29, 285, 116]
		  SourceBlock		  "xbsIndex_r4/Logical"
		  SourceType		  "Xilinx Logical Block Block"
		  logical_function	  "AND"
		  inputs		  "2"
		  en			  "off"
		  latency		  "0"
		  precision		  "Full"
		  arith_type		  "Unsigned"
		  n_bits		  "8"
		  bin_pt		  "2"
		  align_bp		  "on"
		  dbl_ovrd		  "off"
		  xl_use_area		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "logical"
		  block_version		  "9.1.01"
		  sg_icon_stat		  "60,87,2,1,white,blue,0,087b5522"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 60 60 0 ],[0 0 87 87 ],[0.77 0.82 0.91]);\npatch([14 4 18 "
"4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[20 30 44 58 68 68 64 "
"68 68 55 68 59 44 29 20 33 20 20 24 20 20 ],[0.98 0.96 0.92]);\nplot([0 0 60 "
"60 0 ],[0 87 87 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('"
"','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{"
"-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out"
		  Position		  [305, 63, 335, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Inverter"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Logical"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "In"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 45]
		    DstBlock		    "Logical"
		    DstPort		    2
		  }
		}
		Line {
		  SrcBlock		  "Logical"
		  SrcPort		  1
		  DstBlock		  "Out"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [325, 108, 355, 122]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Counter3"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Relational5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational5"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 45; -160, 0; 0, -85]
		DstBlock		"Counter3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      DstBlock		      "Counter3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ri_to_c"
	  Ports			  [2, 1]
	  Position		  [120, 199, 160, 241]
	  UserDataPersistent	  on
	  UserData		  "DataTag115"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "ri_to_c"
	  MaskDescription	  "Concatenates real and imaginary inputs into"
" a complex output.\nUseful for simplifying interconnects.\nSee also: Complex "
"to Real-Imag (c_to_ri)"
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\ri_to_c_usage.html''])')"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "ri_to_c"
	    Location		    [512, 151, 787, 285]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "re"
	      Position		      [25, 38, 55, 52]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "im"
	      Position		      [25, 88, 55, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "concat"
	      Ports		      [2, 1]
	      Position		      [145, 40, 195, 95]
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,55,2,1,white,blue,0,59d62d82"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[8 16 28 40 48 48 44 48 48"
" 37 48 40 28 16 8 19 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"55 55 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('blac"
"k');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force_im"
	      Ports		      [1, 1]
	      Position		      [80, 79, 120, 111]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([11 6 13 6 11"
" 19 21 23 32 25 18 13 20 13 18 25 32 23 21 19 11 ],[3 8 15 22 27 27 25 27 27 "
"20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 32 "
"32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: b"
"egin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: "
"end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "force_re"
	      Ports		      [1, 1]
	      Position		      [80, 29, 120, 61]
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,32,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([11 6 13 6 11"
" 19 21 23 32 25 18 13 20 13 18 25 32 23 21 19 11 ],[3 8 15 22 27 27 25 27 27 "
"20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 32 "
"32 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: b"
"egin icon text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: "
"end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "c"
	      Position		      [220, 63, 250, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "force_re"
	      SrcPort		      1
	      Points		      [0, 10]
	      DstBlock		      "concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "force_im"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "re"
	      SrcPort		      1
	      DstBlock		      "force_re"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "concat"
	      SrcPort		      1
	      DstBlock		      "c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "im"
	      SrcPort		      1
	      DstBlock		      "force_im"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Multipliers"
      Ports		      []
      Position		      [165, 290, 215, 340]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Multipliers"
	Location		[48, 284, 524, 645]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult"
	  Ports			  [4, 2]
	  Position		  [295, 17, 335, 78]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  BlockChoice		  "cmult_4bit_br"
	  TemplateBlock		  "self"
	  MemberBlocks		  "cmult_4bit_br,cmult_4bit_em,cmult_4bit_sl"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "cmult"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "cmult"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [20, 40, 40, 60]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [20, 80, 40, 100]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [20, 120, 40, 140]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 160, 40, 180]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmult_4bit_br"
	      Ports		      [4, 2]
	      Position		      [100, 40, 140, 80]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      SourceBlock	      "casper_library/Multipliers/cmult_4bit_b"
"r"
	      SourceType	      "cmult_4bit_br"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      mult_latency	      "1"
	      add_latency	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [200, 40, 220, 60]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [200, 80, 220, 100]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "cmult_4bit_br"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmult_4bit_br"
	      SrcPort		      2
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult*"
	  Ports			  [4, 2]
	  Position		  [295, 101, 335, 164]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  BlockChoice		  "cmult_4bit_br*"
	  TemplateBlock		  "self"
	  MemberBlocks		  "cmult_4bit_br*,cmult_4bit_em*,cmult_4bit_sl"
"*"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "cmult*"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "cmult*"
	    Location		    [148, 182, 646, 482]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [20, 40, 40, 60]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [20, 80, 40, 100]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [20, 120, 40, 140]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [20, 160, 40, 180]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "cmult_4bit_br*"
	      Ports		      [4, 2]
	      Position		      [100, 40, 140, 80]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      SourceBlock	      "casper_library/Multipliers/cmult_4bit_b"
"r*"
	      SourceType	      "cmult_4bit_br*"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      mult_latency	      "1"
	      add_latency	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [200, 40, 220, 60]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [200, 80, 220, 100]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br*"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br*"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br*"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      DstBlock		      "cmult_4bit_br*"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "cmult_4bit_br*"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "cmult_4bit_br*"
	      SrcPort		      2
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult_4bit_br"
	  Ports			  [4, 2]
	  Position		  [210, 17, 250, 78]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "cmult_4bit_br"
	  MaskDescription	  "Perform a complex multiplication (a+bi)(c-d"
"i)=(ac-bd)+(ad+bc)i. Implements the logic in Block RAM."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_cmult_4bit_br\\sp_cmult_4bit_br.html''])')"
	  MaskPromptString	  "Mult Latency|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "mult_latency=@1;add_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|0"
	  MaskTabNameString	  ","
	  System {
	    Name		    "cmult_4bit_br"
	    Location		    [156, 212, 801, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [110, 33, 140, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [115, 118, 145, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [115, 193, 145, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [115, 268, 145, 282]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [265, 26, 305, 79]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,53,2,1,white,blue,0,59d62d82"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 53 53 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10"
" 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[11 18 27 36 43 43 40 43 4"
"3 34 43 37 27 17 11 20 11 11 14 11 11 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0"
" ],[0 53 53 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor"
"('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');"
"\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [265, 111, 305, 164]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,53,2,1,white,blue,0,59d62d82"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 53 53 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10"
" 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[11 18 27 36 43 43 40 43 4"
"3 34 43 37 27 17 11 20 11 11 14 11 11 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0"
" ],[0 53 53 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor"
"('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');"
"\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [265, 196, 305, 249]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,53,2,1,white,blue,0,59d62d82"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 53 53 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10"
" 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[11 18 27 36 43 43 40 43 4"
"3 34 43 37 27 17 11 20 11 11 14 11 11 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0"
" ],[0 53 53 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor"
"('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');"
"\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat3"
	      Ports		      [2, 1]
	      Position		      [265, 281, 305, 334]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,53,2,1,white,blue,0,59d62d82"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 53 53 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10"
" 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[11 18 27 36 43 43 40 43 4"
"3 34 43 37 27 17 11 20 11 11 14 11 11 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0"
" ],[0 53 53 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor"
"('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');"
"\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM"
	      Ports		      [1, 1]
	      Position		      [320, 29, 370, 81]
	      SourceBlock	      "xbsIndex_r4/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory Blo"
"ck"
	      depth		      "256"
	      initVector	      "transpose(transpose([0:7 -8:-1]) * [0:7"
" -8:-1]) / 64"
	      distributed_mem	      "Block RAM"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      latency		      "mult_latency"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      dbl_ovrd		      "off"
	      optimize		      "Area"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "sprom"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,52,1,1,white,blue,0,a8b86474"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 52 52 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"52 52 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('bl"
"ack');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM1"
	      Ports		      [1, 1]
	      Position		      [320, 114, 370, 166]
	      SourceBlock	      "xbsIndex_r4/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory Blo"
"ck"
	      depth		      "256"
	      initVector	      "transpose([0:7 -8:-1]) * [0:7 -8:-1] / "
"64"
	      distributed_mem	      "Block RAM"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      latency		      "mult_latency"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      dbl_ovrd		      "off"
	      optimize		      "Area"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "sprom"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,52,1,1,white,blue,0,a8b86474"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 52 52 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"52 52 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('bl"
"ack');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM2"
	      Ports		      [1, 1]
	      Position		      [320, 199, 370, 251]
	      SourceBlock	      "xbsIndex_r4/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory Blo"
"ck"
	      depth		      "256"
	      initVector	      "transpose([0:7 -8:-1]) * [0:7 -8:-1] / "
"64"
	      distributed_mem	      "Block RAM"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      latency		      "mult_latency"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      dbl_ovrd		      "off"
	      optimize		      "Area"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "sprom"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,52,1,1,white,blue,0,a8b86474"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 52 52 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"52 52 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('bl"
"ack');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM3"
	      Ports		      [1, 1]
	      Position		      [320, 284, 370, 336]
	      SourceBlock	      "xbsIndex_r4/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory Blo"
"ck"
	      depth		      "256"
	      initVector	      "transpose([0:7 -8:-1]) * [0:7 -8:-1] / "
"64"
	      distributed_mem	      "Block RAM"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      latency		      "mult_latency"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      dbl_ovrd		      "off"
	      optimize		      "Area"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "sprom"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,52,1,1,white,blue,0,a8b86474"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 52 52 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"52 52 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('bl"
"ack');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [220, 58, 245, 72]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [220, 118, 245, 132]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [220, 33, 245, 47]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret4"
	      Ports		      [1, 1]
	      Position		      [220, 143, 245, 157]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret5"
	      Ports		      [1, 1]
	      Position		      [220, 203, 245, 217]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret6"
	      Ports		      [1, 1]
	      Position		      [220, 228, 245, 242]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret7"
	      Ports		      [1, 1]
	      Position		      [220, 288, 245, 302]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret8"
	      Ports		      [1, 1]
	      Position		      [220, 313, 245, 327]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Resource Estimator"
	      Tag		      "resEstTag"
	      Ports		      []
	      Position		      [553, 28, 606, 81]
	      ShowName		      off
	      AttributesFormatString  "Resource\\nEstimator"
	      SourceBlock	      "xbsIndex_r4/Resource Estimator"
	      SourceType	      "Xilinx Resource Estimator Block"
	      Slices		      "10"
	      FFs		      "18"
	      BRAMs		      "4"
	      LUTs		      "16"
	      IOBs		      "0"
	      EBMs		      "0"
	      TBUFs		      "0"
	      xl_use_estimator_area   "off"
	      est_options	      "Estimate"
	      xl_estimator_area	      "[10 18 4 16 0 0 0]"
	      mrp_directory	      "B:\\projects\\eor_eight_station"
	      simulink_period	      "1"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "resource_estimator"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "53,53,-1,-1,blue,white,0,07734"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 53 53 0 ],[0 0 53 53 ],[0.98 0.96 0.92]);\npatch([13 4 16 4 13"
" 27 31 35 50 38 27 19 31 19 27 38 50 35 31 27 13 ],[6 15 27 39 48 48 44 48 48"
" 36 47 39 27 15 7 18 6 6 10 6 6 ],[0.77 0.82 0.91]);\nplot([0 0 53 53 0 ],[0 "
"53 53 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_sum"
	      Ports		      [2, 1]
	      Position		      [395, 232, 445, 283]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,84d1e665"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a +"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_sum"
	      Ports		      [2, 1]
	      Position		      [395, 72, 445, 123]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Subtraction"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,f28631c4"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a -"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [490, 93, 520, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [500, 253, 530, 267]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "ROM"
	      SrcPort		      1
	      Points		      [0, 30]
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ROM1"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ROM2"
	      SrcPort		      1
	      Points		      [0, 20]
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ROM3"
	      SrcPort		      1
	      Points		      [0, -40]
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"Reinterpret3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 255]
		DstBlock		"Reinterpret7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, -135]
		DstBlock		"Reinterpret1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"Reinterpret6"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [-10, 0; 65, 0]
	      Branch {
		DstBlock		"Reinterpret2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Reinterpret5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[0, -125]
		DstBlock		"Reinterpret4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"Reinterpret8"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "ROM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ROM1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ROM2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat3"
	      SrcPort		      1
	      DstBlock		      "ROM3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret4"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret5"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret6"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret7"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret8"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult_4bit_br*"
	  Ports			  [4, 2]
	  Position		  [210, 102, 250, 163]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "cmult_4bit_br*"
	  MaskDescription	  "Perform a conjugating complex multiplicatio"
"n (a+bi)(c-di)=(ac+bd)+(bc-ad)i. Implements the logic in Block RAM."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_cmult_4bit_br_\\sp_cmult_4bit_br_.html''])')"
	  MaskPromptString	  "Mult Latency|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "mult_latency=@1;add_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|0"
	  MaskTabNameString	  ","
	  System {
	    Name		    "cmult_4bit_br*"
	    Location		    [156, 217, 791, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [110, 33, 140, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [115, 118, 145, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [115, 193, 145, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [115, 268, 145, 282]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [265, 26, 305, 79]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,53,2,1,white,blue,0,59d62d82"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 53 53 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10"
" 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[11 18 27 36 43 43 40 43 4"
"3 34 43 37 27 17 11 20 11 11 14 11 11 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0"
" ],[0 53 53 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor"
"('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');"
"\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat1"
	      Ports		      [2, 1]
	      Position		      [265, 111, 305, 164]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,53,2,1,white,blue,0,59d62d82"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 53 53 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10"
" 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[11 18 27 36 43 43 40 43 4"
"3 34 43 37 27 17 11 20 11 11 14 11 11 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0"
" ],[0 53 53 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor"
"('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');"
"\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat2"
	      Ports		      [2, 1]
	      Position		      [265, 196, 305, 249]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,53,2,1,white,blue,0,59d62d82"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 53 53 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10"
" 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[11 18 27 36 43 43 40 43 4"
"3 34 43 37 27 17 11 20 11 11 14 11 11 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0"
" ],[0 53 53 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor"
"('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');"
"\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat3"
	      Ports		      [2, 1]
	      Position		      [265, 281, 305, 334]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Concat"
	      SourceType	      "Xilinx Bus Concatenator Block"
	      infoedit		      "Concatenates two or more inputs.  Outpu"
"t will be cast to an unsigned value with the binary point at zero."
	      num_inputs	      "2"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "concat"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,53,2,1,white,blue,0,59d62d82"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 53 53 ],[0.77 0.82 0.91]);\npatch([10 3 12 3 10"
" 21 24 27 38 29 20 14 24 14 20 29 38 27 24 21 10 ],[11 18 27 36 43 43 40 43 4"
"3 34 43 37 27 17 11 20 11 11 14 11 11 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0"
" ],[0 53 53 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor"
"('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');"
"\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM"
	      Ports		      [1, 1]
	      Position		      [320, 29, 370, 81]
	      SourceBlock	      "xbsIndex_r4/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory Blo"
"ck"
	      depth		      "256"
	      initVector	      "transpose(transpose([0:7 -8:-1]) * [0:7"
" -8:-1]) / 64"
	      distributed_mem	      "Block RAM"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      latency		      "mult_latency"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      dbl_ovrd		      "off"
	      optimize		      "Area"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "sprom"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,52,1,1,white,blue,0,a8b86474"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 52 52 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"52 52 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('bl"
"ack');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM1"
	      Ports		      [1, 1]
	      Position		      [320, 114, 370, 166]
	      SourceBlock	      "xbsIndex_r4/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory Blo"
"ck"
	      depth		      "256"
	      initVector	      "transpose([0:7 -8:-1]) * [0:7 -8:-1] / "
"64"
	      distributed_mem	      "Block RAM"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      latency		      "mult_latency"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      dbl_ovrd		      "off"
	      optimize		      "Area"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "sprom"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,52,1,1,white,blue,0,a8b86474"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 52 52 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"52 52 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('bl"
"ack');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM2"
	      Ports		      [1, 1]
	      Position		      [320, 199, 370, 251]
	      SourceBlock	      "xbsIndex_r4/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory Blo"
"ck"
	      depth		      "256"
	      initVector	      "transpose([0:7 -8:-1]) * [0:7 -8:-1] / "
"64"
	      distributed_mem	      "Block RAM"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      latency		      "mult_latency"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      dbl_ovrd		      "off"
	      optimize		      "Area"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "sprom"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,52,1,1,white,blue,0,a8b86474"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 52 52 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"52 52 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('bl"
"ack');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM3"
	      Ports		      [1, 1]
	      Position		      [320, 284, 370, 336]
	      SourceBlock	      "xbsIndex_r4/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory Blo"
"ck"
	      depth		      "256"
	      initVector	      "transpose([0:7 -8:-1]) * [0:7 -8:-1] / "
"64"
	      distributed_mem	      "Block RAM"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      latency		      "mult_latency"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      dbl_ovrd		      "off"
	      optimize		      "Area"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0 0 1 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "sprom"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,52,1,1,white,blue,0,a8b86474"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 52 52 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"52 52 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('bl"
"ack');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [220, 58, 245, 72]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [220, 118, 245, 132]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [220, 33, 245, 47]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret4"
	      Ports		      [1, 1]
	      Position		      [220, 143, 245, 157]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret5"
	      Ports		      [1, 1]
	      Position		      [220, 203, 245, 217]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret6"
	      Ports		      [1, 1]
	      Position		      [220, 228, 245, 242]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret7"
	      Ports		      [1, 1]
	      Position		      [220, 288, 245, 302]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret8"
	      Ports		      [1, 1]
	      Position		      [220, 313, 245, 327]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreter Block"
	      infoedit		      "Changes signal type without altering th"
"e binary representation.   You can changed the signal between signed and unsi"
"gned, and relocate the binary point.<P><P>Hardware notes: In hardware this bl"
"ock costs nothing.<P><P>Example:  Suppose the input is 6 bits wide, signed, w"
"ith 2 fractional bits, and the output is forced to unsigned with 0 fractional"
" bits.  Then an input of -2.0 (1110.00 in binary 2's complement) becomes an o"
"utput of 56 (111000 in binary)."
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "reinterpret"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,14,1,1,white,blue,0,8982c1db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([8 6 9 6 8 12"
" 13 14 18 15 12 10 13 10 12 15 18 14 13 12 8 ],[2 4 7 10 12 12 11 12 12 9 12 "
"10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 14 14 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\ncolor('black');disp('reinterpret');\nfprintf('','COMMENT: end icon"
" text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Resource Estimator"
	      Tag		      "resEstTag"
	      Ports		      []
	      Position		      [553, 28, 606, 81]
	      ShowName		      off
	      AttributesFormatString  "Resource\\nEstimator"
	      SourceBlock	      "xbsIndex_r4/Resource Estimator"
	      SourceType	      "Xilinx Resource Estimator Block"
	      Slices		      "10"
	      FFs		      "18"
	      BRAMs		      "4"
	      LUTs		      "16"
	      IOBs		      "0"
	      EBMs		      "0"
	      TBUFs		      "0"
	      xl_use_estimator_area   "off"
	      est_options	      "Estimate"
	      xl_estimator_area	      "[10 18 4 16 0 0 0]"
	      mrp_directory	      "B:\\projects\\eor_eight_station"
	      simulink_period	      "1"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "resource_estimator"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "53,53,-1,-1,blue,white,0,07734"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 53 53 0 ],[0 0 53 53 ],[0.98 0.96 0.92]);\npatch([13 4 16 4 13"
" 27 31 35 50 38 27 19 31 19 27 38 50 35 31 27 13 ],[6 15 27 39 48 48 44 48 48"
" 36 47 39 27 15 7 18 6 6 10 6 6 ],[0.77 0.82 0.91]);\nplot([0 0 53 53 0 ],[0 "
"53 53 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_sum"
	      Ports		      [2, 1]
	      Position		      [395, 232, 445, 283]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Subtraction"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,f28631c4"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a -"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_sum"
	      Ports		      [2, 1]
	      Position		      [395, 72, 445, 123]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,84d1e665"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a +"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [490, 93, 520, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [500, 253, 530, 267]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret8"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret7"
	      SrcPort		      1
	      DstBlock		      "Concat3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret6"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret5"
	      SrcPort		      1
	      DstBlock		      "Concat2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret4"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat3"
	      SrcPort		      1
	      DstBlock		      "ROM3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ROM2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ROM1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "ROM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"Reinterpret8"
		DstPort			1
	      }
	      Branch {
		Points			[0, -125]
		DstBlock		"Reinterpret4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [-10, 0; 65, 0]
	      Branch {
		DstBlock		"Reinterpret5"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Reinterpret2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, 35]
		DstBlock		"Reinterpret6"
		DstPort			1
	      }
	      Branch {
		Points			[0, -135]
		DstBlock		"Reinterpret1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		Points			[0, 255]
		DstBlock		"Reinterpret7"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Reinterpret3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ROM3"
	      SrcPort		      1
	      Points		      [0, -40]
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ROM2"
	      SrcPort		      1
	      Points		      [0, 20]
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ROM1"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ROM"
	      SrcPort		      1
	      Points		      [0, 30]
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult_4bit_em"
	  Ports			  [4, 2]
	  Position		  [115, 17, 155, 78]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "cmult_4bit_em"
	  MaskDescription	  "Perform a complex multiplication (a+bi)(c-d"
"i)=(ac-bd)+(ad+bc)i. Implements the logic in embedded multipliers."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_cmult_4bit_em\\sp_cmult_4bit_em.html''])')"
	  MaskPromptString	  "Mult Latency|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "mult_latency=@1;add_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|0"
	  MaskTabNameString	  ","
	  System {
	    Name		    "cmult_4bit_em"
	    Location		    [156, 212, 801, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [110, 33, 140, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [115, 118, 145, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [115, 193, 145, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [115, 268, 145, 282]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Resource Estimator"
	      Tag		      "resEstTag"
	      Ports		      []
	      Position		      [553, 28, 606, 81]
	      ShowName		      off
	      AttributesFormatString  "Resource\\nEstimator"
	      SourceBlock	      "xbsIndex_r4/Resource Estimator"
	      SourceType	      "Xilinx Resource Estimator Block"
	      Slices		      "26"
	      FFs		      "18"
	      BRAMs		      "0"
	      LUTs		      "48"
	      IOBs		      "0"
	      EBMs		      "4"
	      TBUFs		      "0"
	      xl_use_estimator_area   "off"
	      est_options	      "Estimate"
	      xl_estimator_area	      "[26 18 0 48 0 4 0]"
	      mrp_directory	      "B:\\projects\\eor_eight_station"
	      simulink_period	      "1"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "resource_estimator"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "53,53,-1,-1,blue,white,0,07734"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 53 53 0 ],[0 0 53 53 ],[0.98 0.96 0.92]);\npatch([13 4 16 4 13"
" 27 31 35 50 38 27 19 31 19 27 38 50 35 31 27 13 ],[6 15 27 39 48 48 44 48 48"
" 36 47 39 27 15 7 18 6 6 10 6 6 ],[0.77 0.82 0.91]);\nplot([0 0 53 53 0 ],[0 "
"53 53 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ac"
	      Ports		      [2, 1]
	      Position		      [235, 27, 285, 78]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "on"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ad"
	      Ports		      [2, 1]
	      Position		      [235, 282, 285, 333]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "on"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bc"
	      Ports		      [2, 1]
	      Position		      [235, 197, 285, 248]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "on"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bd"
	      Ports		      [2, 1]
	      Position		      [235, 112, 285, 163]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "on"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_sum"
	      Ports		      [2, 1]
	      Position		      [395, 232, 445, 283]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,84d1e665"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a +"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_sum"
	      Ports		      [2, 1]
	      Position		      [395, 72, 445, 123]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Subtraction"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,f28631c4"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a -"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [490, 93, 520, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [500, 253, 530, 267]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "ac"
	      SrcPort		      1
	      Points		      [45, 0; 0, 30]
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bd"
	      SrcPort		      1
	      Points		      [45, 0; 0, -30]
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bc"
	      SrcPort		      1
	      Points		      [45, 0; 0, 20]
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ad"
	      SrcPort		      1
	      Points		      [45, 0; 0, -40]
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		Points			[0, 255]
		DstBlock		"ad"
		DstPort			1
	      }
	      Branch {
		DstBlock		"ac"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, 35]
		DstBlock		"bc"
		DstPort			2
	      }
	      Branch {
		Points			[0, -135]
		DstBlock		"ac"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [-10, 0; 65, 0]
	      Branch {
		Points			[0, 85]
		DstBlock		"bc"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bd"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"ad"
		DstPort			2
	      }
	      Branch {
		Points			[25, 0]
		DstBlock		"bd"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult_4bit_em*"
	  Ports			  [4, 2]
	  Position		  [115, 102, 155, 163]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "cmult_4bit_em*"
	  MaskDescription	  "Perform a conjugating complex multiplicatio"
"n (a+bi)(c-di)=(ac+bd)+(bc-ad)i. Implements the logic in dedicated multiplier"
"s."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_cmult_4bit_em_.html\\sp_cmult_4bit_em_.html''])')"
	  MaskPromptString	  "Mult Latency|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "mult_latency=@1;add_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|0"
	  MaskTabNameString	  ","
	  System {
	    Name		    "cmult_4bit_em*"
	    Location		    [467, 208, 1352, 746]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [110, 33, 140, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [115, 118, 145, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [115, 193, 145, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [115, 268, 145, 282]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Resource Estimator"
	      Tag		      "resEstTag"
	      Ports		      []
	      Position		      [553, 28, 606, 81]
	      ShowName		      off
	      AttributesFormatString  "Resource\\nEstimator"
	      SourceBlock	      "xbsIndex_r4/Resource Estimator"
	      SourceType	      "Xilinx Resource Estimator Block"
	      Slices		      "26"
	      FFs		      "18"
	      BRAMs		      "0"
	      LUTs		      "48"
	      IOBs		      "0"
	      EBMs		      "4"
	      TBUFs		      "0"
	      xl_use_estimator_area   "off"
	      est_options	      "Estimate"
	      xl_estimator_area	      "[26 18 0 48 0 4 0]"
	      mrp_directory	      "B:\\projects\\eor_eight_station"
	      simulink_period	      "1"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "resource_estimator"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "53,53,-1,-1,blue,white,0,07734"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 53 53 0 ],[0 0 53 53 ],[0.98 0.96 0.92]);\npatch([13 4 16 4 13"
" 27 31 35 50 38 27 19 31 19 27 38 50 35 31 27 13 ],[6 15 27 39 48 48 44 48 48"
" 36 47 39 27 15 7 18 6 6 10 6 6 ],[0.77 0.82 0.91]);\nplot([0 0 53 53 0 ],[0 "
"53 53 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ac"
	      Ports		      [2, 1]
	      Position		      [235, 27, 285, 78]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "on"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ad"
	      Ports		      [2, 1]
	      Position		      [235, 282, 285, 333]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "on"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bc"
	      Ports		      [2, 1]
	      Position		      [235, 197, 285, 248]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "on"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bd"
	      Ports		      [2, 1]
	      Position		      [235, 112, 285, 163]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "on"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[4 0 0 8 0 1 0]"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_sum"
	      Ports		      [2, 1]
	      Position		      [395, 232, 445, 283]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Subtraction"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,f28631c4"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a -"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_sum"
	      Ports		      [2, 1]
	      Position		      [395, 72, 445, 123]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[5 9 0 8 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,84d1e665"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a +"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [490, 93, 520, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [500, 253, 530, 267]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[25, 0]
		DstBlock		"bd"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"ad"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [-10, 0; 65, 0]
	      Branch {
		DstBlock		"bd"
		DstPort			1
	      }
	      Branch {
		Points			[0, 85]
		DstBlock		"bc"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, -135]
		DstBlock		"ac"
		DstPort			2
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"bc"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"ac"
		DstPort			1
	      }
	      Branch {
		Points			[0, 255]
		DstBlock		"ad"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ad"
	      SrcPort		      1
	      Points		      [45, 0; 0, -40]
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bc"
	      SrcPort		      1
	      Points		      [45, 0; 0, 20]
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bd"
	      SrcPort		      1
	      Points		      [45, 0; 0, -30]
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ac"
	      SrcPort		      1
	      Points		      [45, 0; 0, 30]
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult_4bit_sl"
	  Ports			  [4, 2]
	  Position		  [25, 17, 65, 78]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "cmult_4bit_sl"
	  MaskDescription	  "Perform a complex multiplication (a+bi)(c-d"
"i)=(ac-bd)+(ad+bc)i. Implements the logic in Slices."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_cmult_4bit_sl\\sp_cmult_4bit_sl.html''])')"
	  MaskPromptString	  "Mult Latency|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "mult_latency=@1;add_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|0"
	  MaskTabNameString	  ","
	  System {
	    Name		    "cmult_4bit_sl"
	    Location		    [156, 212, 801, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [110, 33, 140, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [115, 118, 145, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [115, 193, 145, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [115, 268, 145, 282]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ac"
	      Ports		      [2, 1]
	      Position		      [235, 27, 285, 78]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "off"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ad"
	      Ports		      [2, 1]
	      Position		      [235, 282, 285, 333]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "off"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bc"
	      Ports		      [2, 1]
	      Position		      [235, 197, 285, 248]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "off"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bd"
	      Ports		      [2, 1]
	      Position		      [235, 112, 285, 163]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "off"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_sum"
	      Ports		      [2, 1]
	      Position		      [395, 232, 445, 283]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[4 8 0 7 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,84d1e665"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a +"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_sum"
	      Ports		      [2, 1]
	      Position		      [395, 72, 445, 123]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Subtraction"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[4 8 0 7 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,f28631c4"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a -"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [490, 93, 520, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [500, 253, 530, 267]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[25, 0]
		DstBlock		"bd"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"ad"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [-10, 0; 65, 0]
	      Branch {
		DstBlock		"bd"
		DstPort			1
	      }
	      Branch {
		Points			[0, 85]
		DstBlock		"bc"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, -135]
		DstBlock		"ac"
		DstPort			2
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"bc"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		DstBlock		"ac"
		DstPort			1
	      }
	      Branch {
		Points			[0, 255]
		DstBlock		"ad"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ad"
	      SrcPort		      1
	      Points		      [45, 0; 0, -40]
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bc"
	      SrcPort		      1
	      Points		      [45, 0; 0, 20]
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bd"
	      SrcPort		      1
	      Points		      [45, 0; 0, -30]
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ac"
	      SrcPort		      1
	      Points		      [45, 0; 0, 30]
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "cmult_4bit_sl*"
	  Ports			  [4, 2]
	  Position		  [25, 102, 65, 163]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "cmult_4bit_sl*"
	  MaskDescription	  "Perform a conjugating complex multiplicatio"
"n (a+bi)(c-di)=(ac+bd)+(bc-ad)i. Implements the logic in Slices."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\doc"
"\\html\\sp_cmult_4bit_sl_\\sp_cmult_4bit_sl_.html''])')"
	  MaskPromptString	  "Mult Latency|Add Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "mult_latency=@1;add_latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1|0"
	  MaskTabNameString	  ","
	  System {
	    Name		    "cmult_4bit_sl*"
	    Location		    [156, 212, 801, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "a"
	      Position		      [110, 33, 140, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "b"
	      Position		      [115, 118, 145, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "c"
	      Position		      [115, 193, 145, 207]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "d"
	      Position		      [115, 268, 145, 282]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ac"
	      Ports		      [2, 1]
	      Position		      [235, 27, 285, 78]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "off"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ad"
	      Ports		      [2, 1]
	      Position		      [235, 282, 285, 333]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "off"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bc"
	      Ports		      [2, 1]
	      Position		      [235, 197, 285, 248]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "off"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bd"
	      Ports		      [2, 1]
	      Position		      [235, 112, 285, 163]
	      SourceBlock	      "xbsIndex_r4/Mult"
	      SourceType	      "Xilinx Multiplier Block"
	      infoedit		      "Hardware notes: To use the internal pip"
"eline stage of the dedicated multiplier you must select 'Pipeline for maximum"
" performance'."
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "7"
	      bin_pt		      "6"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      en		      "off"
	      latency		      "mult_latency"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_embedded	      "off"
	      opt		      "Speed"
	      optimum_pipeline	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[10 7 0 17 0 0 0]"
	      pipeline		      "off"
	      use_rpm		      "on"
	      placement_style	      "Rectangular shape"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mult"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,2b745779"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'(ab)');"
"\ncolor('black');disp('\\newline\\bf{}\\newlinez^{-1}','texmode','on');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "imag_sum"
	      Ports		      [2, 1]
	      Position		      [395, 232, 445, 283]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Subtraction"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[4 8 0 7 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,f28631c4"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a -"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "real_sum"
	      Ports		      [2, 1]
	      Position		      [395, 72, 445, 123]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Addition"
	      use_carryin	      "off"
	      use_carryout	      "off"
	      en		      "off"
	      latency		      "add_latency"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "on"
	      pipelined		      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[4 8 0 7 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "addsub"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "50,51,2,1,white,blue,0,84d1e665"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 50 50 0 ],[0 "
"51 51 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a +"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "real"
	      Position		      [490, 93, 520, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "imag"
	      Position		      [500, 253, 530, 267]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "ac"
	      SrcPort		      1
	      Points		      [45, 0; 0, 30]
	      DstBlock		      "real_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "bd"
	      SrcPort		      1
	      Points		      [45, 0; 0, -30]
	      DstBlock		      "real_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bc"
	      SrcPort		      1
	      Points		      [45, 0; 0, 20]
	      DstBlock		      "imag_sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ad"
	      SrcPort		      1
	      Points		      [45, 0; 0, -40]
	      DstBlock		      "imag_sum"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "a"
	      SrcPort		      1
	      Points		      [0, 0; 30, 0]
	      Branch {
		Points			[0, 255]
		DstBlock		"ad"
		DstPort			1
	      }
	      Branch {
		DstBlock		"ac"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, 35]
		DstBlock		"bc"
		DstPort			2
	      }
	      Branch {
		Points			[0, -135]
		DstBlock		"ac"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "b"
	      SrcPort		      1
	      Points		      [-10, 0; 65, 0]
	      Branch {
		Points			[0, 85]
		DstBlock		"bc"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bd"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "d"
	      SrcPort		      1
	      Points		      [0, 0; 45, 0]
	      Branch {
		Points			[0, 45]
		DstBlock		"ad"
		DstPort			2
	      }
	      Branch {
		Points			[25, 0]
		DstBlock		"bd"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "real_sum"
	      SrcPort		      1
	      DstBlock		      "real"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "imag_sum"
	      SrcPort		      1
	      DstBlock		      "imag"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "PFBs"
      Ports		      []
      Position		      [305, 290, 355, 340]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"PFBs"
	Location		[340, 115, 1189, 757]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "first_tap"
	  Ports			  [2, 4]
	  Position		  [30, 22, 135, 98]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "input=0, taps=4"
	  UserDataPersistent	  on
	  UserData		  "DataTag116"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "first_tap"
	  MaskPromptString	  "This is input number:|Size of PFB: (2^? pnt"
"s)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implement "
"Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM Latenc"
"y|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(bartlet"
"t|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|ha"
"mming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edi"
"t,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,"
	  MaskVariables		  "nput=@1;PFBSize=@2;CoeffBitWidth=@3;TotalTa"
"ps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_latenc"
"y=@9;n_inputs=@10;fwidth=@11;"
	  MaskInitialization	  "first_tap_init(gcb,...\n    'nput', nput,.."
".\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'T"
"otalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'CoeffDistMem"
"', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_latency', mu"
"lt_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs', n_input"
"s,...\n    'fwidth', fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0|6|8|4|8|0|hamming|1|2|2|1"
	  MaskTabNameString	  ",,,,,,,,,,"
	  System {
	    Name		    "first_tap"
	    Location		    [731, 167, 1265, 764]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [35, 33, 65, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [35, 73, 65, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [345, 197, 395, 248]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [345, 132, 395, 183]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [285, 219, 325, 251]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [225, 221, 270, 249]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CoeffBitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [230, 271, 275, 299]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "CoeffBitWidth * (TotalTaps - 1)"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "CoeffBitWidth"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [260, 144, 300, 186]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag117"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      n_bits		      "BitWidthIn"
	      bin_pt		      "BitWidthIn-1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [340, 15, 385, 55]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_coeff_gen"
	      Ports		      [2, 3]
	      Position		      [95, 22, 190, 98]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "PFBSize=6, n_inputs=2, taps=4"
	      AncestorBlock	      "casper_library/PFBs/pfb_coeff_gen"
	      UserDataPersistent      on
	      UserData		      "DataTag118"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "pfb_coeff_gen"
	      MaskPromptString	      "Size of PFB: (2^? pnts)|Bitwidth of Coe"
"fficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memory|Wi"
"ndowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This is "
"input number:|Bin Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
",edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "PFBSize=@1;CoeffBitWidth=@2;TotalTaps=@"
"3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidth=@9"
";"
	      MaskInitialization      "pfb_coeff_gen_init(gcb, ...\n    'PFBSi"
"ze', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTaps', "
"TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', Wind"
"owType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inputs,"
" ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "6|8|4|0|hamming|2|2|0|1"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"pfb_coeff_gen"
		Location		[410, 101, 923, 771]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [235, 28, 265, 42]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 93, 45, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [310, 99, 365, 646]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [65, 75, 115, 125]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "4"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [65, 17, 110, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency+1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [290, 17, 335, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM1"
		  Ports			  [1, 1]
		  Position		  [150, 74, 200, 126]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "[-3.1185374660155e-018 -0.002635646"
"76491746 -0.00577602925112446 -0.00975317179612738 -0.0148278253166674 -0.021"
"1315420326285 -0.0286144979297191 -0.0370042759510287 -0.0457802293743504 -0."
"0541670507417091 -0.0611498406075495 -0.0655113940574241 -0.0658907150287818 "
"-0.0608600561011471 -0.0490161958479985 -0.0290803323763385]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM2"
		  Ports			  [1, 1]
		  Position		  [150, 139, 200, 191]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "[2.11605855357879e-017 0.0389541085"
"79165 0.0881035557207456 0.147296453686772 0.215866292743331 0.29261951979626"
" 0.375854301166013 0.463410889601092 0.552751910746464 0.641068835774032 0.72"
"5409061034526 0.802816506457524 0.870477583849913 0.925863855424124 0.9668627"
"46154448 0.99188829481302]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM3"
		  Ports			  [1, 1]
		  Position		  [150, 204, 200, 256]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "[0.999965090652822 0.99078016995986"
"1 0.964699630043176 0.922748923044456 0.866558067669544 0.798275207907048 0.7"
"20453904442071 0.635921134089847 0.547634088817976 0.458534436355056 0.371408"
"695495545 0.288762798600841 0.212717809291838 0.144932219176911 0.08655437787"
"98294 0.0382065512163987]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM4"
		  Ports			  [1, 1]
		  Position		  [150, 269, 200, 321]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "[2.07187717402902e-017 -0.028421525"
"9962463 -0.0478142407894676 -0.0592484812735286 -0.0640112825620935 -0.063504"
"5277916038 -0.0591457599392603 -0.0522781748605462 -0.0440953057381763 -0.035"
"5845473375377 -0.0274920654035405 -0.0203099185354575 -0.0142845182823737 -0."
"00944399439543556 -0.00564072817301709 -0.00260435716978029]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [385, 325, 430, 375]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [220, 84, 260, 116]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [220, 149, 260, 181]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret3"
		  Ports			  [1, 1]
		  Position		  [220, 214, 260, 246]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret4"
		  Ports			  [1, 1]
		  Position		  [220, 279, 260, 311]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 28, 390, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [130, 28, 160, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff"
		  Position		  [450, 343, 480, 357]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "coeff"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ROM1"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM2"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ROM3"
		  SrcPort		  1
		  DstBlock		  "Reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ROM4"
		  SrcPort		  1
		  DstBlock		  "Reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret4"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [425, 164, 465, 206]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [345, 74, 385, 116]
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      "on"
	      DelayLen		      "2^(PFBSize-n_inputs)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [410, 28, 440, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [410, 88, 440, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff_out"
	      Position		      [295, 278, 325, 292]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "taps_out"
	      Position		      [485, 178, 515, 192]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "coeff_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		Points			[0, 130]
		DstBlock		"c_to_ri"
		DstPort			1
	      }
	      Branch {
		DstBlock		"delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      2
	      Points		      [65, 0; 0, 35]
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      3
	      Points		      [10, 0; 0, 150]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      Points		      [10, 0; 0, -10]
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [15, 0; 0, 35]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 15]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [5, 0; 0, -30]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "taps_out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "first_tap_real"
	  Ports			  [2, 4]
	  Position		  [30, 257, 135, 333]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "input=0, taps=4"
	  UserDataPersistent	  on
	  UserData		  "DataTag119"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "first_tap_real"
	  MaskPromptString	  "This is input number:|Size of PFB: (2^? pnt"
"s)|Bitwidth of Coefficients:|Total Number of Taps:|Input Bitwidth:|Implement "
"Coeff Gen in Distributed Memory:|Windowing Function:|Mult Latency|BRAM Latenc"
"y|Number of Simultaneous Inputs: (2^?)|Bit Width (normal=1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(bartlet"
"t|barthannwin|blackman|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|ha"
"mming|hann|kaiser|nuttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edi"
"t,edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,"
	  MaskVariables		  "nput=@1;PFBSize=@2;CoeffBitWidth=@3;TotalTa"
"ps=@4;BitWidthIn=@5;CoeffDistMem=@6;WindowType=&7;mult_latency=@8;bram_latenc"
"y=@9;n_inputs=@10;fwidth=@11;"
	  MaskInitialization	  "first_tap_real_init(gcb,...\n    'nput', np"
"ut,...\n    'PFBSize', PFBSize,...\n    'CoeffBitWidth', CoeffBitWidth,...\n "
"   'TotalTaps', TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'CoeffDi"
"stMem', CoeffDistMem,...\n    'WindowType', WindowType,...\n    'mult_latency"
"', mult_latency,...\n    'bram_latency', bram_latency,...\n    'n_inputs', n_"
"inputs,...\n    'fwidth', fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0|6|8|4|8|0|hamming|1|2|2|1"
	  MaskTabNameString	  ",,,,,,,,,,"
	  System {
	    Name		    "first_tap_real"
	    Location		    [351, 272, 885, 853]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [35, 33, 65, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [35, 73, 65, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [365, 172, 415, 223]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [290, 194, 330, 226]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [440, 184, 480, 216]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [290, 134, 330, 166]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "BitWidthIn - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [230, 196, 275, 224]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CoeffBitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [235, 246, 280, 274]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "CoeffBitWidth * (TotalTaps - 1)"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "CoeffBitWidth"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [350, 15, 395, 55]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  "on"
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_coeff_gen"
	      Ports		      [2, 3]
	      Position		      [65, 75, 115, 125]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "PFBSize=6, n_inputs=2, taps=4"
	      AncestorBlock	      "casper_library/PFBs/pfb_coeff_gen"
	      UserDataPersistent      on
	      UserData		      "DataTag120"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "pfb_coeff_gen"
	      MaskPromptString	      "Size of PFB: (2^? pnts)|Bitwidth of Coe"
"fficients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memory|Wi"
"ndowing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This is "
"input number:|Bin Width (normal=1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit"
",edit"
	      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	      MaskCallbackString      "||||||||"
	      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,,,,"
	      MaskVariables	      "PFBSize=@1;CoeffBitWidth=@2;TotalTaps=@"
"3;CoeffDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidth=@9"
";"
	      MaskInitialization      "pfb_coeff_gen_init(gcb, ...\n    'PFBSi"
"ze', PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTaps', "
"TotalTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', Wind"
"owType, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inputs,"
" ...\n    'nput', nput, ...\n    'fwidth', fwidth);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "6|8|4|0|hamming|2|2|0|1"
	      MaskTabNameString	      ",,,,,,,,"
	      System {
		Name			"pfb_coeff_gen"
		Location		[410, 101, 923, 771]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [235, 28, 265, 42]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 93, 45, 107]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [4, 1]
		  Position		  [310, 99, 365, 646]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "4"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Counter"
		  Ports			  [1, 1]
		  Position		  [65, 75, 115, 125]
		  SourceBlock		  "xbsIndex_r3/Counter"
		  SourceType		  "Xilinx Counter Block"
		  cnt_type		  "Free Running"
		  n_bits		  "4"
		  bin_pt		  "0"
		  arith_type		  "Unsigned"
		  start_count		  "0"
		  cnt_to		  "Inf"
		  cnt_by_val		  "1"
		  operation		  "Up"
		  explicit_period	  "on"
		  period		  "1"
		  load_pin		  "off"
		  rst			  "on"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [65, 17, 110, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "bram_latency+1"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [290, 17, 335, 63]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM1"
		  Ports			  [1, 1]
		  Position		  [150, 74, 200, 126]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "[-3.1185374660155e-018 -0.002635646"
"76491746 -0.00577602925112446 -0.00975317179612738 -0.0148278253166674 -0.021"
"1315420326285 -0.0286144979297191 -0.0370042759510287 -0.0457802293743504 -0."
"0541670507417091 -0.0611498406075495 -0.0655113940574241 -0.0658907150287818 "
"-0.0608600561011471 -0.0490161958479985 -0.0290803323763385]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM2"
		  Ports			  [1, 1]
		  Position		  [150, 139, 200, 191]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "[2.11605855357879e-017 0.0389541085"
"79165 0.0881035557207456 0.147296453686772 0.215866292743331 0.29261951979626"
" 0.375854301166013 0.463410889601092 0.552751910746464 0.641068835774032 0.72"
"5409061034526 0.802816506457524 0.870477583849913 0.925863855424124 0.9668627"
"46154448 0.99188829481302]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM3"
		  Ports			  [1, 1]
		  Position		  [150, 204, 200, 256]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "[0.999965090652822 0.99078016995986"
"1 0.964699630043176 0.922748923044456 0.866558067669544 0.798275207907048 0.7"
"20453904442071 0.635921134089847 0.547634088817976 0.458534436355056 0.371408"
"695495545 0.288762798600841 0.212717809291838 0.144932219176911 0.08655437787"
"98294 0.0382065512163987]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM4"
		  Ports			  [1, 1]
		  Position		  [150, 269, 200, 321]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "[2.07187717402902e-017 -0.028421525"
"9962463 -0.0478142407894676 -0.0592484812735286 -0.0640112825620935 -0.063504"
"5277916038 -0.0591457599392603 -0.0522781748605462 -0.0440953057381763 -0.035"
"5845473375377 -0.0274920654035405 -0.0203099185354575 -0.0142845182823737 -0."
"00944399439543556 -0.00564072817301709 -0.00260435716978029]"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "8"
		  bin_pt		  "7"
		  latency		  "2"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  init_reg		  "0"
		  en			  "off"
		  dbl_ovrd		  "off"
		  show_param		  "on"
		  distributed_mem	  "off"
		  use_rpm		  "on"
		  gen_core		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [1, 1]
		  Position		  [385, 325, 430, 375]
		  SourceBlock		  "xbsIndex_r3/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  reg_only_valid	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  rst			  "off"
		  en			  "off"
		  out_en		  "off"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [220, 84, 260, 116]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret2"
		  Ports			  [1, 1]
		  Position		  [220, 149, 260, 181]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret3"
		  Ports			  [1, 1]
		  Position		  [220, 214, 260, 246]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret4"
		  Ports			  [1, 1]
		  Position		  [220, 279, 260, 311]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [360, 28, 390, 42]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [130, 28, 160, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "coeff"
		  Position		  [450, 343, 480, 357]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Counter"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Delay"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  DstBlock		  "coeff"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Counter"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM4"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ROM1"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM2"
		  SrcPort		  1
		  DstBlock		  "Reinterpret2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret2"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ROM3"
		  SrcPort		  1
		  DstBlock		  "Reinterpret3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret3"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "ROM4"
		  SrcPort		  1
		  DstBlock		  "Reinterpret4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret4"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  4
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [350, 74, 390, 116]
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      "on"
	      DelayLen		      "2^(PFBSize-n_inputs)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [415, 28, 445, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [415, 88, 445, 102]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff_out"
	      Position		      [300, 253, 330, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "taps_out"
	      Position		      [505, 193, 535, 207]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [-20, 0]
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [-20, 0]
	      DstBlock		      "pfb_coeff_gen"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      3
	      Points		      [90, 0; 0, 95]
	      Branch {
		Points			[0, 50]
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 0]
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      2
	      Points		      [145, 0; 0, -5]
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_coeff_gen"
	      SrcPort		      1
	      Points		      [0, -50; 125, 0]
	      Branch {
		Points			[0, 115]
		DstBlock		"Reinterpret2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "coeff_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "taps_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      Points		      [10, 0; 0, 35]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "last_tap"
	  Ports			  [4, 2]
	  Position		  [305, 22, 410, 98]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "taps=4"
	  UserDataPersistent	  on
	  UserData		  "DataTag121"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "last_tap"
	  MaskPromptString	  "Total Number of Taps:|Input Bitwidth:|Outpu"
"t Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavior"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncat"
"e|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidthOut=@3;C"
"oeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	  MaskInitialization	  "last_tap_init(gcb,...\n    'TotalTaps', Tot"
"alTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidthOut,"
"...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_latency,."
"..\n    'mult_latency', mult_latency,...\n    'quantization', quantization);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|8|18|8|2|3|Truncate"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "last_tap"
	    Location		    [-33, 246, 645, 760]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [30, 148, 60, 162]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [280, 243, 310, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [50, 228, 80, 242]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "taps"
	      Position		      [255, 208, 285, 222]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [315, 155, 365, 210]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [325, 227, 370, 273]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "mult_latency"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [160, 197, 210, 248]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [160, 132, 210, 183]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [95, 219, 135, 251]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [85, 134, 125, 176]
	      AttributesFormatString  "8_7 r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag122"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      "on"
	      n_bits		      "BitWidthIn"
	      bin_pt		      "BitWidthIn-1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_add_tree"
	      Ports		      [2, 2]
	      Position		      [390, 174, 485, 216]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4, add_latency=2"
	      UserDataPersistent      on
	      UserData		      "DataTag123"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "pfb_add_tree"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
	      MaskInitialization      "pfb_add_tree_init(gcb, ...\n    'TotalT"
"aps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOut', B"
"itWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_latency', "
"add_latency, ...\n    'quantization', quantization);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|2|Truncate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"pfb_add_tree"
		Location		[207, 121, 745, 701]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [15, 123, 45, 137]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 28, 45, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint0_1"
		  Ports			  [1, 1]
		  Position		  [130, 139, 160, 151]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint0_2"
		  Ports			  [1, 1]
		  Position		  [130, 164, 160, 176]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint1_1"
		  Ports			  [1, 1]
		  Position		  [130, 189, 160, 201]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint1_2"
		  Ports			  [1, 1]
		  Position		  [130, 214, 160, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint2_1"
		  Ports			  [1, 1]
		  Position		  [130, 239, 160, 251]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint2_2"
		  Ports			  [1, 1]
		  Position		  [130, 264, 160, 276]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint3_1"
		  Ports			  [1, 1]
		  Position		  [130, 289, 160, 301]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint3_2"
		  Ports			  [1, 1]
		  Position		  [130, 314, 160, 326]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "14"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice0_1"
		  Ports			  [1, 1]
		  Position		  [70, 139, 115, 151]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "0"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice0_2"
		  Ports			  [1, 1]
		  Position		  [70, 164, 115, 176]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-16"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1_1"
		  Ports			  [1, 1]
		  Position		  [70, 189, 115, 201]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-32"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1_2"
		  Ports			  [1, 1]
		  Position		  [70, 214, 115, 226]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-48"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2_1"
		  Ports			  [1, 1]
		  Position		  [70, 239, 115, 251]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-64"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2_2"
		  Ports			  [1, 1]
		  Position		  [70, 264, 115, 276]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-80"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3_1"
		  Ports			  [1, 1]
		  Position		  [70, 289, 115, 301]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-96"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3_2"
		  Ports			  [1, 1]
		  Position		  [70, 314, 115, 326]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "16"
		  bit1			  "-112"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree1"
		  Ports			  [5, 2]
		  Position		  [200, 114, 350, 316]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 4"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag124"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree1"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "adder_tree2"
		  Ports			  [5, 2]
		  Position		  [200, 364, 350, 566]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 4"
		  AncestorBlock		  "casper_library/Misc/adder_tree"
		  UserDataPersistent	  on
		  UserData		  "DataTag125"
		  MinAlgLoopOccurrences	  off
		  RTWSystemCode		  "Auto"
		  FunctionWithSeparateData off
		  MaskHideContents	  off
		  MaskType		  "adder_tree"
		  MaskDescription	  "Sums all inputs using a tree of add"
"s and delays."
		  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''),"
" ''\\doc\\html\\sp_adder_tree\\sp_adder_tree.html''])')"
		  MaskPromptString	  "Number of Inputs|Add Latency"
		  MaskStyleString	  "edit,edit"
		  MaskTunableValueString  "on,on"
		  MaskCallbackString	  "|"
		  MaskEnableString	  "on,on"
		  MaskVisibilityString	  "on,on"
		  MaskToolTipString	  "on,on"
		  MaskVarAliasString	  ","
		  MaskVariables		  "n_inputs=@1;latency=@2;"
		  MaskInitialization	  "adder_tree_init(gcb, ...\n    'n_in"
"puts', n_inputs, ...\n    'latency', latency);"
		  MaskSelfModifiable	  on
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "4|2"
		  MaskTabNameString	  ","
		  System {
		    Name		    "adder_tree2"
		    Location		    [101, 74, 1010, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    TiledPaperMargins	    "[0.500000, 0.500000, 0.500000, 0."
"500000]"
		    TiledPageScale	    1
		    ShowPageBoundaries	    off
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "sync"
		    Position		    [30, 17, 60, 33]
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din1"
		    Position		    [30, 62, 60, 78]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din2"
		    Position		    [30, 102, 60, 118]
		    Port		    "3"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din3"
		    Position		    [30, 142, 60, 158]
		    Port		    "4"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "din4"
		    Position		    [30, 182, 60, 198]
		    Port		    "5"
		    IconDisplay		    "Port number"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr1"
		    Ports		    [2, 1]
		    Position		    [130, 40, 170, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr2"
		    Ports		    [2, 1]
		    Position		    [130, 120, 170, 180]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "addr3"
		    Ports		    [2, 1]
		    Position		    [230, 40, 270, 100]
		    SourceBlock		    "xbsIndex_r3/AddSub"
		    SourceType		    "Xilinx Adder/Subtractor"
		    mode		    "Addition"
		    precision		    "Full"
		    arith_type		    "Unsigned"
		    n_bits		    "8"
		    bin_pt		    "2"
		    quantization	    "Truncate"
		    overflow		    "Wrap"
		    latency		    "2"
		    explicit_period	    "off"
		    period		    "1"
		    use_carryin		    "off"
		    use_carryout	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    use_core		    "on"
		    pipeline		    "on"
		    use_rpm		    "on"
		    gen_core		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sync_delay"
		    Ports		    [1, 1]
		    Position		    [80, 15, 110, 45]
		    SourceBlock		    "xbsIndex_r3/Delay"
		    SourceType		    "Xilinx Delay Block"
		    latency		    "4"
		    reg_retiming	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    accept_only_valid	    "off"
		    init_zero		    "on"
		    dbl_ovrd		    "off"
		    show_param		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "sync_out"
		    Position		    [330, 17, 360, 33]
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [330, 42, 360, 58]
		    Port		    "2"
		    IconDisplay		    "Port number"
		    BusOutputAsStruct	    off
		    }
		    Line {
		    SrcBlock		    "sync"
		    SrcPort		    1
		    DstBlock		    "sync_delay"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sync_delay"
		    SrcPort		    1
		    DstBlock		    "sync_out"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din1"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din2"
		    SrcPort		    1
		    DstBlock		    "addr1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "din3"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din4"
		    SrcPort		    1
		    DstBlock		    "addr2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr1"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "addr2"
		    SrcPort		    1
		    DstBlock		    "addr3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "addr3"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert1"
		  Ports			  [1, 1]
		  Position		  [400, 213, 430, 227]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert2"
		  Ports			  [1, 1]
		  Position		  [400, 258, 430, 272]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "18"
		  bin_pt		  "17"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ri_to_c"
		  Ports			  [2, 1]
		  Position		  [450, 212, 480, 243]
		  UserDataPersistent	  on
		  UserData		  "DataTag126"
		  SourceBlock		  "casper_library/Misc/ri_to_c"
		  SourceType		  "ri_to_c"
		  ShowPortLabels	  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [500, 202, 530, 218]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [150, 28, 180, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  DstBlock		  "convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree2"
		  SrcPort		  2
		  DstBlock		  "convert2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert1"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert2"
		  SrcPort		  1
		  DstBlock		  "ri_to_c"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ri_to_c"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "adder_tree1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "adder_tree2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Slice0_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice0_2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice1_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice1_2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2_2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice3_1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice3_2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice0_1"
		  SrcPort		  1
		  DstBlock		  "Reint0_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint0_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice0_2"
		  SrcPort		  1
		  DstBlock		  "Reint0_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint0_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice1_1"
		  SrcPort		  1
		  DstBlock		  "Reint1_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint1_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice1_2"
		  SrcPort		  1
		  DstBlock		  "Reint1_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint1_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice2_1"
		  SrcPort		  1
		  DstBlock		  "Reint2_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint2_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Slice2_2"
		  SrcPort		  1
		  DstBlock		  "Reint2_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint2_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Slice3_1"
		  SrcPort		  1
		  DstBlock		  "Reint3_1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint3_1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Slice3_2"
		  SrcPort		  1
		  DstBlock		  "Reint3_2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint3_2"
		  SrcPort		  1
		  DstBlock		  "adder_tree2"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [235, 149, 275, 191]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Unsigned"
		  force_bin_pt		  "on"
		  bin_pt		  "0"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [510, 168, 540, 182]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [510, 198, 540, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "c_to_ri"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [10, 0; 0, 45]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "pfb_add_tree"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pfb_add_tree"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_add_tree"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "taps"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "pfb_add_tree"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "last_tap_real"
	  Ports			  [4, 2]
	  Position		  [310, 257, 415, 333]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "taps=4"
	  UserDataPersistent	  on
	  UserData		  "DataTag127"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "last_tap_real"
	  MaskPromptString	  "Total Number of Taps:|Input Bitwidth:|Outpu"
"t Bitwidth:|Coeff Bitwidth:|Add Latency|Mult Latency|Quantization Behavior"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,popup(Truncat"
"e|Round  (unbiased: +/- Inf)|Round  (unbiased: Even Values))"
	  MaskTunableValueString  "on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,"
	  MaskVariables		  "TotalTaps=@1;BitWidthIn=@2;BitWidthOut=@3;C"
"oeffBitWidth=@4;add_latency=@5;mult_latency=@6;quantization=&7;"
	  MaskInitialization	  "last_tap_real_init(gcb,...\n    'TotalTaps'"
", TotalTaps,...\n    'BitWidthIn', BitWidthIn,...\n    'BitWidthOut', BitWidt"
"hOut,...\n    'CoeffBitWidth', CoeffBitWidth,...\n    'add_latency', add_late"
"ncy,...\n    'mult_latency', mult_latency,...\n    'quantization', quantizati"
"on);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "4|8|18|8|1|2|Truncate"
	  MaskTabNameString	  ",,,,,,"
	  System {
	    Name		    "last_tap_real"
	    Location		    [517, 336, 1195, 850]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [30, 133, 60, 147]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [275, 243, 305, 257]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [50, 188, 80, 202]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "taps"
	      Position		      [250, 188, 280, 202]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [310, 155, 360, 210]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [320, 227, 365, 273]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "mult_latency"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [175, 142, 225, 193]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      "on"
	      pipeline		      "on"
	      use_rpm		      "on"
	      placement_style	      "Rectangular Shape"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [100, 179, 140, 211]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [100, 124, 140, 156]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      "on"
	      bin_pt		      "BitWidthIn - 1"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [245, 154, 285, 186]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "pfb_real_add_tree"
	      Ports		      [2, 2]
	      Position		      [390, 174, 485, 216]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4, add_latency=1"
	      UserDataPersistent      on
	      UserData		      "DataTag128"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "pfb_real_add_tree"
	      MaskPromptString	      "Total Number of Taps:|Input Bitwidth:|O"
"utput Bitwidth:|Coeff Bitwidth:|Add Latency|Quantization Behavior"
	      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on,on"
	      MaskCallbackString      "|||||"
	      MaskEnableString	      "on,on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on,on"
	      MaskVarAliasString      ",,,,,"
	      MaskVariables	      "TotalTaps=@1;BitWidthIn=@2;BitWidthOut="
"@3;CoeffBitWidth=@4;add_latency=@5;quantization=&6;"
	      MaskInitialization      "pfb_real_add_tree_init(gcb, ...\n    'T"
"otalTaps', TotalTaps, ...\n    'BitWidthIn', BitWidthIn, ...\n    'BitWidthOu"
"t', BitWidthOut, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'add_laten"
"cy', add_latency, ...\n    'quantization', quantization);"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "4|8|18|8|1|Truncate"
	      MaskTabNameString	      ",,,,,"
	      System {
		Name			"pfb_real_add_tree"
		Location		[594, 266, 1132, 846]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  Position		  [15, 123, 45, 137]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "sync"
		  Position		  [15, 28, 45, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint0"
		  Ports			  [1, 1]
		  Position		  [130, 114, 160, 126]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint1"
		  Ports			  [1, 1]
		  Position		  [130, 164, 160, 176]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint2"
		  Ports			  [1, 1]
		  Position		  [130, 214, 160, 226]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reint3"
		  Ports			  [1, 1]
		  Position		  [130, 264, 160, 276]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  "on"
		  arith_type		  "Signed  (2's comp)"
		  force_bin_pt		  "on"
		  bin_pt		  "CoeffBitWidth + BitWidthIn - 2"
		  force_valid		  "on"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice0"
		  Ports			  [1, 1]
		  Position		  [70, 114, 115, 126]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-0*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice1"
		  Ports			  [1, 1]
		  Position		  [70, 164, 115, 176]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-1*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice2"
		  Ports			  [1, 1]
		  Position		  [70, 214, 115, 226]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-2*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Slice3"
		  Ports			  [1, 1]
		  Position		  [70, 264, 115, 276]
		  SourceBlock		  "xbsIndex_r3/Slice"
		  SourceType		  "Xilinx Slice Block"
		  mode			  "Upper Bit Location + Width"
		  nbits			  "CoeffBitWidth + BitWidthIn"
		  bit1			  "-3*(CoeffBitWidth + BitWidthIn)"
		  base1			  "MSB of Input"
		  bit0			  "0"
		  base0			  "MSB of Input"
		  boolean_output	  "off"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "adder_tree1"
		  Ports			  [5, 2]
		  Position		  [200, 115, 350, 315]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  AttributesFormatString  "latency 2"
		  UserDataPersistent	  on
		  UserData		  "DataTag129"
		  SourceBlock		  "casper_library/Misc/adder_tree"
		  SourceType		  "adder_tree"
		  ShowPortLabels	  "on"
		  n_inputs		  "4"
		  latency		  "1"
		}
		Block {
		  BlockType		  Reference
		  Name			  "convert1"
		  Ports			  [1, 1]
		  Position		  [400, 213, 430, 227]
		  SourceBlock		  "xbsIndex_r3/Convert"
		  SourceType		  "Xilinx Converter Block"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "BitWidthOut"
		  bin_pt		  "BitWidthOut-1"
		  quantization		  "Truncate"
		  overflow		  "Saturate"
		  latency		  "add_latency"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  inserted_by_tool	  "off"
		  pipeline		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay"
		  Ports			  [1, 1]
		  Position		  [80, 14, 120, 56]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "(log2(TotalTaps)+1)*add_latency"
		  reg_retiming		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  show_param		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  Position		  [500, 202, 530, 218]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sync_out"
		  Position		  [150, 28, 180, 42]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  2
		  DstBlock		  "convert1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "convert1"
		  SrcPort		  1
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "sync"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "adder_tree1"
		  SrcPort		  1
		  DstBlock		  "sync_out"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "din"
		  SrcPort		  1
		  Points		  [0, 0]
		  Branch {
		    DstBlock		    "Slice0"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Slice3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Slice0"
		  SrcPort		  1
		  DstBlock		  "Reint0"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint0"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Slice1"
		  SrcPort		  1
		  DstBlock		  "Reint1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint1"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Slice2"
		  SrcPort		  1
		  DstBlock		  "Reint2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint2"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Slice3"
		  SrcPort		  1
		  DstBlock		  "Reint3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reint3"
		  SrcPort		  1
		  DstBlock		  "adder_tree1"
		  DstPort		  5
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [505, 168, 535, 182]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [510, 198, 540, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "pfb_real_add_tree"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pfb_real_add_tree"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "taps"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "pfb_real_add_tree"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pfb_real_add_tree"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pfb_coeff_gen"
	  Ports			  [2, 3]
	  Position		  [30, 142, 125, 218]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  AttributesFormatString  "PFBSize=5, n_inputs=0, taps=4"
	  UserDataPersistent	  on
	  UserData		  "DataTag130"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "pfb_coeff_gen"
	  MaskPromptString	  "Size of PFB: (2^? pnts)|Bitwidth of Coeffic"
"ients:|Total Number of Taps:|Implement Coeff Gen in Distributed Memory|Window"
"ing Function: |BRAM Latency|Number of Simultaneous Inputs: (2^?)|This is inpu"
"t number:|Bin Width (normal=1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit,edit,edit,edi"
"t"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,"
	  MaskVariables		  "PFBSize=@1;CoeffBitWidth=@2;TotalTaps=@3;Co"
"effDistMem=@4;WindowType=&5;bram_latency=@6;n_inputs=@7;nput=@8;fwidth=@9;"
	  MaskInitialization	  "pfb_coeff_gen_init(gcb, ...\n    'PFBSize',"
" PFBSize, ...\n    'CoeffBitWidth', CoeffBitWidth, ...\n    'TotalTaps', Tota"
"lTaps, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'WindowType', WindowTy"
"pe, ...\n    'bram_latency', bram_latency, ...\n    'n_inputs', n_inputs, ..."
"\n    'nput', nput, ...\n    'fwidth', fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5|8|4|0|hamming|2|0|0|1"
	  MaskTabNameString	  ",,,,,,,,"
	  System {
	    Name		    "pfb_coeff_gen"
	    Location		    [20, 102, 533, 772]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [235, 28, 265, 42]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 93, 45, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [4, 1]
	      Position		      [310, 99, 365, 646]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "4"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [1, 1]
	      Position		      [65, 75, 115, 125]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "5"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "on"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [65, 17, 110, 63]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "bram_latency+1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay1"
	      Ports		      [1, 1]
	      Position		      [290, 17, 335, 63]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM1"
	      Ports		      [1, 1]
	      Position		      [150, 74, 200, 126]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "32"
	      initVector	      "[-3.1185374660155e-018 -0.0012767221630"
"278 -0.00263621081225976 -0.00412293381415606 -0.00578058016667204 -0.0076502"
"1948062157 -0.00976842493962975 -0.0121654016317061 -0.0148631632297604 -0.01"
"7873800227166 -0.021197882287802 -0.0248230357449632 -0.0287227348944869 -0.0"
"328553425060235 -0.0371634309710073 -0.0415734107810935 -0.0459954876661668 -"
"0.0503239638097189 -0.054437892206661 -0.0582020865498443 -0.0614684821500477"
" -0.0640778364390484 -0.0658617507089516 -0.0666449880363831 -0.0662480559587"
"827 -0.0644900165389271 -0.0611914810932044 -0.0561777421800941 -0.0492819915"
"474553 -0.0403485697067976 -0.0292361907107178 -0.0158210846104148]"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      latency		      "2"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM2"
	      Ports		      [1, 1]
	      Position		      [150, 139, 200, 191]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "32"
	      initVector	      "[2.12719086690558e-017 0.01830698996926"
"9 0.0391539327004438 0.0625667439388179 0.0885413057592729 0.117041957324327 "
"0.148000415185748 0.181315153350869 0.216851266138063 0.254440829125629 0.293"
"883765386698 0.334949215840456 0.377377404083547 0.420881977644758 0.46515279"
"9381488 0.509859154855933 0.554653334135647 0.599174539692344 0.6430530660497"
"93 0.685914691668759 0.727385219352246 0.767095098288711 0.80468405878773 0.8"
"39805689845308 0.872131889927918 0.901357122788128 0.927202412701652 0.949419"
"017207036 0.967791720175601 0.982141693762788 0.992328884396814 0.99825388533"
"4987]"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      latency		      "2"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM3"
	      Ports		      [1, 1]
	      Position		      [150, 204, 200, 256]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "32"
	      initVector	      "[0.999859266336418 0.997130339525072 0."
"990095349402579 0.978825084063028 0.963431913805309 0.944068272374836 0.92092"
"46048399 0.894226814467511 0.864233248765987 0.831231271973325 0.795533477570"
"735 0.757473599783443 0.717402187406384 0.675682106589315 0.632683941382116 0"
".588781361844913 0.544346529358331 0.499745607436547 0.455334443880768 0.4114"
"5448656384 0.36842899057783 0.326559568992897 0.286123133170987 0.24736926156"
"9209 0.210518028384302 0.17575831536985 0.143246621847044 0.113106379477106 0"
".0854277699194762 0.0602680352135683 0.0376522627380992 0.0175746190586732]"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      latency		      "2"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ROM4"
	      Ports		      [1, 1]
	      Position		      [150, 269, 200, 321]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "32"
	      initVector	      "[2.03849212796891e-017 -0.0151339420091"
"863 -0.0279144377695222 -0.0384509573958722 -0.0468723354012332 -0.0533237202"
"014202 -0.057963405102503 -0.0609595984250594 -0.0624871899685321 -0.06272456"
"95497743 -0.0618505509052481 -0.0600414508868382 -0.0574683696836479 -0.05429"
"47128578307 -0.0506739903956155 -0.0467479218599578 -0.0426448702117981 -0.03"
"84786200717648 -0.0343475092557522 -0.0303339154694344 -0.026504093220036 -0."
"0229083494259956 -0.0195815399973702 -0.0165438639340045 -0.0138019263458198 "
"-0.0113500373286239 -0.00917170990394897 -0.00724131731144917 -0.005525867869"
"81111 -0.00398685442234723 -0.00258213506456442 -0.00126780240385475]"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "7"
	      latency		      "2"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "on"
	      distributed_mem	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [1, 1]
	      Position		      [385, 325, 430, 375]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      en		      "off"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [220, 84, 260, 116]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [220, 149, 260, 181]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [220, 214, 260, 246]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret4"
	      Ports		      [1, 1]
	      Position		      [220, 279, 260, 311]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [360, 28, 390, 42]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [130, 28, 160, 42]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff"
	      Position		      [450, 343, 480, 357]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Delay1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay1"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      DstBlock		      "coeff"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"ROM1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"ROM2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"ROM3"
		DstPort			1
	      }
	      Branch {
		DstBlock		"ROM4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "ROM1"
	      SrcPort		      1
	      DstBlock		      "Reinterpret1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ROM2"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ROM3"
	      SrcPort		      1
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "ROM4"
	      SrcPort		      1
	      DstBlock		      "Reinterpret4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret4"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      4
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pfb_fir"
	  Ports			  [3, 3]
	  Position		  [460, 21, 550, 169]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "taps=4, add_latency=1"
	  UserDataPersistent	  on
	  UserData		  "DataTag131"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "pfb_fir"
	  MaskPromptString	  "Size of PFB: (2^? pnts)|Total Number of Tap"
"s:|Windowing Function: |Number of Simultaneous Inputs: (2^?)|Make Biplex|Inpu"
"t Bitwidth:|Output Bitwidth:|Coefficient Bitwidth:|Use Distributed Memory for"
" Coeffs|Add Latency|Mult Latency|BRAM Latency|Quantization Behavior|Bin Width"
" Scaling (normal=1)"
	  MaskStyleString	  "edit,edit,popup(bartlett|barthannwin|blackm"
"an|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|hamming|hann|kaiser|nu"
"ttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edit,edit,edit,edit,edi"
"t,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even "
"Values)),edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,"
	  MaskVariables		  "PFBSize=@1;TotalTaps=@2;WindowType=&3;n_inp"
"uts=@4;MakeBiplex=@5;BitWidthIn=@6;BitWidthOut=@7;CoeffBitWidth=@8;CoeffDistM"
"em=@9;add_latency=@10;mult_latency=@11;bram_latency=@12;quantization=&13;fwid"
"th=@14;"
	  MaskInitialization	  "pfb_fir_init(gcb, ...\n    'PFBSize', PFBSi"
"ze, ...\n    'TotalTaps', TotalTaps, ...\n    'WindowType', WindowType, ...\n"
"    'n_inputs', n_inputs, ...\n    'MakeBiplex', MakeBiplex, ...\n    'BitWid"
"thIn', BitWidthIn, ...\n    'BitWidthOut', BitWidthOut, ...\n    'CoeffBitWid"
"th', CoeffBitWidth, ...\n    'CoeffDistMem', CoeffDistMem, ...\n    'add_late"
"ncy', add_latency, ...\n    'mult_latency', mult_latency, ...\n    'bram_late"
"ncy', bram_latency, ...\n    'quantization', quantization, ...\n    'fwidth',"
" fwidth);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "8|4|hamming|0|1|8|18|8|1|1|2|2|Truncate|1"
	  MaskTabNameString	  ",,,,,,,,,,,,,"
	  System {
	    Name		    "pfb_fir"
	    Location		    [505, 231, 1236, 653]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 52, 45, 68]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in1"
	      Position		      [15, 102, 45, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol2_in1"
	      Position		      [15, 152, 45, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 52, 250, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=0, taps=4"
	      UserDataPersistent      on
	      UserData		      "DataTag132"
	      SourceBlock	      "casper_library/PFBs/first_tap"
	      SourceType	      "first_tap"
	      ShowPortLabels	      "on"
	      nput		      "0"
	      PFBSize		      "8"
	      CoeffBitWidth	      "8"
	      TotalTaps		      "4"
	      BitWidthIn	      "8"
	      CoeffDistMem	      "1"
	      WindowType	      "hamming"
	      mult_latency	      "2"
	      bram_latency	      "2"
	      n_inputs		      "0"
	      fwidth		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_last_tap"
	      Ports		      [4, 2]
	      Position		      [600, 52, 700, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4"
	      UserDataPersistent      on
	      UserData		      "DataTag133"
	      SourceBlock	      "casper_library/PFBs/last_tap"
	      SourceType	      "last_tap"
	      ShowPortLabels	      "on"
	      TotalTaps		      "4"
	      BitWidthIn	      "8"
	      BitWidthOut	      "18"
	      CoeffBitWidth	      "8"
	      add_latency	      "1"
	      mult_latency	      "2"
	      quantization	      "Truncate"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 52, 400, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_tap3"
	      Ports		      [4, 4]
	      Position		      [450, 52, 550, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol2_in1_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 102, 250, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=0, taps=4"
	      UserDataPersistent      on
	      UserData		      "DataTag134"
	      SourceBlock	      "casper_library/PFBs/first_tap"
	      SourceType	      "first_tap"
	      ShowPortLabels	      "on"
	      nput		      "0"
	      PFBSize		      "8"
	      CoeffBitWidth	      "8"
	      TotalTaps		      "4"
	      BitWidthIn	      "8"
	      CoeffDistMem	      "1"
	      WindowType	      "hamming"
	      mult_latency	      "2"
	      bram_latency	      "2"
	      n_inputs		      "0"
	      fwidth		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol2_in1_last_tap"
	      Ports		      [4, 2]
	      Position		      [600, 102, 700, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4"
	      UserDataPersistent      on
	      UserData		      "DataTag135"
	      SourceBlock	      "casper_library/PFBs/last_tap"
	      SourceType	      "last_tap"
	      ShowPortLabels	      "on"
	      TotalTaps		      "4"
	      BitWidthIn	      "8"
	      BitWidthOut	      "18"
	      CoeffBitWidth	      "8"
	      add_latency	      "1"
	      mult_latency	      "2"
	      quantization	      "Truncate"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol2_in1_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 102, 400, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol2_in1_tap3"
	      Ports		      [4, 4]
	      Position		      [450, 102, 550, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      SourceBlock	      "casper_library/PFBs/tap"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [750, 52, 780, 68]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out1"
	      Position		      [750, 102, 780, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol2_out1"
	      Position		      [750, 152, 780, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "pol1_in1"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"pol1_in1_first_tap"
		DstPort			2
	      }
	      Branch {
		DstBlock		"pol2_in1_first_tap"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      2
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      3
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      4
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      2
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      3
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      4
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol2_in1_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol2_out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "pfb_fir_real"
	  Ports			  [3, 3]
	  Position		  [460, 249, 550, 401]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "taps=4, add_latency=1"
	  UserDataPersistent	  on
	  UserData		  "DataTag136"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "pfb_fir_real"
	  MaskPromptString	  "Size of PFB: (2^? pnts)|Total Number of Tap"
"s:|Windowing Function: |Number of Simultaneous Inputs: (2^?)|Make Biplex|Inpu"
"t Bitwidth:|Output Bitwidth:|Coefficient Bitwidth:|Use Distributed Memory for"
" Coeffs|Add Latency|Mult Latency|BRAM Latency|Quantization Behavior|Bin Width"
" Scaling (normal=1)"
	  MaskStyleString	  "edit,edit,popup(bartlett|barthannwin|blackm"
"an|blackmanharris|bohamwin|chebwin|flattopwin|gausswin|hamming|hann|kaiser|nu"
"ttallwin|parzenwin|rectwin|tukeywin|triang),edit,edit,edit,edit,edit,edit,edi"
"t,edit,edit,popup(Truncate|Round  (unbiased: +/- Inf)|Round  (unbiased: Even "
"Values)),edit"
	  MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskCallbackString	  "|||||||||||||"
	  MaskEnableString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on,on,on,on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,,,,,,,,,"
	  MaskVariables		  "PFBSize=@1;TotalTaps=@2;WindowType=&3;n_inp"
"uts=@4;MakeBiplex=@5;BitWidthIn=@6;BitWidthOut=@7;CoeffBitWidth=@8;CoeffDistM"
"em=@9;add_latency=@10;mult_latency=@11;bram_latency=@12;quantization=&13;fwid"
"th=@14;"
	  MaskInitialization	  "pfb_fir_real_init(gcb,...\n    'PFBSize', P"
"FBSize,...\n    'TotalTaps', TotalTaps,...\n    'WindowType', WindowType,..."
"\n    'n_inputs', n_inputs,...\n    'MakeBiplex', MakeBiplex,...\n    'BitWid"
"thIn', BitWidthIn,...\n    'BitWidthOut', BitWidthOut,...\n    'CoeffBitWidth"
"', CoeffBitWidth,...\n    'CoeffDistMem', CoeffDistMem,...\n    'add_latency'"
", add_latency,...\n    'mult_latency', mult_latency,...\n    'bram_latency', "
"bram_latency,...\n    'quantization', quantization,...\n    'fwidth', fwidth)"
";"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11|4|hamming|0|1|8|18|8|1|1|2|2|Truncate|1"
	  MaskTabNameString	  ",,,,,,,,,,,,,"
	  System {
	    Name		    "pfb_fir_real"
	    Location		    [565, 285, 1296, 739]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 52, 45, 68]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol1_in1"
	      Position		      [15, 102, 45, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "pol2_in1"
	      Position		      [15, 152, 45, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 52, 250, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=0, taps=4"
	      UserDataPersistent      on
	      UserData		      "DataTag137"
	      SourceBlock	      "casper_library/PFBs/first_tap_real"
	      SourceType	      "first_tap_real"
	      ShowPortLabels	      "on"
	      nput		      "0"
	      PFBSize		      "11"
	      CoeffBitWidth	      "8"
	      TotalTaps		      "4"
	      BitWidthIn	      "8"
	      CoeffDistMem	      "1"
	      WindowType	      "hamming"
	      mult_latency	      "2"
	      bram_latency	      "2"
	      n_inputs		      "0"
	      fwidth		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_last_tap"
	      Ports		      [4, 2]
	      Position		      [600, 52, 700, 83]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4"
	      UserDataPersistent      on
	      UserData		      "DataTag138"
	      SourceBlock	      "casper_library/PFBs/last_tap_real"
	      SourceType	      "last_tap_real"
	      ShowPortLabels	      "on"
	      TotalTaps		      "4"
	      BitWidthIn	      "8"
	      BitWidthOut	      "18"
	      CoeffBitWidth	      "8"
	      add_latency	      "1"
	      mult_latency	      "2"
	      quantization	      "Truncate"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 52, 400, 83]
	      BackgroundColor	      "gray"
	      SourceBlock	      "casper_library/PFBs/tap_real"
	      SourceType	      "pfb_tap_real"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol1_in1_tap3"
	      Ports		      [4, 4]
	      Position		      [450, 52, 550, 83]
	      BackgroundColor	      "gray"
	      SourceBlock	      "casper_library/PFBs/tap_real"
	      SourceType	      "pfb_tap_real"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol2_in1_first_tap"
	      Ports		      [2, 4]
	      Position		      [150, 102, 250, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "input=0, taps=4"
	      UserDataPersistent      on
	      UserData		      "DataTag139"
	      SourceBlock	      "casper_library/PFBs/first_tap_real"
	      SourceType	      "first_tap_real"
	      ShowPortLabels	      "on"
	      nput		      "0"
	      PFBSize		      "11"
	      CoeffBitWidth	      "8"
	      TotalTaps		      "4"
	      BitWidthIn	      "8"
	      CoeffDistMem	      "1"
	      WindowType	      "hamming"
	      mult_latency	      "2"
	      bram_latency	      "2"
	      n_inputs		      "0"
	      fwidth		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol2_in1_last_tap"
	      Ports		      [4, 2]
	      Position		      [600, 102, 700, 133]
	      BackgroundColor	      "[0.501961, 0.501961, 0.501961]"
	      AttributesFormatString  "taps=4"
	      UserDataPersistent      on
	      UserData		      "DataTag140"
	      SourceBlock	      "casper_library/PFBs/last_tap_real"
	      SourceType	      "last_tap_real"
	      ShowPortLabels	      "on"
	      TotalTaps		      "4"
	      BitWidthIn	      "8"
	      BitWidthOut	      "18"
	      CoeffBitWidth	      "8"
	      add_latency	      "1"
	      mult_latency	      "2"
	      quantization	      "Truncate"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol2_in1_tap2"
	      Ports		      [4, 4]
	      Position		      [300, 102, 400, 133]
	      BackgroundColor	      "gray"
	      SourceBlock	      "casper_library/PFBs/tap_real"
	      SourceType	      "pfb_tap_real"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pol2_in1_tap3"
	      Ports		      [4, 4]
	      Position		      [450, 102, 550, 133]
	      BackgroundColor	      "gray"
	      SourceBlock	      "casper_library/PFBs/tap_real"
	      SourceType	      "pfb_tap_real"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [750, 52, 780, 68]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol1_out1"
	      Position		      [750, 102, 780, 118]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "pol2_out1"
	      Position		      [750, 152, 780, 168]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "pol1_in1"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"pol1_in1_first_tap"
		DstPort			2
	      }
	      Branch {
		DstBlock		"pol2_in1_first_tap"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap2"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      1
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      2
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      3
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol1_in1_tap3"
	      SrcPort		      4
	      DstBlock		      "pol1_in1_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol1_out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol1_in1_last_tap"
	      SrcPort		      2
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_first_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      2
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      3
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol2_in1_first_tap"
	      SrcPort		      4
	      DstBlock		      "pol2_in1_tap2"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      2
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      3
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap2"
	      SrcPort		      4
	      DstBlock		      "pol2_in1_tap3"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      1
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      2
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      3
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "pol2_in1_tap3"
	      SrcPort		      4
	      DstBlock		      "pol2_in1_last_tap"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "pol2_in1_last_tap"
	      SrcPort		      1
	      DstBlock		      "pol2_out1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "tap"
	  Ports			  [4, 4]
	  Position		  [170, 22, 275, 98]
	  BackgroundColor	  "[0.501961, 0.501961, 0.501961]"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "tap"
	    Location		    [136, 282, 638, 654]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [20, 33, 50, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [130, 98, 160, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [15, 243, 45, 257]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "taps"
	      Position		      [290, 243, 320, 257]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [340, 210, 390, 265]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [190, 212, 240, 263]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult1"
	      Ports		      [2, 1]
	      Position		      [190, 147, 240, 198]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [130, 234, 170, 266]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [70, 236, 115, 264]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CoeffBitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [70, 281, 115, 309]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "0"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "CoeffBitWidth"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "c_to_ri"
	      Ports		      [1, 2]
	      Position		      [110, 149, 150, 191]
	      AttributesFormatString  "_ r/i"
	      UserDataPersistent      on
	      UserData		      "DataTag141"
	      SourceBlock	      "casper_library/Misc/c_to_ri"
	      SourceType	      "c_to_ri"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      n_bits		      "BitWidthIn"
	      bin_pt		      "BitWidthIn-1"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [190, 20, 235, 60]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  on
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "ri_to_c"
	      Ports		      [2, 1]
	      Position		      [270, 184, 310, 226]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"ri_to_c"
		Location		[512, 151, 787, 285]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "re"
		  Position		  [25, 38, 55, 52]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "im"
		  Position		  [25, 88, 55, 102]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [145, 40, 195, 95]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  num_inputs		  "2"
		  explicit_period	  off
		  period		  "1"
		  dbl_ovrd		  off
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret"
		  Ports			  [1, 1]
		  Position		  [80, 29, 120, 61]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Reference
		  Name			  "Reinterpret1"
		  Ports			  [1, 1]
		  Position		  [80, 79, 120, 111]
		  SourceBlock		  "xbsIndex_r3/Reinterpret"
		  SourceType		  "Xilinx Type Reinterpreting Block"
		  force_arith_type	  on
		  arith_type		  "Unsigned"
		  force_bin_pt		  on
		  bin_pt		  "0"
		  force_valid		  on
		}
		Block {
		  BlockType		  Outport
		  Name			  "c"
		  Position		  [220, 63, 250, 77]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "im"
		  SrcPort		  1
		  DstBlock		  "Reinterpret1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "c"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "re"
		  SrcPort		  1
		  DstBlock		  "Reinterpret"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Reinterpret1"
		  SrcPort		  1
		  Points		  [0, -15]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Reinterpret"
		  SrcPort		  1
		  Points		  [0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [190, 84, 230, 126]
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      DelayLen		      "2^(PFBSize-n_inputs)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [255, 33, 285, 47]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [255, 98, 285, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff_out"
	      Position		      [130, 288, 160, 302]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "taps_out"
	      Position		      [410, 233, 440, 247]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mult"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Mult1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "coeff_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "taps_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "taps"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult1"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      DstBlock		      "ri_to_c"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      Points		      [5, 0; 0, -25]
	      DstBlock		      "ri_to_c"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "ri_to_c"
	      SrcPort		      1
	      Points		      [5, 0; 0, 20]
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      1
	      DstBlock		      "Mult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "c_to_ri"
	      SrcPort		      2
	      Points		      [15, 0; 0, 45]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 130]
		DstBlock		"c_to_ri"
		DstPort			1
	      }
	      Branch {
		DstBlock		"delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "tap_real"
	  Ports			  [4, 4]
	  Position		  [170, 257, 275, 333]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "pfb_tap_real"
	  MaskInitialization	  "cursys = gcb;\ndisp(cursys);\n"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "tap_real"
	    Location		    [749, 241, 1251, 613]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [20, 33, 50, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [130, 98, 160, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "coeff"
	      Position		      [15, 178, 45, 192]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "taps"
	      Position		      [290, 193, 320, 207]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Concat"
	      Ports		      [2, 1]
	      Position		      [340, 160, 390, 215]
	      SourceBlock	      "xbsIndex_r3/Concat"
	      SourceType	      "Xilinx Bus Concatenator"
	      num_inputs	      "2"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [190, 147, 240, 198]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "mult_latency"
	      explicit_period	      off
	      period		      "1"
	      en		      off
	      dbl_ovrd		      off
	      show_param	      on
	      mult_type		      "Parallel"
	      oversample	      "2"
	      use_embedded	      on
	      pipeline		      on
	      use_rpm		      on
	      placement_style	      "Rectangular Shape"
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [130, 169, 170, 201]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "CoeffBitWidth - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret1"
	      Ports		      [1, 1]
	      Position		      [70, 119, 110, 151]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Signed  (2's comp)"
	      force_bin_pt	      on
	      bin_pt		      "BitWidthIn - 1"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret2"
	      Ports		      [1, 1]
	      Position		      [270, 159, 310, 191]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      on
	      arith_type	      "Unsigned"
	      force_bin_pt	      on
	      bin_pt		      "0"
	      force_valid	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [70, 171, 115, 199]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "CoeffBitWidth"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [70, 216, 115, 244]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Two Bit Locations"
	      nbits		      "0"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "CoeffBitWidth"
	      base0		      "LSB of Input"
	      boolean_output	      off
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [190, 20, 235, 60]
	      BackgroundColor	      "[0.501961, 1.000000, 0.501961]"
	      AttributesFormatString  "%<BlockChoice>"
	      LinkData {
		BlockName		"delay_bram"
		DialogParameters {
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
	      }
	      BlockChoice	      "delay_bram"
	      TemplateBlock	      "casper_library/Delays/delay"
	      MemberBlocks	      "delay_bram,delay_slr"
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"delay"
		Location		[148, 182, 646, 482]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [20, 40, 40, 60]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "delay_bram"
		  Ports			  [1, 1]
		  Position		  [100, 40, 140, 80]
		  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
		  SourceBlock		  "casper_library/Delays/delay_bram"
		  SourceType		  "delay_bram"
		  ShowPortLabels	  on
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  DelayLen		  "2^(PFBSize-n_inputs)"
		  bram_latency		  "bram_latency"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [200, 40, 220, 60]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "delay_bram"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "delay_bram"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay"
	      Ports		      [1, 1]
	      Position		      [190, 84, 230, 126]
	      SourceBlock	      "casper_library/Delays/sync_delay"
	      SourceType	      "sync_delay"
	      ShowPortLabels	      on
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      DelayLen		      "2^(PFBSize-n_inputs)"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [255, 33, 285, 47]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [255, 98, 285, 112]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "coeff_out"
	      Position		      [130, 223, 160, 237]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "taps_out"
	      Position		      [410, 183, 440, 197]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Reinterpret2"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret1"
	      SrcPort		      1
	      Points		      [25, 0; 0, 25]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "coeff_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "coeff"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Concat"
	      SrcPort		      1
	      DstBlock		      "taps_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "taps"
	      SrcPort		      1
	      DstBlock		      "Concat"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      DstBlock		      "sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Reinterpret2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Reinterpret1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Reorder"
      Ports		      []
      Position		      [305, 215, 355, 265]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Reorder"
	Location		[71, 215, 569, 885]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "barrel_switcher"
	  Ports			  [4, 3]
	  Position		  [165, 132, 260, 243]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "n_inputs=1"
	  UserDataPersistent	  on
	  UserData		  "DataTag142"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "barrel_switcher"
	  MaskPromptString	  "Number of Inputs: (2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "n_inputs=@1;"
	  MaskInitialization	  "barrel_switcher_init(gcb,...\n    'n_inputs"
"', n_inputs);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1"
	  System {
	    Name		    "barrel_switcher"
	    Location		    [403, 74, 946, 728]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sel"
	      Position		      [15, 23, 45, 37]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sync_in"
	      Position		      [15, 333, 45, 347]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [15, 173, 45, 187]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [15, 253, 45, 267]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay_sync"
	      Ports		      [1, 1]
	      Position		      [55, 333, 85, 347]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,14,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([11 9 12 9 11"
" 15 16 17 21 18 15 13 16 13 15 18 21 17 16 15 11 ],[2 4 7 10 12 12 11 12 12 9"
" 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 14 14 0"
" 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin"
" icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COM"
"MENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux11"
	      Ports		      [3, 1]
	      Position		      [165, 147, 190, 213]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      "off"
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,66,3,1,white,blue,3,03f9c9b9"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 9.42857 56.5714 66 ],[0.77 0.82 0.91]);\npatch([6"
" 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[23 27 33 39 43 43 41"
" 43 43 37 42 38 33 28 24 29 23 23 25 23 23 ],[0.98 0.96 0.92]);\nplot([0 25 2"
"5 0 0 ],[0 9.42857 56.5714 66 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_l"
"abel('input',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux21"
	      Ports		      [3, 1]
	      Position		      [165, 227, 190, 293]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      "off"
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,66,3,1,white,blue,3,03f9c9b9"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 9.42857 56.5714 66 ],[0.77 0.82 0.91]);\npatch([6"
" 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[23 27 33 39 43 43 41"
" 43 43 37 42 38 33 28 24 29 23 23 25 23 23 ],[0.98 0.96 0.92]);\nplot([0 25 2"
"5 0 0 ],[0 9.42857 56.5714 66 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_l"
"abel('input',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [85, 91, 130, 119]
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from eac"
"h input sample and presents it at the output.  The output type is ordinarily "
"unsigned with binary point at zero, but can be Boolean when the slice is one "
"bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      "off"
	      mode		      "Upper Bit Location + Width"
	      bit1		      "-0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "45,28,1,1,white,blue,0,fe24a11e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 45 45 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 "
"15 22 24 26 34 28 22 18 26 18 22 28 34 26 24 22 15 ],[3 8 15 22 27 27 25 27 2"
"7 21 27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 45 45 0 ],[0 28"
" 28 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: "
"begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('"
"','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [95, 333, 125, 347]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [315, 173, 345, 187]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [315, 253, 345, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Mux21"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux11"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux21"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Mux11"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux21"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Mux11"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Mux21"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Mux11"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "sel"
	      SrcPort		      1
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay_sync"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_in"
	      SrcPort		      1
	      DstBlock		      "Delay_sync"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "dbl_buffer"
	  Ports			  [5, 1]
	  Position		  [155, 31, 225, 89]
	  BackgroundColor	  "gray"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "dbl_buffer"
	  MaskPromptString	  "Depth|Latency"
	  MaskStyleString	  "edit,edit"
	  MaskTunableValueString  "on,on"
	  MaskCallbackString	  "|"
	  MaskEnableString	  "on,on"
	  MaskVisibilityString	  "on,on"
	  MaskToolTipString	  "on,on"
	  MaskVarAliasString	  ","
	  MaskVariables		  "depth=@1;latency=@2;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "32|2"
	  MaskTabNameString	  ","
	  System {
	    Name		    "dbl_buffer"
	    Location		    [450, 136, 920, 687]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "rw_mode"
	      Position		      [35, 48, 65, 62]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "wr_addr"
	      Position		      [75, 68, 105, 82]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "rd_addr"
	      Position		      [35, 88, 65, 102]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      Position		      [15, 148, 45, 162]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [15, 238, 45, 252]
	      Port		      "5"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [50, 257, 90, 273]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Boolean"
	      const		      "0"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instruc"
"tions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      "off"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "40,16,0,1,white,blue,0,c7c04a0c"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 40 40 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([16 13 17 13 "
"16 20 21 22 27 23 20 18 22 18 20 23 27 22 21 20 16 ],[2 5 9 13 16 16 15 16 16"
" 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 0 40 40 0 ],[0 16 1"
"6 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COM"
"MENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [170, 41, 195, 109]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      "off"
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,68,3,1,white,blue,3,03f9c9b9"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 9.71429 58.2857 68 ],[0.77 0.82 0.91]);\npatch([6"
" 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[24 28 34 40 44 44 42"
" 44 44 38 43 39 34 29 25 30 24 24 26 24 24 ],[0.98 0.96 0.92]);\nplot([0 25 2"
"5 0 0 ],[0 9.71429 58.2857 68 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_l"
"abel('input',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [170, 211, 195, 279]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      "off"
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,68,3,1,white,blue,3,03f9c9b9"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 9.71429 58.2857 68 ],[0.77 0.82 0.91]);\npatch([6"
" 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[24 28 34 40 44 44 42"
" 44 44 38 43 39 34 29 25 30 24 24 26 24 24 ],[0.98 0.96 0.92]);\nplot([0 25 2"
"5 0 0 ],[0 9.71429 58.2857 68 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_l"
"abel('input',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux3"
	      Ports		      [3, 1]
	      Position		      [170, 296, 195, 364]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      "off"
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,68,3,1,white,blue,3,03f9c9b9"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 9.71429 58.2857 68 ],[0.77 0.82 0.91]);\npatch([6"
" 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[24 28 34 40 44 44 42"
" 44 44 38 43 39 34 29 25 30 24 24 26 24 24 ],[0.98 0.96 0.92]);\nplot([0 25 2"
"5 0 0 ],[0 9.71429 58.2857 68 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_l"
"abel('input',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux5"
	      Ports		      [3, 1]
	      Position		      [170, 456, 195, 524]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      "off"
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,68,3,1,white,blue,3,03f9c9b9"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 9.71429 58.2857 68 ],[0.77 0.82 0.91]);\npatch([6"
" 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[24 28 34 40 44 44 42"
" 44 44 38 43 39 34 29 25 30 24 24 26 24 24 ],[0.98 0.96 0.92]);\nplot([0 25 2"
"5 0 0 ],[0 9.71429 58.2857 68 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_l"
"abel('input',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux6"
	      Ports		      [3, 1]
	      Position		      [385, 101, 410, 169]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      "off"
	      latency		      "1"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,68,3,1,white,blue,3,03f9c9b9"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 9.71429 58.2857 68 ],[0.77 0.82 0.91]);\npatch([6"
" 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[24 28 34 40 44 44 42"
" 44 44 38 43 39 34 29 25 30 24 24 26 24 24 ],[0.98 0.96 0.92]);\nplot([0 25 2"
"5 0 0 ],[0 9.71429 58.2857 68 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_l"
"abel('input',3,'d1');\ncolor('black');disp('\\bf{  z^{-1}}','texmode','on');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram0"
	      Ports		      [3, 1]
	      Position		      [290, 128, 355, 182]
	      SourceBlock	      "xbsIndex_r4/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
" Block"
	      depth		      "depth"
	      initVector	      "0"
	      distributed_mem	      "Block RAM"
	      write_mode	      "Read Before Write"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      latency		      "latency"
	      dbl_ovrd		      "off"
	      optimize		      "Area"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "spram"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "65,54,3,1,white,blue,0,e5f9a5f3"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 65 65 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([18 9 22 9 18"
" 32 36 40 55 43 31 23 37 23 31 43 55 40 36 32 18 ],[6 15 28 41 50 50 46 50 50"
" 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 "
"54 54 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('bl"
"ack');port_label('input',2,'data');\ncolor('black');port_label('input',3,'we'"
");\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end i"
"con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram1"
	      Ports		      [3, 1]
	      Position		      [290, 383, 355, 437]
	      SourceBlock	      "xbsIndex_r4/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
" Block"
	      depth		      "depth"
	      initVector	      "0"
	      distributed_mem	      "Block RAM"
	      write_mode	      "Read Before Write"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      latency		      "latency"
	      dbl_ovrd		      "off"
	      optimize		      "Area"
	      use_rpm		      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "spram"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "65,54,3,1,white,blue,0,e5f9a5f3"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 65 65 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([18 9 22 9 18"
" 32 36 40 55 43 31 23 37 23 31 43 55 40 36 32 18 ],[6 15 28 41 50 50 46 50 50"
" 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 65 65 0 ],[0 "
"54 54 0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'addr');\ncolor('bl"
"ack');port_label('input',2,'data');\ncolor('black');port_label('input',3,'we'"
");\ncolor('black');disp('z^{-2}','texmode','on');\nfprintf('','COMMENT: end i"
"con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay"
	      Ports		      [1, 1]
	      Position		      [260, 16, 290, 44]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "latency + 1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,28,1,1,white,blue,0,eabd56db"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([8 3 10 3 8 1"
"5 17 19 27 21 15 11 19 11 15 21 27 19 17 15 8 ],[3 8 15 22 27 27 25 27 27 21 "
"27 23 15 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 28 28 0"
" 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin"
" icon text');\ncolor('black');disp('z^{-3}','texmode','on');\nfprintf('','COM"
"MENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay1"
	      Ports		      [1, 1]
	      Position		      [170, 141, 195, 169]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,28,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13"
" 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 "
"19 14 9 5 10 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 28 28 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMME"
"NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay2"
	      Ports		      [1, 1]
	      Position		      [170, 396, 195, 424]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "25,28,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 25 25 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13"
" 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 "
"19 14 9 5 10 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 0 25 25 0 ],[0 28 28 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMME"
"NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      Position		      [435, 128, 465, 142]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [25, 0; 0, 60]
	      DstBlock		      "bram0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay1"
	      SrcPort		      1
	      DstBlock		      "bram0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux3"
	      SrcPort		      1
	      Points		      [25, 0; 0, 60]
	      DstBlock		      "bram1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay2"
	      SrcPort		      1
	      DstBlock		      "bram1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "rw_mode"
	      SrcPort		      1
	      Points		      [0, 0; 85, 0]
	      Branch {
		Points			[0, 0]
		Branch {
		  DstBlock		  "Mux"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -25]
		  DstBlock		  "delay"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, 170]
		Branch {
		  Points		  [0, 85]
		  Branch {
		    DstBlock		    "Mux3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Mux5"
		    DstPort		    1
		  }
		}
		Branch {
		  DstBlock		  "Mux2"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "wr_addr"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			2
	      }
	      Branch {
		Points			[0, 275]
		DstBlock		"Mux3"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "rd_addr"
	      SrcPort		      1
	      Points		      [0, 0; 70, 0]
	      Branch {
		DstBlock		"Mux"
		DstPort			3
	      }
	      Branch {
		Points			[0, 235]
		DstBlock		"Mux3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "bram1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -275]
	      DstBlock		      "Mux6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bram0"
	      SrcPort		      1
	      DstBlock		      "Mux6"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      Points		      [0, 0; 75, 0]
	      Branch {
		DstBlock		"delay1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 255]
		DstBlock		"delay2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay"
	      SrcPort		      1
	      Points		      [40, 0; 0, 85]
	      DstBlock		      "Mux6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux6"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux5"
	      SrcPort		      1
	      Points		      [35, 0; 0, -60]
	      DstBlock		      "bram1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      Points		      [35, 0; 0, -70]
	      DstBlock		      "bram0"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      Points		      [0, 0; 55, 0]
	      Branch {
		DstBlock		"Mux2"
		DstPort			2
	      }
	      Branch {
		Points			[0, 265]
		DstBlock		"Mux5"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Mux2"
		DstPort			3
	      }
	      Branch {
		Points			[0, 225]
		DstBlock		"Mux5"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "reorder"
	  Ports			  [4, 4]
	  Position		  [25, 19, 120, 91]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "order=2"
	  UserDataPersistent	  on
	  UserData		  "DataTag143"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "reorder"
	  MaskPromptString	  "Output Order:|Number of inputs|BRAM Latency"
"|Map Latency|Double Buffer"
	  MaskStyleString	  "edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVarAliasString	  ",,,,"
	  MaskVariables		  "map=@1;n_inputs=@2;bram_latency=@3;map_late"
"ncy=@4;double_buffer=@5;"
	  MaskInitialization	  "reorder_init(gcb, ...\n    'map', map, ..."
"\n    'n_inputs', n_inputs, ...\n    'bram_latency', bram_latency, ...\n    '"
"map_latency', map_latency, ...\n    'double_buffer', double_buffer);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "[0 2 1 3]|2|2|1|0"
	  MaskTabNameString	  ",,,,"
	  System {
	    Name		    "reorder"
	    Location		    [142, 158, 899, 463]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [40, 63, 70, 77]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "en"
	      Position		      [25, 118, 55, 132]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din0"
	      Position		      [495, 83, 525, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din1"
	      Position		      [495, 163, 525, 177]
	      Port		      "4"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [95, 56, 145, 109]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Count Limited"
	      n_bits		      "3"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "7"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      "off"
	      period		      "1"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      use_rpm		      "on"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [415, 36, 440, 104]
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "1"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [170, 37, 200, 53]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [170, 77, 200, 93]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "2"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram0"
	      Ports		      [3, 1]
	      Position		      [615, 63, 680, 117]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "4"
	      initVector	      "sin(pi*(0:15)/16)"
	      write_mode	      "Read Before Write"
	      latency		      "2"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram1"
	      Ports		      [3, 1]
	      Position		      [615, 143, 680, 197]
	      SourceBlock	      "xbsIndex_r3/Single Port RAM"
	      SourceType	      "Xilinx Single Port Random Access Memory"
	      depth		      "4"
	      initVector	      "sin(pi*(0:15)/16)"
	      write_mode	      "Read Before Write"
	      latency		      "2"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_d0"
	      Ports		      [1, 1]
	      Position		      [305, 77, 345, 93]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_din0"
	      Ports		      [1, 1]
	      Position		      [550, 80, 590, 100]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_din1"
	      Ports		      [1, 1]
	      Position		      [550, 160, 590, 180]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "2"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_map1"
	      Ports		      [1, 1]
	      Position		      [305, 175, 345, 195]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "0*map_latency"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_sel"
	      Ports		      [1, 1]
	      Position		      [305, 37, 345, 53]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_valid"
	      Ports		      [1, 1]
	      Position		      [495, 13, 525, 27]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay_we"
	      Ports		      [1, 1]
	      Position		      [305, 115, 345, 135]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "map1"
	      Ports		      [1, 1]
	      Position		      [230, 175, 270, 195]
	      SourceBlock	      "xbsIndex_r3/ROM"
	      SourceType	      "Xilinx Single Port Read-Only Memory"
	      depth		      "4"
	      initVector	      "[0 2 1 3]"
	      arith_type	      "Unsigned"
	      n_bits		      "2"
	      bin_pt		      "0"
	      latency		      "1"
	      init_zero		      "on"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "off"
	      init_reg		      "0"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      distributed_mem	      "on"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "post_sync_delay"
	      Ports		      [1, 1]
	      Position		      [135, 159, 155, 201]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "3"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "pre_sync_delay"
	      Ports		      [1, 1]
	      Position		      [55, 159, 75, 201]
	      SourceBlock	      "xbsIndex_r3/Delay"
	      SourceType	      "Xilinx Delay Block"
	      latency		      "1"
	      reg_retiming	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      accept_only_valid	      "off"
	      init_zero		      "on"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "sync_delay_en"
	      Ports		      [2, 1]
	      Position		      [85, 159, 125, 201]
	      SourceBlock	      "casper_library/Delays/sync_delay_en"
	      SourceType	      "sync_delay_en"
	      ShowPortLabels	      "on"
	      DelayLen		      "4"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [165, 173, 195, 187]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid"
	      Position		      [705, 13, 735, 27]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout0"
	      Position		      [705, 83, 735, 97]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout1"
	      Position		      [705, 163, 735, 177]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"pre_sync_delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "en"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			2
	      }
	      Branch {
		DstBlock		"sync_delay_en"
		DstPort			2
	      }
	      Branch {
		DstBlock		"delay_we"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"Slice1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Slice2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "delay_sel"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_sel"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"delay_d0"
		DstPort			1
	      }
	      Branch {
		DstBlock		"map1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "delay_d0"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "pre_sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_delay_en"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "sync_delay_en"
	      SrcPort		      1
	      DstBlock		      "post_sync_delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "post_sync_delay"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_we"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"delay_valid"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bram0"
		DstPort			3
	      }
	      Branch {
		DstBlock		"bram1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "delay_valid"
	      SrcPort		      1
	      DstBlock		      "valid"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"bram0"
		DstPort			1
	      }
	      Branch {
		DstBlock		"bram1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "din0"
	      SrcPort		      1
	      DstBlock		      "delay_din0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_din0"
	      SrcPort		      1
	      DstBlock		      "bram0"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bram0"
	      SrcPort		      1
	      DstBlock		      "dout0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "din1"
	      SrcPort		      1
	      DstBlock		      "delay_din1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_din1"
	      SrcPort		      1
	      DstBlock		      "bram1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "bram1"
	      SrcPort		      1
	      DstBlock		      "dout1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "map1"
	      SrcPort		      1
	      DstBlock		      "delay_map1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay_map1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "square_transposer"
	  Ports			  [3, 3]
	  Position		  [35, 127, 115, 253]
	  BackgroundColor	  "[0.501961, 1.000000, 0.501961]"
	  AttributesFormatString  "n_inputs=1"
	  UserDataPersistent	  on
	  UserData		  "DataTag144"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "square_transposer"
	  MaskPromptString	  "Number of inputs (2^?):"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "n_inputs=@1;"
	  MaskInitialization	  "square_transposer_init(gcb,...\n    'n_inpu"
"ts', n_inputs);"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "1"
	  System {
	    Name		    "square_transposer"
	    Location		    [11, 180, 1007, 828]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "sync"
	      Position		      [15, 13, 45, 27]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [15, 173, 45, 187]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      Position		      [15, 253, 45, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delayb1"
	      Ports		      [1, 1]
	      Position		      [270, 175, 300, 205]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMME"
"NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delayb2"
	      Ports		      [1, 1]
	      Position		      [270, 255, 300, 285]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,d74ee26d"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');disp('z^{-0}','texmode','on');\nfprintf('','COMME"
"NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delayf1"
	      Ports		      [1, 1]
	      Position		      [60, 175, 90, 205]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "0"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,d74ee26d"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');disp('z^{-0}','texmode','on');\nfprintf('','COMME"
"NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delayf2"
	      Ports		      [1, 1]
	      Position		      [60, 255, 90, 285]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMME"
"NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "barrel_switcher"
	      Ports		      [4, 3]
	      Position		      [120, 152, 240, 303]
	      AttributesFormatString  "n_inputs=1"
	      UserDataPersistent      on
	      UserData		      "DataTag145"
	      SourceBlock	      "casper_library/Reorder/barrel_switcher"
	      SourceType	      "barrel_switcher"
	      ShowPortLabels	      "on"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData "off"
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      n_inputs		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "counter"
	      Ports		      [1, 1]
	      Position		      [95, 87, 125, 123]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Down"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "n_inputs"
	      bin_pt		      "0"
	      load_pin		      "off"
	      rst		      "on"
	      en		      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      use_behavioral_HDL      "off"
	      use_rpm		      "on"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "counter"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,36,1,1,white,blue,0,fa73fe1c"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[6 11 18 25 30 30 28 30 30 23 29"
" 24 18 12 7 13 6 6 8 6 6 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 36 36 0"
" 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin"
" icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('black');po"
"rt_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "delay0"
	      Ports		      [1, 1]
	      Position		      [270, 15, 300, 45]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop."
	      en		      "off"
	      latency		      "1"
	      dbl_ovrd		      "off"
	      reg_retiming	      "off"
	      xl_use_area	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "9.1.01"
	      sg_icon_stat	      "30,30,1,1,white,blue,0,fc531c0e"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 30 30 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15"
" 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 0 30 30 0 ],[0 30 30 0 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMME"
"NT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync_out"
	      Position		      [315, 13, 345, 27]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      Position		      [315, 173, 345, 187]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      Position		      [315, 253, 345, 267]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "sync"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"barrel_switcher"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "counter"
	      SrcPort		      1
	      DstBlock		      "barrel_switcher"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "barrel_switcher"
	      SrcPort		      1
	      DstBlock		      "delay0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "delay0"
	      SrcPort		      1
	      DstBlock		      "sync_out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Delayf1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delayf1"
	      SrcPort		      1
	      DstBlock		      "barrel_switcher"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "barrel_switcher"
	      SrcPort		      2
	      DstBlock		      "Delayb1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delayb1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      DstBlock		      "Delayf2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delayf2"
	      SrcPort		      1
	      DstBlock		      "barrel_switcher"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "barrel_switcher"
	      SrcPort		      3
	      DstBlock		      "Delayb2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delayb2"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Scopes"
      Ports		      []
      Position		      [235, 215, 285, 265]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Scopes"
	Location		[640, 136, 1138, 806]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "snap"
	  Ports			  [3]
	  Position		  [45, 39, 70, 81]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "snap"
	  MaskDescription	  "The <i>snap</i> block provides a packaged s"
"olution to capturing data from\nthe FPGA fabric and making it accessible from"
" the CPU.  The block comes in\n2 flavors: <i>snap</i> (which captures to a 32"
" bit wide Shared BRAM), and\n<i>snap64</i> (which captures to 2x32 bit wide S"
"hared BRAMs to effect a\n64 bit capture)."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\snap_usage.html''])')"
	  MaskPromptString	  "No. of samples(2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "nsamples=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "snap"
	    Location		    [142, 490, 1048, 858]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [495, 113, 525, 127]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [255, 203, 285, 217]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [265, 123, 295, 137]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [450, 199, 465, 211]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [290, 227, 325, 243]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant13"
	      Position		      [40, 265, 70, 295]
	      Value		      "1"
	      VectorParams1D	      on
	      SamplingMode	      "Sample based"
	      OutDataTypeMode	      "Inherit from 'Constant value'"
	      OutDataType	      "sfix(16)"
	      ConRadixGroup	      "Use specified scaling"
	      OutScaling	      "2^0"
	      SampleTime	      "inf"
	      FramePeriod	      "inf"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [290, 147, 325, 163]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [375, 223, 395, 237]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [410, 202, 440, 238]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [340, 92, 355, 168]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [340, 172, 355, 248]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [3, 1]
	      Position		      [480, 195, 525, 245]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [640, 255, 685, 305]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret"
	      Ports		      [1, 1]
	      Position		      [545, 112, 575, 128]
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [715, 265, 815, 295]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "casper_library_Scopes_snap_addr_user_da"
"ta_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [625, 91, 705, 149]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ctrl"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [85, 265, 185, 295]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "casper_library_Scopes_snap_ctrl_user_da"
"ta_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable"
	      Ports		      [1, 1]
	      Position		      [210, 266, 245, 294]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "freeze_cntr"
	      Ports		      [2, 3]
	      Position		      [545, 162, 585, 198]
	      SourceBlock	      "casper_library/Misc/freeze_cntr"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      CounterBits	      "nsamples"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [315, 271, 350, 289]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "trig1"
	      Ports		      [1, 1]
	      Position		      [210, 171, 245, 199]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "valid"
	      Ports		      [1, 1]
	      Position		      [210, 91, 245, 119]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		Points			[0, 95]
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -70]
		DstBlock		"bram"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "enable"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [0, 0; 20, 0]
	      Branch {
		DstBlock		"bram"
		DstPort			3
	      }
	      Branch {
		Points			[0, 115]
		DstBlock		"Register1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Constant13"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "ctrl"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret"
	      SrcPort		      1
	      DstBlock		      "bram"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Reinterpret"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ctrl"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"enable"
		DstPort			1
	      }
	      Branch {
		Points			[0, -95]
		Branch {
		  DstBlock		  "valid"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "trig1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[105, 0]
		Branch {
		  DstBlock		  "Register"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "Register1"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [100, 0; 0, 40]
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "snap64"
	  Ports			  [3]
	  Position		  [90, 39, 115, 81]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskType		  "snap64"
	  MaskDescription	  "The <i>snap</i> block provides a packaged s"
"olution to capturing data from\nthe FPGA fabric and making it accessible from"
" the CPU.  The block comes in\n2 flavors: <i>snap</i> (which captures to a 32"
" bit wide Shared BRAM), and\n<i>snap64</i> (which captures to 2x32 bit wide S"
"hared BRAMs to effect a\n64 bit capture)."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\cas"
"per_library\\doc\\snap_usage.html''])')"
	  MaskPromptString	  "No. of samples(2^?)"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "nsamples=@1;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "11"
	  System {
	    Name		    "snap64"
	    Location		    [25, 537, 871, 933]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      Position		      [420, 113, 450, 127]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "trig"
	      Position		      [230, 233, 260, 247]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "we"
	      Position		      [240, 153, 270, 167]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [425, 229, 440, 241]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [265, 257, 300, 273]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant13"
	      Position		      [15, 295, 45, 325]
	      Value		      "1"
	      VectorParams1D	      on
	      SamplingMode	      "Sample based"
	      OutDataTypeMode	      "Inherit from 'Constant value'"
	      OutDataType	      "sfix(16)"
	      ConRadixGroup	      "Use specified scaling"
	      OutScaling	      "2^0"
	      SampleTime	      "inf"
	      FramePeriod	      "inf"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [265, 177, 300, 193]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Constant"
	      SourceType	      "Xilinx Constant Block"
	      const		      "1"
	      equ		      "P=C"
	      arith_type	      "Boolean"
	      n_bits		      "1"
	      bin_pt		      "0"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      iostate		      "0"
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [350, 253, 370, 267]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Inverter"
	      SourceType	      "Xilinx Inverter"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [2, 1]
	      Position		      [385, 232, 415, 268]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Logical"
	      SourceType	      "Xilinx Logical Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      "on"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux1"
	      Ports		      [3, 1]
	      Position		      [315, 122, 330, 198]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux2"
	      Ports		      [3, 1]
	      Position		      [315, 202, 330, 278]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      mux_type		      "off"
	      use_rpm		      "off"
	      gen_core		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [3, 1]
	      Position		      [455, 225, 500, 275]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register1"
	      Ports		      [3, 1]
	      Position		      [610, 285, 655, 335]
	      SourceBlock	      "xbsIndex_r3/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      reg_only_valid	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      rst		      "on"
	      en		      "on"
	      out_en		      "off"
	      dbl_ovrd		      "off"
	      show_param	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Reinterpret3"
	      Ports		      [1, 1]
	      Position		      [470, 112, 500, 128]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Reinterpret"
	      SourceType	      "Xilinx Type Reinterpreting Block"
	      force_arith_type	      "on"
	      arith_type	      "Unsigned"
	      force_bin_pt	      "on"
	      bin_pt		      "0"
	      force_valid	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "addr"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [685, 295, 785, 325]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "To Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "casper_library_Scopes_snap_addr_user_da"
"ta_in"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram_lsb"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [595, 91, 675, 149]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "bram_msb"
	      Tag		      "xps:bram"
	      Ports		      [3, 1]
	      Position		      [595, 16, 675, 74]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/Shared BRAM"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      arith_type	      "Unsigned"
	      addr_width	      "nsamples"
	      data_width	      "32"
	      data_bin_pt	      "0"
	      init_vals		      "0"
	      sample_rate	      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ctrl"
	      Tag		      "xps:sw_reg"
	      Ports		      [1, 1]
	      Position		      [60, 295, 160, 325]
	      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
	      SourceBlock	      "xps_library/software register"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      io_dir		      "From Processor"
	      arith_type	      "Unsigned"
	      bitwidth		      "32"
	      bin_pt		      "0"
	      sample_period	      "1"
	      gw_name		      "casper_library_Scopes_snap_ctrl_user_da"
"ta_out"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "en1"
	      Ports		      [1, 1]
	      Position		      [530, 38, 560, 52]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "32"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "en2"
	      Ports		      [1, 1]
	      Position		      [530, 113, 555, 127]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "32"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "enable"
	      Ports		      [1, 1]
	      Position		      [185, 296, 220, 324]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "freeze_cntr"
	      Ports		      [2, 3]
	      Position		      [520, 192, 560, 228]
	      SourceBlock	      "casper_library/Misc/freeze_cntr"
	      SourceType	      "Unknown"
	      ShowPortLabels	      "on"
	      CounterBits	      "nsamples"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "posedge"
	      Tag		      "Rising Edge Detector"
	      Ports		      [1, 1]
	      Position		      [290, 301, 325, 319]
	      SourceBlock	      "casper_library/Misc/posedge"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "on"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "trig1"
	      Ports		      [1, 1]
	      Position		      [185, 201, 220, 229]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "valid"
	      Ports		      [1, 1]
	      Position		      [185, 121, 220, 149]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "1"
	      bit1		      "0"
	      base1		      "LSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      boolean_output	      "on"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Line {
	      SrcBlock		      "en2"
	      SrcPort		      1
	      DstBlock		      "bram_lsb"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "en1"
	      SrcPort		      1
	      DstBlock		      "bram_msb"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "Reinterpret3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Reinterpret3"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		DstBlock		"en2"
		DstPort			1
	      }
	      Branch {
		Points			[0, -75]
		DstBlock		"en1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "trig"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "enable"
	      SrcPort		      1
	      DstBlock		      "posedge"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      2
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 115]
		DstBlock		"Register1"
		DstPort			3
	      }
	      Branch {
		Points			[0, -70]
		Branch {
		  DstBlock		  "bram_msb"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "bram_lsb"
		  DstPort		  3
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Constant13"
	      SrcPort		      1
	      DstBlock		      "ctrl"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "ctrl"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"enable"
		DstPort			1
	      }
	      Branch {
		Points			[0, -95]
		Branch {
		  DstBlock		  "valid"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "trig1"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "posedge"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[105, 0]
		Branch {
		  DstBlock		  "Register"
		  DstPort		  3
		}
		Branch {
		  DstBlock		  "Register1"
		  DstPort		  2
		}
	      }
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Mux1"
	      SrcPort		      1
	      Points		      [100, 0; 0, 40]
	      DstBlock		      "freeze_cntr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "we"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Register1"
	      SrcPort		      1
	      DstBlock		      "addr"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "trig1"
	      SrcPort		      1
	      DstBlock		      "Mux2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "valid"
	      SrcPort		      1
	      DstBlock		      "Mux1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mux2"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "freeze_cntr"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "freeze_cntr"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[20, 0; 0, 95]
		DstBlock		"Register1"
		DstPort			1
	      }
	      Branch {
		Points			[0, -100]
		Branch {
		  Points		  [0, -75]
		  DstBlock		  "bram_msb"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "bram_lsb"
		  DstPort		  1
		}
	      }
	    }
	  }
	}
      }
    }
    Annotation {
      Name		      "%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
"%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%\n%                                          "
"                                   %\n%   Center for Astronomy Signal Process"
"ing and Electronics Research           %\n%   http://seti.ssl.berkeley.edu/ca"
"sper/                                      %\n%   Copyright (C) 2006-2007 Uni"
"versity of California, Berkeley                %\n%                          "
"                                                   %\n%   This program is fre"
"e software; you can redistribute it and/or modify      %\n%   it under the te"
"rms of the GNU General Public License as published by      %\n%   the Free So"
"ftware Foundation; either version 2 of the License, or         %\n%   (at you"
"r option) any later version.                                       %\n%      "
"                                                                       %\n%  "
" This program is distributed in the hope that it will be useful,           %"
"\n%   but WITHOUT ANY WARRANTY; without even the implied warranty of         "
"   %\n%   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the      "
"       %\n%   GNU General Public License for more details.                   "
"           %\n%                                                              "
"               %\n%   You should have received a copy of the GNU General Publ"
"ic License along   %\n%   with this program; if not, write to the Free Softwa"
"re Foundation, Inc.,   %\n%   51 Franklin Street, Fifth Floor, Boston, MA 021"
"10-1301 USA.               %\n%                                              "
"                               %\n%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
"%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%"
      Position		      [16, 105]
      HorizontalAlignment     "left"
      UseDisplayTextAsClickCallback off
      FontName		      "Lucida Console"
      FontSize		      9
    }
  }
}
MatData {
  NumRecords		  146
  DataRecord {
    Tag			    DataTag145
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag144
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag143
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 *'_I  "
  }
  DataRecord {
    Tag			    DataTag142
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag141
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag140
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 37U? P"
  }
  DataRecord {
    Tag			    DataTag139
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 I6^Y  "
  }
  DataRecord {
    Tag			    DataTag138
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 37U? P"
  }
  DataRecord {
    Tag			    DataTag137
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 I6^Y  "
  }
  DataRecord {
    Tag			    DataTag136
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ?ZT: @"
  }
  DataRecord {
    Tag			    DataTag135
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 37U? P"
  }
  DataRecord {
    Tag			    DataTag134
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 4;XW! "
  }
  DataRecord {
    Tag			    DataTag133
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 37U? P"
  }
  DataRecord {
    Tag			    DataTag132
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 4;XW! "
  }
  DataRecord {
    Tag			    DataTag131
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 675Q!@"
  }
  DataRecord {
    Tag			    DataTag130
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 .!'Q P"
  }
  DataRecord {
    Tag			    DataTag129
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =<R5!0"
  }
  DataRecord {
    Tag			    DataTag128
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 3C3; @"
  }
  DataRecord {
    Tag			    DataTag127
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 37U? P"
  }
  DataRecord {
    Tag			    DataTag126
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag125
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =LR5!0"
  }
  DataRecord {
    Tag			    DataTag124
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =LR5!0"
  }
  DataRecord {
    Tag			    DataTag123
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 A0%T @"
  }
  DataRecord {
    Tag			    DataTag122
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag121
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 [388!0"
  }
  DataRecord {
    Tag			    DataTag120
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 .^/^ 0"
  }
  DataRecord {
    Tag			    DataTag119
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 4[[E @"
  }
  DataRecord {
    Tag			    DataTag118
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 .^/^ 0"
  }
  DataRecord {
    Tag			    DataTag117
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag116
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 4[[E @"
  }
  DataRecord {
    Tag			    DataTag115
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag114
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag113
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag112
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag111
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag110
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag109
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag108
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 R)\\*!@"
  }
  DataRecord {
    Tag			    DataTag107
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =EU1 0"
  }
  DataRecord {
    Tag			    DataTag106
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag105
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag104
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 *'_I  "
  }
  DataRecord {
    Tag			    DataTag103
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 (_X: P"
  }
  DataRecord {
    Tag			    DataTag102
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 Q7KA 0"
  }
  DataRecord {
    Tag			    DataTag101
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 8P!5!P"
  }
  DataRecord {
    Tag			    DataTag100
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 IL@$!P"
  }
  DataRecord {
    Tag			    DataTag99
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 IL@$!P"
  }
  DataRecord {
    Tag			    DataTag98
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 (P(< @"
  }
  DataRecord {
    Tag			    DataTag97
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^V05 @"
  }
  DataRecord {
    Tag			    DataTag96
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 SR#-!P"
  }
  DataRecord {
    Tag			    DataTag95
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LH$=! "
  }
  DataRecord {
    Tag			    DataTag94
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LK58  "
  }
  DataRecord {
    Tag			    DataTag93
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag92
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag91
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag90
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag89
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag88
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag87
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag86
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag85
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^@Z< 0"
  }
  DataRecord {
    Tag			    DataTag84
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 #(3^ P"
  }
  DataRecord {
    Tag			    DataTag83
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ]'=_!@"
  }
  DataRecord {
    Tag			    DataTag82
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ]'=_!@"
  }
  DataRecord {
    Tag			    DataTag81
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 D.'N!P"
  }
  DataRecord {
    Tag			    DataTag80
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0  V$J!P"
  }
  DataRecord {
    Tag			    DataTag79
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 3WEQ P"
  }
  DataRecord {
    Tag			    DataTag78
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 FMBA P"
  }
  DataRecord {
    Tag			    DataTag77
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 IL@$!P"
  }
  DataRecord {
    Tag			    DataTag76
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 IL@$!P"
  }
  DataRecord {
    Tag			    DataTag75
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ME1U!@"
  }
  DataRecord {
    Tag			    DataTag74
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ME1U!@"
  }
  DataRecord {
    Tag			    DataTag73
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 2U'?!@"
  }
  DataRecord {
    Tag			    DataTag72
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^V05 @"
  }
  DataRecord {
    Tag			    DataTag71
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 SR#-!P"
  }
  DataRecord {
    Tag			    DataTag70
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LH$=! "
  }
  DataRecord {
    Tag			    DataTag69
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LK58  "
  }
  DataRecord {
    Tag			    DataTag68
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag67
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag66
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag65
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag64
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag63
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag62
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag61
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag60
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^V05 @"
  }
  DataRecord {
    Tag			    DataTag59
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 H/DW!0"
  }
  DataRecord {
    Tag			    DataTag58
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LH$=! "
  }
  DataRecord {
    Tag			    DataTag57
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LK58  "
  }
  DataRecord {
    Tag			    DataTag56
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 H/DW!0"
  }
  DataRecord {
    Tag			    DataTag55
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LH%Q!P"
  }
  DataRecord {
    Tag			    DataTag54
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 LG& ! "
  }
  DataRecord {
    Tag			    DataTag53
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag52
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \\W=_!@"
  }
  DataRecord {
    Tag			    DataTag51
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^@Z< 0"
  }
  DataRecord {
    Tag			    DataTag50
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^@Z< 0"
  }
  DataRecord {
    Tag			    DataTag49
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0  V$J!P"
  }
  DataRecord {
    Tag			    DataTag48
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 2U'?!@"
  }
  DataRecord {
    Tag			    DataTag47
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^@Z< 0"
  }
  DataRecord {
    Tag			    DataTag46
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^@Z< 0"
  }
  DataRecord {
    Tag			    DataTag45
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 #(3^ P"
  }
  DataRecord {
    Tag			    DataTag44
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag43
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag42
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 4RT-!P"
  }
  DataRecord {
    Tag			    DataTag41
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^9\\Y P"
  }
  DataRecord {
    Tag			    DataTag40
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^(W !P"
  }
  DataRecord {
    Tag			    DataTag39
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ]WM'! "
  }
  DataRecord {
    Tag			    DataTag38
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ^@Z< 0"
  }
  DataRecord {
    Tag			    DataTag37
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag36
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag35
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag34
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag33
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag32
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag31
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag30
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag29
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag28
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag27
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag26
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag25
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag24
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag23
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 T6VZ  "
  }
  DataRecord {
    Tag			    DataTag22
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 FBU* @"
  }
  DataRecord {
    Tag			    DataTag21
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =.X,!0"
  }
  DataRecord {
    Tag			    DataTag20
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =.X,!0"
  }
  DataRecord {
    Tag			    DataTag19
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 /_K-!0"
  }
  DataRecord {
    Tag			    DataTag18
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =>X,!0"
  }
  DataRecord {
    Tag			    DataTag17
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =>X,!0"
  }
  DataRecord {
    Tag			    DataTag16
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 4J\\F P"
  }
  DataRecord {
    Tag			    DataTag15
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ='_(  "
  }
  DataRecord {
    Tag			    DataTag14
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 ='_(  "
  }
  DataRecord {
    Tag			    DataTag13
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =.X,!0"
  }
  DataRecord {
    Tag			    DataTag12
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 =.X,!0"
  }
  DataRecord {
    Tag			    DataTag11
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 8GA2 P"
  }
  DataRecord {
    Tag			    DataTag10
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 F__7 P"
  }
  DataRecord {
    Tag			    DataTag9
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 $%M@! "
  }
  DataRecord {
    Tag			    DataTag8
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 BQ:)  "
  }
  DataRecord {
    Tag			    DataTag7
    Data		    "  %)30     .    <     8    (     0         %    "
"\"     $    !     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    ')I7W1O7V-?:6YI=      "
  }
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    \\     8    (     0         %    "
"\"     $    #     0         .    0     8    (    !          %    \"     $    "
",     0         0    #    &-?=&]?<FE?:6YI=      .    .     8    (    !@      "
"   %    \"     $    !     0         )    \"            \"! #@   #@    &    \""
"     8         !0    @    !     0    $         \"0    @            <0 "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 S$Y9 P"
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 BL&:  "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 \"=U*!P"
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 >Q$5! "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 *=16  "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    ,     8    (    #0         %    "
"\"     $    !     0         &  0 J^,(!P"
  }
}
