<profile>

<section name = "Vitis HLS Report for 'PE'" level="0">
<item name = "Date">Mon Mar 10 15:36:53 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">SDA</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p_CIV-fsvh2892-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.622 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2325, 2325, 23.250 us, 23.250 us, 2325, 2325, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64">PE_Pipeline_VITIS_LOOP_385_5, 2323, 2323, 23.230 us, 23.230 us, 2323, 2323, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 197, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 118, 16373, 16087, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 74, -</column>
<column name="Register">-, -, 165, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 3, 1, 3, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64">PE_Pipeline_VITIS_LOOP_385_5, 0, 118, 16373, 16087, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add304_1_fu_107_p2">+, 0, 0, 39, 32, 1</column>
<column name="add304_2_fu_113_p2">+, 0, 0, 39, 32, 2</column>
<column name="add304_3_fu_119_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub267_fu_101_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub_fu_89_p2">+, 0, 0, 39, 32, 3</column>
<column name="cmp47_fu_95_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="fifo_SA_A_0_0_read">9, 2, 1, 2</column>
<column name="fifo_SA_O_0_0_0_write">9, 2, 1, 2</column>
<column name="fifo_SA_O_0_0_1_write">9, 2, 1, 2</column>
<column name="fifo_SA_O_0_0_2_write">9, 2, 1, 2</column>
<column name="fifo_SA_O_0_0_3_write">9, 2, 1, 2</column>
<column name="fifo_SA_W_0_0_read">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add304_1_reg_161">32, 0, 32, 0</column>
<column name="add304_2_reg_166">32, 0, 32, 0</column>
<column name="add304_3_reg_171">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="cmp47_reg_151">1, 0, 1, 0</column>
<column name="grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64_ap_start_reg">1, 0, 1, 0</column>
<column name="sub267_reg_156">32, 0, 32, 0</column>
<column name="sub_reg_146">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE, return value</column>
<column name="fifo_SA_A_0_0_dout">in, 128, ap_fifo, fifo_SA_A_0_0, pointer</column>
<column name="fifo_SA_A_0_0_num_data_valid">in, 3, ap_fifo, fifo_SA_A_0_0, pointer</column>
<column name="fifo_SA_A_0_0_fifo_cap">in, 3, ap_fifo, fifo_SA_A_0_0, pointer</column>
<column name="fifo_SA_A_0_0_empty_n">in, 1, ap_fifo, fifo_SA_A_0_0, pointer</column>
<column name="fifo_SA_A_0_0_read">out, 1, ap_fifo, fifo_SA_A_0_0, pointer</column>
<column name="fifo_SA_W_0_0_dout">in, 128, ap_fifo, fifo_SA_W_0_0, pointer</column>
<column name="fifo_SA_W_0_0_num_data_valid">in, 4, ap_fifo, fifo_SA_W_0_0, pointer</column>
<column name="fifo_SA_W_0_0_fifo_cap">in, 4, ap_fifo, fifo_SA_W_0_0, pointer</column>
<column name="fifo_SA_W_0_0_empty_n">in, 1, ap_fifo, fifo_SA_W_0_0, pointer</column>
<column name="fifo_SA_W_0_0_read">out, 1, ap_fifo, fifo_SA_W_0_0, pointer</column>
<column name="fifo_SA_O_0_0_0_din">out, 32, ap_fifo, fifo_SA_O_0_0_0, pointer</column>
<column name="fifo_SA_O_0_0_0_num_data_valid">in, 5, ap_fifo, fifo_SA_O_0_0_0, pointer</column>
<column name="fifo_SA_O_0_0_0_fifo_cap">in, 5, ap_fifo, fifo_SA_O_0_0_0, pointer</column>
<column name="fifo_SA_O_0_0_0_full_n">in, 1, ap_fifo, fifo_SA_O_0_0_0, pointer</column>
<column name="fifo_SA_O_0_0_0_write">out, 1, ap_fifo, fifo_SA_O_0_0_0, pointer</column>
<column name="fifo_SA_O_0_0_1_din">out, 32, ap_fifo, fifo_SA_O_0_0_1, pointer</column>
<column name="fifo_SA_O_0_0_1_num_data_valid">in, 5, ap_fifo, fifo_SA_O_0_0_1, pointer</column>
<column name="fifo_SA_O_0_0_1_fifo_cap">in, 5, ap_fifo, fifo_SA_O_0_0_1, pointer</column>
<column name="fifo_SA_O_0_0_1_full_n">in, 1, ap_fifo, fifo_SA_O_0_0_1, pointer</column>
<column name="fifo_SA_O_0_0_1_write">out, 1, ap_fifo, fifo_SA_O_0_0_1, pointer</column>
<column name="fifo_SA_O_0_0_2_din">out, 32, ap_fifo, fifo_SA_O_0_0_2, pointer</column>
<column name="fifo_SA_O_0_0_2_num_data_valid">in, 5, ap_fifo, fifo_SA_O_0_0_2, pointer</column>
<column name="fifo_SA_O_0_0_2_fifo_cap">in, 5, ap_fifo, fifo_SA_O_0_0_2, pointer</column>
<column name="fifo_SA_O_0_0_2_full_n">in, 1, ap_fifo, fifo_SA_O_0_0_2, pointer</column>
<column name="fifo_SA_O_0_0_2_write">out, 1, ap_fifo, fifo_SA_O_0_0_2, pointer</column>
<column name="fifo_SA_O_0_0_3_din">out, 32, ap_fifo, fifo_SA_O_0_0_3, pointer</column>
<column name="fifo_SA_O_0_0_3_num_data_valid">in, 5, ap_fifo, fifo_SA_O_0_0_3, pointer</column>
<column name="fifo_SA_O_0_0_3_fifo_cap">in, 5, ap_fifo, fifo_SA_O_0_0_3, pointer</column>
<column name="fifo_SA_O_0_0_3_full_n">in, 1, ap_fifo, fifo_SA_O_0_0_3, pointer</column>
<column name="fifo_SA_O_0_0_3_write">out, 1, ap_fifo, fifo_SA_O_0_0_3, pointer</column>
<column name="num">in, 32, ap_none, num, scalar</column>
<column name="num_a_sa">in, 32, ap_none, num_a_sa, scalar</column>
<column name="mode">in, 1, ap_none, mode, scalar</column>
</table>
</item>
</section>
</profile>
