// Seed: 461881736
module module_0;
  integer id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire id_4, id_5, id_6;
endmodule
module module_2 #(
    parameter id_0 = 32'd96
) (
    output wire _id_0,
    output wand id_1,
    input supply0 id_2,
    output supply0 id_3[-1 : id_0],
    input supply0 id_4
    , id_14,
    input wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wire id_8,
    output tri id_9,
    input wire id_10,
    input uwire id_11,
    output wor id_12
);
  always $clog2(76);
  ;
  module_0 modCall_1 ();
  genvar id_15;
  assign id_12 = 1'd0;
endmodule
