// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "08/21/2023 10:10:14"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Taller1 (
	clk,
	rst_n,
	switch,
	switch2,
	btn,
	seg0,
	seg1,
	seg2,
	seg3,
	seg4,
	seg5,
	leds);
input 	clk;
input 	rst_n;
input 	switch;
input 	switch2;
input 	btn;
output 	[6:0] seg0;
output 	[6:0] seg1;
output 	[6:0] seg2;
output 	[6:0] seg3;
output 	[6:0] seg4;
output 	[6:0] seg5;
output 	[2:0] leds;

// Design Ports Information
// seg0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch2	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \rst_n~input_o ;
wire \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ;
wire \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \plat|rst_controller|r_sync_rst_chain~1_combout ;
wire \plat|rst_controller|r_sync_rst_chain~0_combout ;
wire \plat|rst_controller|WideOr0~0_combout ;
wire \plat|rst_controller|r_sync_rst~q ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \plat|rst_controller|always2~0_combout ;
wire \plat|rst_controller|r_early_rst~q ;
wire \~GND~combout ;
wire \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ;
wire \plat|cpu|cpu|Add0~2 ;
wire \plat|cpu|cpu|Add0~6 ;
wire \plat|cpu|cpu|Add0~50 ;
wire \plat|cpu|cpu|Add0~10 ;
wire \plat|cpu|cpu|Add0~13_sumout ;
wire \plat|cpu|cpu|Add0~14 ;
wire \plat|cpu|cpu|Add0~46 ;
wire \plat|cpu|cpu|Add0~25_sumout ;
wire \plat|cpu|cpu|E_new_inst~q ;
wire \plat|cpu|cpu|D_iw[0]~DUPLICATE_q ;
wire \plat|cpu|cpu|D_ctrl_ld~0_combout ;
wire \plat|cpu|cpu|R_ctrl_ld~q ;
wire \plat|cpu|cpu|d_read~q ;
wire \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|cpu|cpu|E_src2[10]~feeder_combout ;
wire \plat|cpu|cpu|F_iw~0_combout ;
wire \plat|cpu|cpu|Equal62~8_combout ;
wire \plat|cpu|cpu|F_iw~8_combout ;
wire \plat|cpu|cpu|D_iw[5]~DUPLICATE_q ;
wire \plat|cpu|cpu|Equal0~0_combout ;
wire \plat|cpu|cpu|R_ctrl_break_nxt~combout ;
wire \plat|cpu|cpu|R_ctrl_break~q ;
wire \plat|cpu|cpu|D_iw[11]~DUPLICATE_q ;
wire \plat|cpu|cpu|D_ctrl_exception~2_combout ;
wire \plat|cpu|cpu|D_iw[1]~DUPLICATE_q ;
wire \plat|cpu|cpu|D_ctrl_exception~6_combout ;
wire \plat|cpu|cpu|D_ctrl_exception~4_combout ;
wire \plat|cpu|cpu|Equal0~11_combout ;
wire \plat|cpu|cpu|Equal0~12_combout ;
wire \plat|cpu|cpu|D_ctrl_exception~5_combout ;
wire \plat|cpu|cpu|D_ctrl_exception~0_combout ;
wire \plat|cpu|cpu|Equal62~7_combout ;
wire \plat|cpu|cpu|D_ctrl_retaddr~0_combout ;
wire \plat|cpu|cpu|D_ctrl_exception~3_combout ;
wire \plat|cpu|cpu|R_ctrl_exception~q ;
wire \plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ;
wire \plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ;
wire \plat|cpu|cpu|F_pc[9]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add0~26 ;
wire \plat|cpu|cpu|Add0~30 ;
wire \plat|cpu|cpu|Add0~22 ;
wire \plat|cpu|cpu|Add0~17_sumout ;
wire \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \plat|cpu|cpu|Equal0~9_combout ;
wire \plat|cpu|cpu|F_iw~11_combout ;
wire \plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ;
wire \plat|cpu|cpu|D_dst_regnum[2]~6_combout ;
wire \plat|cpu|cpu|D_dst_regnum[2]~7_combout ;
wire \plat|cpu|cpu|F_iw~10_combout ;
wire \plat|cpu|cpu|D_dst_regnum[3]~8_combout ;
wire \plat|cpu|cpu|D_dst_regnum[3]~9_combout ;
wire \plat|cpu|cpu|F_iw~12_combout ;
wire \plat|cpu|cpu|D_dst_regnum[4]~4_combout ;
wire \plat|cpu|cpu|D_dst_regnum[4]~5_combout ;
wire \plat|cpu|cpu|D_iw[31]~feeder_combout ;
wire \plat|cpu|cpu|Equal0~5_combout ;
wire \plat|cpu|cpu|R_ctrl_br_nxt~0_combout ;
wire \plat|cpu|cpu|Equal0~2_combout ;
wire \plat|cpu|cpu|Equal0~6_combout ;
wire \plat|cpu|cpu|Equal0~8_combout ;
wire \plat|cpu|cpu|D_ctrl_br_cmp~1_combout ;
wire \plat|cpu|cpu|Equal0~7_combout ;
wire \plat|cpu|cpu|Equal0~1_combout ;
wire \plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout ;
wire \plat|cpu|cpu|Equal62~5_combout ;
wire \plat|cpu|cpu|Equal62~4_combout ;
wire \plat|cpu|cpu|D_ctrl_br_cmp~0_combout ;
wire \plat|cpu|cpu|D_ctrl_br_cmp~2_combout ;
wire \plat|cpu|cpu|R_ctrl_br_cmp~q ;
wire \plat|cpu|cpu|D_ctrl_logic~0_combout ;
wire \plat|cpu|cpu|D_ctrl_logic~1_combout ;
wire \plat|cpu|cpu|R_ctrl_logic~q ;
wire \plat|cpu|cpu|D_ctrl_shift_rot~1_combout ;
wire \plat|cpu|cpu|D_ctrl_shift_rot~2_combout ;
wire \plat|cpu|cpu|R_ctrl_shift_rot~q ;
wire \plat|cpu|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \plat|cpu|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \plat|cpu|cpu|R_ctrl_shift_rot_right~q ;
wire \plat|cpu|cpu|Equal62~1_combout ;
wire \plat|cpu|cpu|R_ctrl_rot_right_nxt~combout ;
wire \plat|cpu|cpu|R_ctrl_rot_right~q ;
wire \plat|cpu|cpu|Add0~5_sumout ;
wire \plat|cpu|cpu|Equal62~3_combout ;
wire \plat|cpu|cpu|D_op_rdctl~combout ;
wire \plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ;
wire \plat|cpu|cpu|E_src2[6]~feeder_combout ;
wire \plat|cpu|cpu|E_alu_result~1_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[11]~DUPLICATE_q ;
wire \plat|cpu|cpu|D_ctrl_alu_force_xor~1_combout ;
wire \plat|cpu|cpu|D_ctrl_alu_force_xor~0_combout ;
wire \plat|cpu|cpu|D_ctrl_alu_force_xor~2_combout ;
wire \plat|cpu|cpu|D_logic_op_raw[1]~0_combout ;
wire \plat|cpu|cpu|D_logic_op[1]~0_combout ;
wire \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ;
wire \plat|cpu|cpu|F_iw~9_combout ;
wire \plat|cpu|cpu|D_iw[17]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_src2[11]~feeder_combout ;
wire \plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add0~9_sumout ;
wire \plat|cpu|cpu|D_iw[9]~feeder_combout ;
wire \plat|cpu|cpu|E_src2[8]~feeder_combout ;
wire \plat|cpu|cpu|Add0~29_sumout ;
wire \plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout ;
wire \plat|cpu|cpu|D_ctrl_mem32~0_combout ;
wire \plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout ;
wire \plat|cpu|cpu|av_ld_align_cycle[1]~DUPLICATE_q ;
wire \plat|cpu|cpu|D_ctrl_mem16~0_combout ;
wire \plat|cpu|cpu|D_ctrl_mem16~1_combout ;
wire \plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \plat|cpu|cpu|av_ld_aligning_data~q ;
wire \plat|cpu|cpu|D_ctrl_ld_signed~0_combout ;
wire \plat|cpu|cpu|R_ctrl_ld_signed~q ;
wire \plat|cpu|cpu|Add0~21_sumout ;
wire \plat|cpu|cpu|D_iw[19]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_src2[13]~feeder_combout ;
wire \plat|cpu|cpu|d_writedata[13]~feeder_combout ;
wire \plat|cpu|cpu|D_ctrl_mem8~0_combout ;
wire \plat|cpu|cpu|D_ctrl_mem8~1_combout ;
wire \plat|cpu|cpu|E_src2[12]~feeder_combout ;
wire \plat|cpu|cpu|E_src2[15]~feeder_combout ;
wire \plat|cpu|cpu|R_src2_use_imm~1_combout ;
wire \plat|cpu|cpu|R_src2_use_imm~5_combout ;
wire \plat|cpu|cpu|R_src2_use_imm~0_combout ;
wire \plat|cpu|cpu|R_src2_use_imm~q ;
wire \plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_st_data[31]~8_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~16_combout ;
wire \plat|cpu|cpu|E_src1[28]~0_combout ;
wire \plat|cpu|cpu|E_logic_result[0]~29_combout ;
wire \plat|cpu|cpu|E_alu_result[0]~14_combout ;
wire \plat|cpu|cpu|av_ld_rshift8~0_combout ;
wire \plat|cpu|cpu|av_ld_byte3_data[7]~DUPLICATE_q ;
wire \plat|cpu|cpu|D_ctrl_logic~2_combout ;
wire \plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0_combout ;
wire \plat|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \plat|cpu|cpu|R_src2_hi~1_combout ;
wire \plat|cpu|cpu|R_src2_hi[15]~16_combout ;
wire \plat|cpu|cpu|E_logic_result[31]~31_combout ;
wire \plat|cpu|cpu|Equal0~14_combout ;
wire \plat|cpu|cpu|Equal62~2_combout ;
wire \plat|cpu|cpu|Equal0~3_combout ;
wire \plat|cpu|cpu|E_invert_arith_src_msb~0_combout ;
wire \plat|cpu|cpu|E_invert_arith_src_msb~1_combout ;
wire \plat|cpu|cpu|E_invert_arith_src_msb~q ;
wire \plat|cpu|cpu|D_iw[20]~DUPLICATE_q ;
wire \plat|cpu|cpu|R_src2_hi[14]~15_combout ;
wire \plat|cpu|cpu|R_src2_hi[12]~12_combout ;
wire \plat|cpu|cpu|E_src2[28]~DUPLICATE_q ;
wire \plat|cpu|cpu|R_src2_hi[11]~13_combout ;
wire \plat|cpu|cpu|R_src2_hi[10]~14_combout ;
wire \plat|cpu|cpu|R_src2_hi[9]~7_combout ;
wire \plat|cpu|cpu|R_src2_hi[8]~8_combout ;
wire \plat|cpu|cpu|R_src2_hi[6]~10_combout ;
wire \plat|cpu|cpu|R_src2_hi[5]~3_combout ;
wire \plat|cpu|cpu|R_src2_hi[4]~4_combout ;
wire \plat|cpu|cpu|E_src1[20]~DUPLICATE_q ;
wire \plat|cpu|cpu|R_src2_hi[3]~5_combout ;
wire \plat|cpu|cpu|E_src2[17]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_src1[17]~feeder_combout ;
wire \plat|cpu|cpu|E_src1[15]~feeder_combout ;
wire \plat|cpu|cpu|E_src2[14]~feeder_combout ;
wire \plat|cpu|cpu|E_src2[5]~0_combout ;
wire \plat|cpu|cpu|E_src1[10]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_src1[9]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_src2[7]~feeder_combout ;
wire \plat|cpu|cpu|E_src2[5]~feeder_combout ;
wire \plat|cpu|cpu|Add0~49_sumout ;
wire \plat|cpu|cpu|R_src1[4]~14_combout ;
wire \plat|cpu|cpu|E_src1[3]~DUPLICATE_q ;
wire \plat|cpu|cpu|R_src2_lo[2]~1_combout ;
wire \plat|cpu|cpu|E_src2[2]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add0~1_sumout ;
wire \plat|cpu|cpu|R_src1[2]~2_combout ;
wire \plat|cpu|cpu|R_src2_lo[1]~4_combout ;
wire \plat|cpu|cpu|Add2~70_cout ;
wire \plat|cpu|cpu|Add2~62 ;
wire \plat|cpu|cpu|Add2~54 ;
wire \plat|cpu|cpu|Add2~2 ;
wire \plat|cpu|cpu|Add2~6 ;
wire \plat|cpu|cpu|Add2~50 ;
wire \plat|cpu|cpu|Add2~10 ;
wire \plat|cpu|cpu|Add2~14 ;
wire \plat|cpu|cpu|Add2~46 ;
wire \plat|cpu|cpu|Add2~26 ;
wire \plat|cpu|cpu|Add2~30 ;
wire \plat|cpu|cpu|Add2~22 ;
wire \plat|cpu|cpu|Add2~18 ;
wire \plat|cpu|cpu|Add2~41_sumout ;
wire \plat|cpu|cpu|F_pc[10]~feeder_combout ;
wire \plat|cpu|cpu|Add0~18 ;
wire \plat|cpu|cpu|Add0~41_sumout ;
wire \plat|cpu|cpu|R_src1[12]~12_combout ;
wire \plat|cpu|cpu|Add2~42 ;
wire \plat|cpu|cpu|Add2~37_sumout ;
wire \plat|cpu|cpu|F_pc[11]~feeder_combout ;
wire \plat|cpu|cpu|Add0~42 ;
wire \plat|cpu|cpu|Add0~37_sumout ;
wire \plat|cpu|cpu|R_src1[13]~11_combout ;
wire \plat|cpu|cpu|Add2~38 ;
wire \plat|cpu|cpu|Add2~33_sumout ;
wire \plat|cpu|cpu|F_pc_no_crst_nxt[12]~1_combout ;
wire \plat|cpu|cpu|Add0~38 ;
wire \plat|cpu|cpu|Add0~33_sumout ;
wire \plat|cpu|cpu|R_src1[14]~10_combout ;
wire \plat|cpu|cpu|Add2~34 ;
wire \plat|cpu|cpu|Add2~90 ;
wire \plat|cpu|cpu|Add2~86 ;
wire \plat|cpu|cpu|Add2~82 ;
wire \plat|cpu|cpu|Add2~106 ;
wire \plat|cpu|cpu|Add2~102 ;
wire \plat|cpu|cpu|Add2~98 ;
wire \plat|cpu|cpu|Add2~94 ;
wire \plat|cpu|cpu|Add2~122 ;
wire \plat|cpu|cpu|Add2~118 ;
wire \plat|cpu|cpu|Add2~114 ;
wire \plat|cpu|cpu|Add2~110 ;
wire \plat|cpu|cpu|Add2~134 ;
wire \plat|cpu|cpu|Add2~130 ;
wire \plat|cpu|cpu|Add2~126 ;
wire \plat|cpu|cpu|Add2~78 ;
wire \plat|cpu|cpu|Add2~74 ;
wire \plat|cpu|cpu|Add2~65_sumout ;
wire \plat|cpu|cpu|E_alu_result[31]~32_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[31]~30_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add2~73_sumout ;
wire \plat|cpu|cpu|E_logic_result[30]~30_combout ;
wire \plat|cpu|cpu|E_alu_result[30]~31_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[30]~29_combout ;
wire \plat|cpu|cpu|R_src2_hi[13]~11_combout ;
wire \plat|cpu|cpu|E_logic_result[29]~25_combout ;
wire \plat|cpu|cpu|Add2~77_sumout ;
wire \plat|cpu|cpu|E_alu_result[29]~27_combout ;
wire \plat|cpu|cpu|E_st_data[28]~4_combout ;
wire \plat|cpu|cpu|E_st_data[29]~3_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~11_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[29]~25_combout ;
wire \plat|cpu|cpu|E_logic_result[28]~26_combout ;
wire \plat|cpu|cpu|Add2~125_sumout ;
wire \plat|cpu|cpu|E_alu_result[28]~28_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~12_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[28]~26_combout ;
wire \plat|cpu|cpu|E_st_data[27]~5_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~13_combout ;
wire \plat|cpu|cpu|E_logic_result[27]~27_combout ;
wire \plat|cpu|cpu|Add2~129_sumout ;
wire \plat|cpu|cpu|E_alu_result[27]~29_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[27]~27_combout ;
wire \plat|cpu|cpu|E_st_data[26]~6_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~14_combout ;
wire \plat|cpu|cpu|Add2~133_sumout ;
wire \plat|cpu|cpu|E_logic_result[26]~28_combout ;
wire \plat|cpu|cpu|E_alu_result[26]~30_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[26]~28_combout ;
wire \plat|cpu|cpu|E_src1[0]~feeder_combout ;
wire \plat|cpu|cpu|E_src1[0]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add2~61_sumout ;
wire \plat|cpu|cpu|Add2~53_sumout ;
wire \plat|cpu|cpu|E_mem_byte_en[3]~3_combout ;
wire \plat|cpu|cpu|E_st_data[25]~2_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~10_combout ;
wire \plat|cpu|cpu|E_logic_result[25]~21_combout ;
wire \plat|cpu|cpu|Add2~109_sumout ;
wire \plat|cpu|cpu|E_alu_result[25]~23_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[25]~21_combout ;
wire \plat|cpu|cpu|E_st_data[24]~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~9_combout ;
wire \plat|cpu|cpu|E_logic_result[24]~22_combout ;
wire \plat|cpu|cpu|Add2~113_sumout ;
wire \plat|cpu|cpu|E_alu_result[24]~24_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[24]~22_combout ;
wire \plat|cpu|cpu|R_src2_hi[7]~9_combout ;
wire \plat|cpu|cpu|E_logic_result[23]~23_combout ;
wire \plat|cpu|cpu|Add2~117_sumout ;
wire \plat|cpu|cpu|E_alu_result[23]~25_combout ;
wire \plat|cpu|cpu|d_writedata[20]~feeder_combout ;
wire \plat|cpu|cpu|E_st_data[23]~0_combout ;
wire \plat|cpu|cpu|E_mem_byte_en[2]~2_combout ;
wire \plat|cpu|cpu|d_writedata[23]~feeder_combout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~7_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[23]~23_combout ;
wire \plat|cpu|cpu|E_st_data[30]~7_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~15_combout ;
wire \plat|cpu|cpu|d_writedata[21]~feeder_combout ;
wire \plat|cpu|cpu|d_writedata[22]~feeder_combout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~4_combout ;
wire \plat|cpu|cpu|E_logic_result[22]~24_combout ;
wire \plat|cpu|cpu|Add2~121_sumout ;
wire \plat|cpu|cpu|E_alu_result[22]~26_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[22]~24_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[20]~22_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[21]~21_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[21]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[21]~17_combout ;
wire \plat|cpu|cpu|Add2~93_sumout ;
wire \plat|cpu|cpu|E_alu_result[21]~19_combout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~5_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[21]~17_combout ;
wire \plat|cpu|cpu|E_logic_result[20]~18_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[20]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add2~97_sumout ;
wire \plat|cpu|cpu|E_alu_result[20]~20_combout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~6_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[20]~18_combout ;
wire \plat|cpu|cpu|Add2~101_sumout ;
wire \plat|cpu|cpu|E_logic_result[19]~19_combout ;
wire \plat|cpu|cpu|E_alu_result[19]~21_combout ;
wire \plat|cpu|cpu|d_writedata[16]~feeder_combout ;
wire \plat|cpu|cpu|d_writedata[19]~feeder_combout ;
wire \plat|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE_q ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~1_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[19]~19_combout ;
wire \plat|cpu|cpu|R_src2_hi[2]~6_combout ;
wire \plat|cpu|cpu|Add2~105_sumout ;
wire \plat|cpu|cpu|E_logic_result[18]~20_combout ;
wire \plat|cpu|cpu|E_alu_result[18]~22_combout ;
wire \plat|cpu|cpu|d_writedata[17]~feeder_combout ;
wire \plat|cpu|cpu|d_writedata[18]~feeder_combout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~2_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[18]~20_combout ;
wire \plat|cpu|cpu|R_src2_hi[1]~0_combout ;
wire \plat|cpu|cpu|E_logic_result[17]~13_combout ;
wire \plat|cpu|cpu|Add2~81_sumout ;
wire \plat|cpu|cpu|E_alu_result[17]~16_combout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~3_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[17]~14_combout ;
wire \plat|cpu|cpu|R_src2_hi[0]~2_combout ;
wire \plat|cpu|cpu|E_logic_result[16]~14_combout ;
wire \plat|cpu|cpu|Add2~85_sumout ;
wire \plat|cpu|cpu|E_alu_result[16]~17_combout ;
wire \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[16]~15_combout ;
wire \plat|cpu|cpu|Add2~89_sumout ;
wire \plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[15]~15_combout ;
wire \plat|cpu|cpu|E_alu_result[15]~18_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[15]~16_combout ;
wire \plat|cpu|cpu|E_src2[12]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[12]~10_combout ;
wire \plat|cpu|cpu|E_alu_result[12]~11_combout ;
wire \plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_mem_byte_en[1]~1_combout ;
wire \plat|cpu|cpu|d_writedata[14]~feeder_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~4_combout ;
wire \plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data_en~0_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[14]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[14]~8_combout ;
wire \plat|cpu|cpu|E_alu_result[14]~9_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[14]~10_combout ;
wire \plat|cpu|cpu|E_logic_result[13]~9_combout ;
wire \plat|cpu|cpu|E_alu_result[13]~10_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~5_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[13]~11_combout ;
wire \plat|cpu|cpu|R_src1[10]~7_combout ;
wire \plat|cpu|cpu|E_logic_result[10]~5_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[10]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_alu_result[10]~6_combout ;
wire \plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ;
wire \plat|cpu|cpu|d_writedata[15]~feeder_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6_combout ;
wire \plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ;
wire \plat|cpu|cpu|W_rf_wr_data[12]~12_combout ;
wire \plat|cpu|cpu|d_writedata[12]~feeder_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~7_combout ;
wire \plat|cpu|cpu|av_fill_bit~0_combout ;
wire \plat|cpu|cpu|d_writedata[8]~feeder_combout ;
wire \plat|cpu|cpu|d_writedata[11]~feeder_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~1_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[11]~6_combout ;
wire \plat|cpu|cpu|E_src1[1]~feeder_combout ;
wire \plat|cpu|cpu|E_src1[1]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[1]~16_combout ;
wire \plat|cpu|cpu|E_alu_result[1]~15_combout ;
wire \plat|cpu|cpu|LessThan0~0_combout ;
wire \plat|cpu|cpu|d_writedata[9]~feeder_combout ;
wire \plat|cpu|cpu|d_writedata[10]~feeder_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~2_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[10]~7_combout ;
wire \plat|cpu|cpu|R_src1[9]~9_combout ;
wire \plat|cpu|cpu|E_logic_result[9]~7_combout ;
wire \plat|cpu|cpu|E_alu_result[9]~8_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[9]~9_combout ;
wire \plat|cpu|cpu|E_logic_result[8]~6_combout ;
wire \plat|cpu|cpu|E_alu_result[8]~7_combout ;
wire \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[8]~8_combout ;
wire \plat|cpu|cpu|R_src1[5]~4_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[5]~2_combout ;
wire \plat|cpu|cpu|Add2~9_sumout ;
wire \plat|cpu|cpu|E_alu_result[5]~3_combout ;
wire \plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|Equal0~0_combout ;
wire \plat|mm_interconnect_0|router|Equal0~2_combout ;
wire \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|router|always1~2_combout ;
wire \plat|mm_interconnect_0|router|src_channel[1]~0_combout ;
wire \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2_combout ;
wire \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|router|Equal10~0_combout ;
wire \plat|mm_interconnect_0|router|always1~0_combout ;
wire \plat|mm_interconnect_0|router|src_channel[1]~1_combout ;
wire \plat|ram|wren~0_combout ;
wire \plat|cpu|cpu|E_mem_byte_en~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~8_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[7]~13_combout ;
wire \plat|cpu|cpu|E_logic_result[11]~4_combout ;
wire \plat|cpu|cpu|E_alu_result[11]~5_combout ;
wire \plat|mm_interconnect_0|router|Equal3~0_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|router|Equal5~0_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ;
wire \plat|cpu|cpu|d_write~q ;
wire \plat|cpu|cpu|E_st_stall~combout ;
wire \plat|cpu|cpu|d_write~DUPLICATE_q ;
wire \plat|seven_seg0|always0~0_combout ;
wire \plat|seven_seg4|always0~0_combout ;
wire \plat|seven_seg5|Equal0~0_combout ;
wire \plat|mm_interconnect_0|router|Equal8~0_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1_combout ;
wire \plat|seven_seg1|always0~0_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|router|Equal6~0_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|router|Equal10~1_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|seven_seg0|always0~1_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|seven_seg0|always0~2_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ;
wire \plat|seven_seg3|always0~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~27_combout ;
wire \plat|mm_interconnect_0|router|Equal7~0_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|seven_seg2|always0~0_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|router|Equal4~0_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|seven_seg5|data_out[6]~feeder_combout ;
wire \plat|seven_seg5|always0~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~28_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[6]~5_combout ;
wire \plat|cpu|cpu|d_writedata[5]~feeder_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[5]~feeder_combout ;
wire \plat|seven_seg5|data_out[5]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~26_combout ;
wire \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[5]~feeder_combout ;
wire \plat|seven_seg1|data_out[5]~feeder_combout ;
wire \plat|seven_seg3|data_out[5]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~25_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[5]~4_combout ;
wire \plat|cpu|cpu|E_logic_result[6]~3_combout ;
wire \plat|cpu|cpu|E_alu_result[6]~4_combout ;
wire \plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|router|Equal0~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|router|Equal3~1_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ;
wire \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1]~0_combout ;
wire \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~2_combout ;
wire \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~13_combout ;
wire \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout ;
wire \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2_combout ;
wire \plat|mm_interconnect_0|router|always1~3_combout ;
wire \plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0_combout ;
wire \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ;
wire \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout ;
wire \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \plat|mm_interconnect_0|cmd_demux|WideOr0~combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ;
wire \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~3_combout ;
wire \plat|seven_seg0|data_out[4]~feeder_combout ;
wire \plat|seven_seg0|data_out[4]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~23_combout ;
wire \plat|seven_seg4|data_out[4]~feeder_combout ;
wire \plat|seven_seg2|data_out[4]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~24_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[4]~3_combout ;
wire \plat|cpu|cpu|R_src1[3]~3_combout ;
wire \plat|cpu|cpu|E_logic_result[3]~1_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[3]~1_combout ;
wire \plat|cpu|cpu|E_alu_result[3]~2_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[3]~feeder_combout ;
wire \plat|seven_seg1|data_out[3]~feeder_combout ;
wire \plat|seven_seg0|data_out[3]~DUPLICATE_q ;
wire \plat|seven_seg3|data_out[3]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[3]~2_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[22]~27_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[23]~26_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[25]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[24]~25_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[25]~24_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[26]~31_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[27]~30_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[28]~29_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[29]~28_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[30]~19_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[31]~17_combout ;
wire \plat|cpu|cpu|Equal62~0_combout ;
wire \plat|cpu|cpu|D_ctrl_shift_rot~0_combout ;
wire \plat|cpu|cpu|D_ctrl_shift_logical~0_combout ;
wire \plat|cpu|cpu|R_ctrl_shift_logical~q ;
wire \plat|cpu|cpu|E_shift_rot_fill_bit~0_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[0]~15_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[1]~13_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[2]~0_combout ;
wire \plat|cpu|cpu|E_logic_result[2]~0_combout ;
wire \plat|cpu|cpu|E_alu_result[2]~0_combout ;
wire \plat|pio_0|data_out[2]~feeder_combout ;
wire \plat|pio_0|always0~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \plat|seven_seg2|data_out[2]~feeder_combout ;
wire \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[2]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ;
wire \plat|seven_seg1|data_out[2]~feeder_combout ;
wire \plat|seven_seg1|data_out[2]~DUPLICATE_q ;
wire \plat|seven_seg3|data_out[2]~feeder_combout ;
wire \plat|seven_seg0|data_out[2]~feeder_combout ;
wire \plat|seven_seg0|data_out[2]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~19_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[2]~1_combout ;
wire \plat|cpu|cpu|E_src1[18]~feeder_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[19]~23_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[18]~20_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[18]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[17]~18_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[16]~16_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[15]~14_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[14]~8_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[13]~9_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[12]~10_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[11]~4_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[10]~5_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[9]~7_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[8]~6_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[7]~11_combout ;
wire \plat|cpu|cpu|E_src1[7]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[6]~3_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[5]~2_combout ;
wire \plat|cpu|cpu|E_shift_rot_result_nxt[4]~12_combout ;
wire \plat|cpu|cpu|E_logic_result[4]~12_combout ;
wire \plat|cpu|cpu|E_alu_result[4]~13_combout ;
wire \plat|timer_0|counter_is_running~feeder_combout ;
wire \plat|timer_0|counter_is_running~q ;
wire \plat|timer_0|read_mux_out[1]~1_combout ;
wire \plat|seven_seg3|data_out[1]~feeder_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[1]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~17_combout ;
wire \plat|seven_seg0|data_out[1]~feeder_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~18_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[1]~0_combout ;
wire \plat|cpu|cpu|R_src1[11]~6_combout ;
wire \plat|cpu|cpu|Add2~17_sumout ;
wire \plat|cpu|cpu|F_pc[9]~feeder_combout ;
wire \plat|cpu|cpu|F_iw~1_combout ;
wire \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \plat|cpu|cpu|D_dst_regnum[0]~2_combout ;
wire \plat|cpu|cpu|D_dst_regnum[0]~3_combout ;
wire \plat|cpu|cpu|Add2~21_sumout ;
wire \plat|cpu|cpu|F_pc[8]~feeder_combout ;
wire \plat|cpu|cpu|F_iw~3_combout ;
wire \plat|cpu|cpu|D_iw[15]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_src2[9]~feeder_combout ;
wire \plat|cpu|cpu|Add2~29_sumout ;
wire \plat|cpu|cpu|F_pc[7]~feeder_combout ;
wire \plat|cpu|cpu|F_iw~2_combout ;
wire \plat|cpu|cpu|D_iw[14]~DUPLICATE_q ;
wire \plat|cpu|cpu|D_logic_op_raw[0]~1_combout ;
wire \plat|cpu|cpu|D_logic_op[0]~1_combout ;
wire \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_logic_result[7]~11_combout ;
wire \plat|cpu|cpu|E_shift_rot_result[7]~DUPLICATE_q ;
wire \plat|cpu|cpu|E_alu_result[7]~12_combout ;
wire \plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout ;
wire \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0_combout ;
wire \plat|mm_interconnect_0|router|always1~1_combout ;
wire \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1]~0_combout ;
wire \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~2_combout ;
wire \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \plat|mm_interconnect_0|rsp_mux|WideOr1~combout ;
wire \plat|cpu|cpu|d_read_nxt~combout ;
wire \plat|cpu|cpu|d_read~DUPLICATE_q ;
wire \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ;
wire \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ;
wire \plat|timer_0|period_l_wr_strobe~0_combout ;
wire \plat|timer_0|force_reload~0_combout ;
wire \plat|timer_0|force_reload~q ;
wire \plat|timer_0|always0~1_combout ;
wire \plat|timer_0|internal_counter[13]~DUPLICATE_q ;
wire \plat|timer_0|force_reload~DUPLICATE_q ;
wire \plat|timer_0|always0~0_combout ;
wire \plat|timer_0|Add0~73_sumout ;
wire \plat|timer_0|internal_counter~10_combout ;
wire \plat|timer_0|Add0~74 ;
wire \plat|timer_0|Add0~69_sumout ;
wire \plat|timer_0|internal_counter~9_combout ;
wire \plat|timer_0|internal_counter[1]~DUPLICATE_q ;
wire \plat|timer_0|Add0~70 ;
wire \plat|timer_0|Add0~65_sumout ;
wire \plat|timer_0|internal_counter~8_combout ;
wire \plat|timer_0|internal_counter[2]~DUPLICATE_q ;
wire \plat|timer_0|Add0~66 ;
wire \plat|timer_0|Add0~61_sumout ;
wire \plat|timer_0|internal_counter~7_combout ;
wire \plat|timer_0|internal_counter[3]~DUPLICATE_q ;
wire \plat|timer_0|Add0~62 ;
wire \plat|timer_0|Add0~57_sumout ;
wire \plat|timer_0|internal_counter~6_combout ;
wire \plat|timer_0|Add0~58 ;
wire \plat|timer_0|Add0~29_sumout ;
wire \plat|timer_0|internal_counter[5]~DUPLICATE_q ;
wire \plat|timer_0|Add0~30 ;
wire \plat|timer_0|Add0~21_sumout ;
wire \plat|timer_0|internal_counter[6]~DUPLICATE_q ;
wire \plat|timer_0|Add0~22 ;
wire \plat|timer_0|Add0~17_sumout ;
wire \plat|timer_0|Add0~18 ;
wire \plat|timer_0|Add0~1_sumout ;
wire \plat|timer_0|internal_counter~0_combout ;
wire \plat|timer_0|Add0~2 ;
wire \plat|timer_0|Add0~13_sumout ;
wire \plat|timer_0|Add0~14 ;
wire \plat|timer_0|Add0~25_sumout ;
wire \plat|timer_0|Add0~26 ;
wire \plat|timer_0|Add0~5_sumout ;
wire \plat|timer_0|Add0~6 ;
wire \plat|timer_0|Add0~9_sumout ;
wire \plat|timer_0|Add0~10 ;
wire \plat|timer_0|Add0~53_sumout ;
wire \plat|timer_0|internal_counter~5_combout ;
wire \plat|timer_0|internal_counter[16]~DUPLICATE_q ;
wire \plat|timer_0|Add0~54 ;
wire \plat|timer_0|Add0~33_sumout ;
wire \plat|timer_0|Add0~34 ;
wire \plat|timer_0|Add0~49_sumout ;
wire \plat|timer_0|internal_counter~4_combout ;
wire \plat|timer_0|Add0~50 ;
wire \plat|timer_0|Add0~45_sumout ;
wire \plat|timer_0|internal_counter~3_combout ;
wire \plat|timer_0|Add0~46 ;
wire \plat|timer_0|Add0~41_sumout ;
wire \plat|timer_0|internal_counter~2_combout ;
wire \plat|timer_0|internal_counter[18]~DUPLICATE_q ;
wire \plat|timer_0|Add0~42 ;
wire \plat|timer_0|Add0~37_sumout ;
wire \plat|timer_0|internal_counter~1_combout ;
wire \plat|timer_0|Equal0~1_combout ;
wire \plat|timer_0|Equal0~0_combout ;
wire \plat|timer_0|Equal0~2_combout ;
wire \plat|timer_0|internal_counter[8]~DUPLICATE_q ;
wire \plat|timer_0|Equal0~3_combout ;
wire \plat|timer_0|delayed_unxcounter_is_zeroxx0~feeder_combout ;
wire \plat|timer_0|delayed_unxcounter_is_zeroxx0~q ;
wire \plat|timer_0|timeout_occurred~0_combout ;
wire \plat|timer_0|timeout_occurred~1_combout ;
wire \plat|timer_0|timeout_occurred~q ;
wire \plat|timer_0|control_register~0_combout ;
wire \plat|timer_0|control_register~q ;
wire \plat|timer_0|read_mux_out[0]~0_combout ;
wire \plat|seven_seg3|data_out[0]~feeder_combout ;
wire \plat|seven_seg5|data_out[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ;
wire \switch2~input_o ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \switch~input_o ;
wire \plat|seven_seg1|data_out[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ;
wire \btn~input_o ;
wire \plat|seven_seg2|data_out[0]~feeder_combout ;
wire \plat|seven_seg0|data_out[0]~DUPLICATE_q ;
wire \plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ;
wire \plat|cpu|cpu|Equal127~0_combout ;
wire \plat|cpu|cpu|Equal127~1_combout ;
wire \plat|cpu|cpu|Equal127~2_combout ;
wire \plat|cpu|cpu|Equal127~3_combout ;
wire \plat|cpu|cpu|Equal127~4_combout ;
wire \plat|cpu|cpu|Equal127~5_combout ;
wire \plat|cpu|cpu|Equal127~6_combout ;
wire \plat|cpu|cpu|Equal127~7_combout ;
wire \plat|cpu|cpu|Add2~66 ;
wire \plat|cpu|cpu|Add2~57_sumout ;
wire \plat|cpu|cpu|E_cmp_result~0_combout ;
wire \plat|cpu|cpu|W_cmp_result~q ;
wire \plat|cpu|cpu|Equal62~14_combout ;
wire \plat|cpu|cpu|D_op_wrctl~combout ;
wire \plat|cpu|cpu|R_ctrl_wrctl_inst~q ;
wire \plat|cpu|cpu|Equal132~0_combout ;
wire \plat|cpu|cpu|Equal134~0_combout ;
wire \plat|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \plat|cpu|cpu|W_bstatus_reg~q ;
wire \plat|cpu|cpu|Equal135~0_combout ;
wire \plat|cpu|cpu|W_ienable_reg[0]~0_combout ;
wire \plat|cpu|cpu|W_ipending_reg_nxt~0_combout ;
wire \plat|cpu|cpu|E_control_rd_data[0]~1_combout ;
wire \plat|cpu|cpu|Equal132~1_combout ;
wire \plat|cpu|cpu|Equal133~0_combout ;
wire \plat|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \plat|cpu|cpu|W_estatus_reg~q ;
wire \plat|cpu|cpu|E_control_rd_data[0]~0_combout ;
wire \plat|cpu|cpu|W_rf_wr_data[0]~31_combout ;
wire \plat|cpu|cpu|R_src1[8]~8_combout ;
wire \plat|cpu|cpu|Add2~25_sumout ;
wire \plat|cpu|cpu|F_pc[6]~feeder_combout ;
wire \plat|cpu|cpu|F_iw~6_combout ;
wire \plat|cpu|cpu|D_iw[3]~DUPLICATE_q ;
wire \plat|cpu|cpu|D_ctrl_st~0_combout ;
wire \plat|cpu|cpu|R_ctrl_st~q ;
wire \plat|cpu|cpu|d_write_nxt~0_combout ;
wire \plat|cpu|cpu|av_ld_waiting_for_data~q ;
wire \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \plat|cpu|cpu|E_stall~0_combout ;
wire \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ;
wire \plat|cpu|cpu|E_valid_from_R~0_combout ;
wire \plat|cpu|cpu|E_valid_from_R~q ;
wire \plat|cpu|cpu|D_ctrl_jmp_direct~0_combout ;
wire \plat|cpu|cpu|R_ctrl_jmp_direct~q ;
wire \plat|cpu|cpu|R_src1~1_combout ;
wire \plat|cpu|cpu|Add0~45_sumout ;
wire \plat|cpu|cpu|R_src1[7]~13_combout ;
wire \plat|cpu|cpu|Add2~45_sumout ;
wire \plat|cpu|cpu|F_pc[5]~feeder_combout ;
wire \plat|cpu|cpu|F_iw~7_combout ;
wire \plat|cpu|cpu|D_iw[4]~DUPLICATE_q ;
wire \plat|cpu|cpu|Equal0~10_combout ;
wire \plat|cpu|cpu|D_ctrl_retaddr~3_combout ;
wire \plat|cpu|cpu|D_ctrl_retaddr~2_combout ;
wire \plat|cpu|cpu|D_ctrl_exception~1_combout ;
wire \plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \plat|cpu|cpu|D_ctrl_retaddr~1_combout ;
wire \plat|cpu|cpu|R_ctrl_retaddr~q ;
wire \plat|cpu|cpu|R_ctrl_br~q ;
wire \plat|cpu|cpu|R_src1~0_combout ;
wire \plat|cpu|cpu|R_src1[6]~5_combout ;
wire \plat|cpu|cpu|E_src1[6]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add2~13_sumout ;
wire \plat|cpu|cpu|F_pc[4]~feeder_combout ;
wire \plat|cpu|cpu|Equal0~4_combout ;
wire \plat|cpu|cpu|R_ctrl_br_uncond~q ;
wire \plat|cpu|cpu|Equal62~12_combout ;
wire \plat|cpu|cpu|Equal62~11_combout ;
wire \plat|cpu|cpu|Equal62~9_combout ;
wire \plat|cpu|cpu|Equal62~10_combout ;
wire \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \plat|cpu|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \plat|cpu|cpu|R_ctrl_br~DUPLICATE_q ;
wire \plat|cpu|cpu|F_pc_sel_nxt~0_combout ;
wire \plat|cpu|cpu|F_pc_no_crst_nxt[3]~0_combout ;
wire \plat|cpu|cpu|F_iw~4_combout ;
wire \plat|cpu|cpu|D_iw[16]~DUPLICATE_q ;
wire \plat|cpu|cpu|Equal62~13_combout ;
wire \plat|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \plat|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \plat|cpu|cpu|W_status_reg_pie~q ;
wire \plat|cpu|cpu|intr_req~combout ;
wire \plat|cpu|cpu|F_iw~5_combout ;
wire \plat|cpu|cpu|D_ctrl_hi_imm16~0_combout ;
wire \plat|cpu|cpu|R_ctrl_hi_imm16~q ;
wire \plat|cpu|cpu|R_src2_lo[4]~3_combout ;
wire \plat|cpu|cpu|E_src2[4]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add2~49_sumout ;
wire \plat|cpu|cpu|F_pc[2]~feeder_combout ;
wire \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \plat|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \plat|cpu|cpu|R_src2_lo~0_combout ;
wire \plat|cpu|cpu|R_src2_lo[3]~2_combout ;
wire \plat|cpu|cpu|Add2~5_sumout ;
wire \plat|cpu|cpu|F_pc[1]~feeder_combout ;
wire \plat|cpu|cpu|Equal0~13_combout ;
wire \plat|cpu|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \plat|cpu|cpu|Equal62~6_combout ;
wire \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \plat|cpu|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \plat|cpu|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \plat|cpu|cpu|R_ctrl_force_src2_zero~q ;
wire \plat|cpu|cpu|R_src2_lo[0]~5_combout ;
wire \plat|cpu|cpu|E_shift_rot_cnt[0]~feeder_combout ;
wire \plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell_combout ;
wire \plat|cpu|cpu|Add3~3_combout ;
wire \plat|cpu|cpu|Add3~2_combout ;
wire \plat|cpu|cpu|E_shift_rot_cnt[1]~DUPLICATE_q ;
wire \plat|cpu|cpu|Add3~1_combout ;
wire \plat|cpu|cpu|E_stall~1_combout ;
wire \plat|cpu|cpu|Add3~0_combout ;
wire \plat|cpu|cpu|E_stall~2_combout ;
wire \plat|cpu|cpu|W_valid~0_combout ;
wire \plat|cpu|cpu|W_valid~q ;
wire \plat|cpu|cpu|i_read_nxt~0_combout ;
wire \plat|cpu|cpu|i_read~q ;
wire \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \plat|cpu|cpu|i_read~DUPLICATE_q ;
wire \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0_combout ;
wire \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q ;
wire \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0_combout ;
wire \plat|cpu|cpu|F_valid~0_combout ;
wire \plat|cpu|cpu|D_valid~q ;
wire \plat|cpu|cpu|R_valid~q ;
wire \plat|cpu|cpu|D_ctrl_alu_subtract~2_combout ;
wire \plat|cpu|cpu|D_ctrl_alu_subtract~1_combout ;
wire \plat|cpu|cpu|D_ctrl_alu_subtract~0_combout ;
wire \plat|cpu|cpu|E_alu_sub~0_combout ;
wire \plat|cpu|cpu|E_alu_sub~q ;
wire \plat|cpu|cpu|Add2~1_sumout ;
wire \plat|cpu|cpu|F_pc[0]~feeder_combout ;
wire \plat|cpu|cpu|D_iw[23]~feeder_combout ;
wire \plat|cpu|cpu|D_iw[23]~DUPLICATE_q ;
wire \plat|cpu|cpu|D_dst_regnum[1]~0_combout ;
wire \plat|cpu|cpu|D_dst_regnum[1]~1_combout ;
wire \plat|cpu|cpu|D_wr_dst_reg~0_combout ;
wire \plat|cpu|cpu|D_wr_dst_reg~combout ;
wire \plat|cpu|cpu|R_wr_dst_reg~q ;
wire \plat|cpu|cpu|W_rf_wren~combout ;
wire \plat|cpu|cpu|d_writedata[0]~feeder_combout ;
wire [7:0] \plat|cpu|cpu|av_ld_byte0_data ;
wire [1:0] \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter ;
wire [31:0] \plat|switch2|readdata ;
wire [31:0] \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre ;
wire [31:0] \plat|cpu|cpu|W_alu_result ;
wire [0:0] \plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg ;
wire [31:0] \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre ;
wire [31:0] \plat|cpu|cpu|E_src2 ;
wire [31:0] \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [31:0] \plat|cpu|cpu|D_iw ;
wire [31:0] \plat|cpu|cpu|E_shift_rot_result ;
wire [4:0] \plat|cpu|cpu|E_shift_rot_cnt ;
wire [31:0] \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre ;
wire [0:0] \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg ;
wire [1:0] \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [31:0] \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre ;
wire [1:0] \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter ;
wire [31:0] \plat|btn|readdata ;
wire [31:0] \plat|ram|the_altsyncram|auto_generated|q_a ;
wire [31:0] \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre ;
wire [1:0] \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used ;
wire [31:0] \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre ;
wire [3:0] \plat|rst_controller|r_sync_rst_chain ;
wire [6:0] \plat|seven_seg0|data_out ;
wire [31:0] \plat|cpu|cpu|E_src1 ;
wire [31:0] \plat|rom|the_altsyncram|auto_generated|q_a ;
wire [31:0] \plat|switch|readdata ;
wire [1:0] \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter ;
wire [12:0] \plat|cpu|cpu|F_pc ;
wire [31:0] \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [0:0] \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg ;
wire [31:0] \plat|cpu|cpu|d_writedata ;
wire [1:0] \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used ;
wire [7:0] \plat|cpu|cpu|av_ld_byte3_data ;
wire [1:0] \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used ;
wire [18:0] \plat|timer_0|internal_counter ;
wire [1:0] \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter ;
wire [6:0] \plat|seven_seg1|data_out ;
wire [6:0] \plat|seven_seg2|data_out ;
wire [1:0] \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used ;
wire [6:0] \plat|seven_seg3|data_out ;
wire [6:0] \plat|seven_seg4|data_out ;
wire [6:0] \plat|seven_seg5|data_out ;
wire [0:0] \plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg ;
wire [1:0] \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter ;
wire [2:0] \plat|pio_0|data_out ;
wire [1:0] \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter ;
wire [1:0] \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter ;
wire [4:0] \plat|rst_controller|altera_reset_synchronizer_int_chain ;
wire [1:0] \plat|cpu|cpu|R_logic_op ;
wire [1:0] \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter ;
wire [0:0] \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg ;
wire [1:0] \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used ;
wire [0:0] \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg ;
wire [0:0] \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg ;
wire [31:0] \plat|cpu|cpu|W_control_rd_data ;
wire [4:0] \plat|cpu|cpu|R_dst_regnum ;
wire [1:0] \plat|cpu|cpu|av_ld_align_cycle ;
wire [31:0] \plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre ;
wire [15:0] \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre ;
wire [31:0] \plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre ;
wire [90:0] \plat|mm_interconnect_0|rsp_mux|src_data ;
wire [7:0] \plat|cpu|cpu|av_ld_byte1_data ;
wire [1:0] \plat|cpu|cpu|R_compare_op ;
wire [31:0] \plat|cpu|cpu|W_ienable_reg ;
wire [31:0] \plat|cpu|cpu|W_ipending_reg ;
wire [0:0] \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg ;
wire [3:0] \plat|cpu|cpu|d_byteenable ;
wire [15:0] \plat|timer_0|readdata ;
wire [7:0] \plat|cpu|cpu|av_ld_byte2_data ;
wire [1:0] \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;

wire [39:0] \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [9:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [39:0] \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \plat|rom|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [1:0] \plat|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;

assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \plat|ram|the_altsyncram|auto_generated|q_a [0] = \plat|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [1] = \plat|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \plat|rom|the_altsyncram|auto_generated|q_a [11] = \plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [12] = \plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [1];
assign \plat|rom|the_altsyncram|auto_generated|q_a [13] = \plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [2];
assign \plat|rom|the_altsyncram|auto_generated|q_a [14] = \plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [3];
assign \plat|rom|the_altsyncram|auto_generated|q_a [15] = \plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [4];
assign \plat|rom|the_altsyncram|auto_generated|q_a [22] = \plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [5];
assign \plat|rom|the_altsyncram|auto_generated|q_a [23] = \plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [6];
assign \plat|rom|the_altsyncram|auto_generated|q_a [24] = \plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [7];
assign \plat|rom|the_altsyncram|auto_generated|q_a [25] = \plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [8];
assign \plat|rom|the_altsyncram|auto_generated|q_a [26] = \plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [9];

assign \plat|rom|the_altsyncram|auto_generated|q_a [0] = \plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [1] = \plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \plat|rom|the_altsyncram|auto_generated|q_a [2] = \plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \plat|rom|the_altsyncram|auto_generated|q_a [3] = \plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \plat|rom|the_altsyncram|auto_generated|q_a [4] = \plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \plat|rom|the_altsyncram|auto_generated|q_a [5] = \plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \plat|rom|the_altsyncram|auto_generated|q_a [6] = \plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \plat|rom|the_altsyncram|auto_generated|q_a [7] = \plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \plat|rom|the_altsyncram|auto_generated|q_a [8] = \plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \plat|rom|the_altsyncram|auto_generated|q_a [16] = \plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

assign \plat|rom|the_altsyncram|auto_generated|q_a [9] = \plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [10] = \plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \plat|rom|the_altsyncram|auto_generated|q_a [17] = \plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \plat|rom|the_altsyncram|auto_generated|q_a [18] = \plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \plat|rom|the_altsyncram|auto_generated|q_a [19] = \plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \plat|rom|the_altsyncram|auto_generated|q_a [20] = \plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \plat|rom|the_altsyncram|auto_generated|q_a [21] = \plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];
assign \plat|rom|the_altsyncram|auto_generated|q_a [27] = \plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [7];
assign \plat|rom|the_altsyncram|auto_generated|q_a [28] = \plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [8];
assign \plat|rom|the_altsyncram|auto_generated|q_a [29] = \plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [9];

assign \plat|ram|the_altsyncram|auto_generated|q_a [2] = \plat|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [3] = \plat|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|q_a [4] = \plat|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [5] = \plat|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|q_a [6] = \plat|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [7] = \plat|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|q_a [8] = \plat|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [11] = \plat|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];

assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \plat|rom|the_altsyncram|auto_generated|q_a [30] = \plat|rom|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \plat|rom|the_altsyncram|auto_generated|q_a [31] = \plat|rom|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|q_a [9] = \plat|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [10] = \plat|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|q_a [13] = \plat|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [14] = \plat|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|q_a [12] = \plat|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [15] = \plat|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|q_a [16] = \plat|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [19] = \plat|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|q_a [17] = \plat|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [18] = \plat|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|q_a [21] = \plat|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [22] = \plat|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|q_a [20] = \plat|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [23] = \plat|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|q_a [24] = \plat|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [25] = \plat|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|q_a [28] = \plat|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [29] = \plat|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|q_a [26] = \plat|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [27] = \plat|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [1];

assign \plat|ram|the_altsyncram|auto_generated|q_a [30] = \plat|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];
assign \plat|ram|the_altsyncram|auto_generated|q_a [31] = \plat|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [1];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \seg0[0]~output (
	.i(\plat|seven_seg0|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[0]),
	.obar());
// synopsys translate_off
defparam \seg0[0]~output .bus_hold = "false";
defparam \seg0[0]~output .open_drain_output = "false";
defparam \seg0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \seg0[1]~output (
	.i(\plat|seven_seg0|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[1]),
	.obar());
// synopsys translate_off
defparam \seg0[1]~output .bus_hold = "false";
defparam \seg0[1]~output .open_drain_output = "false";
defparam \seg0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \seg0[2]~output (
	.i(\plat|seven_seg0|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[2]),
	.obar());
// synopsys translate_off
defparam \seg0[2]~output .bus_hold = "false";
defparam \seg0[2]~output .open_drain_output = "false";
defparam \seg0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \seg0[3]~output (
	.i(\plat|seven_seg0|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[3]),
	.obar());
// synopsys translate_off
defparam \seg0[3]~output .bus_hold = "false";
defparam \seg0[3]~output .open_drain_output = "false";
defparam \seg0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \seg0[4]~output (
	.i(\plat|seven_seg0|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[4]),
	.obar());
// synopsys translate_off
defparam \seg0[4]~output .bus_hold = "false";
defparam \seg0[4]~output .open_drain_output = "false";
defparam \seg0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \seg0[5]~output (
	.i(\plat|seven_seg0|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[5]),
	.obar());
// synopsys translate_off
defparam \seg0[5]~output .bus_hold = "false";
defparam \seg0[5]~output .open_drain_output = "false";
defparam \seg0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \seg0[6]~output (
	.i(\plat|seven_seg0|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[6]),
	.obar());
// synopsys translate_off
defparam \seg0[6]~output .bus_hold = "false";
defparam \seg0[6]~output .open_drain_output = "false";
defparam \seg0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \seg1[0]~output (
	.i(\plat|seven_seg1|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[0]),
	.obar());
// synopsys translate_off
defparam \seg1[0]~output .bus_hold = "false";
defparam \seg1[0]~output .open_drain_output = "false";
defparam \seg1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \seg1[1]~output (
	.i(\plat|seven_seg1|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[1]),
	.obar());
// synopsys translate_off
defparam \seg1[1]~output .bus_hold = "false";
defparam \seg1[1]~output .open_drain_output = "false";
defparam \seg1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \seg1[2]~output (
	.i(\plat|seven_seg1|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[2]),
	.obar());
// synopsys translate_off
defparam \seg1[2]~output .bus_hold = "false";
defparam \seg1[2]~output .open_drain_output = "false";
defparam \seg1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \seg1[3]~output (
	.i(\plat|seven_seg1|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[3]),
	.obar());
// synopsys translate_off
defparam \seg1[3]~output .bus_hold = "false";
defparam \seg1[3]~output .open_drain_output = "false";
defparam \seg1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \seg1[4]~output (
	.i(\plat|seven_seg1|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[4]),
	.obar());
// synopsys translate_off
defparam \seg1[4]~output .bus_hold = "false";
defparam \seg1[4]~output .open_drain_output = "false";
defparam \seg1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \seg1[5]~output (
	.i(\plat|seven_seg1|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[5]),
	.obar());
// synopsys translate_off
defparam \seg1[5]~output .bus_hold = "false";
defparam \seg1[5]~output .open_drain_output = "false";
defparam \seg1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \seg1[6]~output (
	.i(\plat|seven_seg1|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[6]),
	.obar());
// synopsys translate_off
defparam \seg1[6]~output .bus_hold = "false";
defparam \seg1[6]~output .open_drain_output = "false";
defparam \seg1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \seg2[0]~output (
	.i(\plat|seven_seg2|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[0]),
	.obar());
// synopsys translate_off
defparam \seg2[0]~output .bus_hold = "false";
defparam \seg2[0]~output .open_drain_output = "false";
defparam \seg2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \seg2[1]~output (
	.i(\plat|seven_seg2|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[1]),
	.obar());
// synopsys translate_off
defparam \seg2[1]~output .bus_hold = "false";
defparam \seg2[1]~output .open_drain_output = "false";
defparam \seg2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \seg2[2]~output (
	.i(\plat|seven_seg2|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[2]),
	.obar());
// synopsys translate_off
defparam \seg2[2]~output .bus_hold = "false";
defparam \seg2[2]~output .open_drain_output = "false";
defparam \seg2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \seg2[3]~output (
	.i(\plat|seven_seg2|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[3]),
	.obar());
// synopsys translate_off
defparam \seg2[3]~output .bus_hold = "false";
defparam \seg2[3]~output .open_drain_output = "false";
defparam \seg2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \seg2[4]~output (
	.i(\plat|seven_seg2|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[4]),
	.obar());
// synopsys translate_off
defparam \seg2[4]~output .bus_hold = "false";
defparam \seg2[4]~output .open_drain_output = "false";
defparam \seg2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \seg2[5]~output (
	.i(\plat|seven_seg2|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[5]),
	.obar());
// synopsys translate_off
defparam \seg2[5]~output .bus_hold = "false";
defparam \seg2[5]~output .open_drain_output = "false";
defparam \seg2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \seg2[6]~output (
	.i(\plat|seven_seg2|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[6]),
	.obar());
// synopsys translate_off
defparam \seg2[6]~output .bus_hold = "false";
defparam \seg2[6]~output .open_drain_output = "false";
defparam \seg2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \seg3[0]~output (
	.i(\plat|seven_seg3|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[0]),
	.obar());
// synopsys translate_off
defparam \seg3[0]~output .bus_hold = "false";
defparam \seg3[0]~output .open_drain_output = "false";
defparam \seg3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \seg3[1]~output (
	.i(\plat|seven_seg3|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[1]),
	.obar());
// synopsys translate_off
defparam \seg3[1]~output .bus_hold = "false";
defparam \seg3[1]~output .open_drain_output = "false";
defparam \seg3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \seg3[2]~output (
	.i(\plat|seven_seg3|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[2]),
	.obar());
// synopsys translate_off
defparam \seg3[2]~output .bus_hold = "false";
defparam \seg3[2]~output .open_drain_output = "false";
defparam \seg3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \seg3[3]~output (
	.i(\plat|seven_seg3|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[3]),
	.obar());
// synopsys translate_off
defparam \seg3[3]~output .bus_hold = "false";
defparam \seg3[3]~output .open_drain_output = "false";
defparam \seg3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \seg3[4]~output (
	.i(\plat|seven_seg3|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[4]),
	.obar());
// synopsys translate_off
defparam \seg3[4]~output .bus_hold = "false";
defparam \seg3[4]~output .open_drain_output = "false";
defparam \seg3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \seg3[5]~output (
	.i(\plat|seven_seg3|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[5]),
	.obar());
// synopsys translate_off
defparam \seg3[5]~output .bus_hold = "false";
defparam \seg3[5]~output .open_drain_output = "false";
defparam \seg3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \seg3[6]~output (
	.i(\plat|seven_seg3|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[6]),
	.obar());
// synopsys translate_off
defparam \seg3[6]~output .bus_hold = "false";
defparam \seg3[6]~output .open_drain_output = "false";
defparam \seg3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \seg4[0]~output (
	.i(\plat|seven_seg4|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[0]),
	.obar());
// synopsys translate_off
defparam \seg4[0]~output .bus_hold = "false";
defparam \seg4[0]~output .open_drain_output = "false";
defparam \seg4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \seg4[1]~output (
	.i(\plat|seven_seg4|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[1]),
	.obar());
// synopsys translate_off
defparam \seg4[1]~output .bus_hold = "false";
defparam \seg4[1]~output .open_drain_output = "false";
defparam \seg4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \seg4[2]~output (
	.i(\plat|seven_seg4|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[2]),
	.obar());
// synopsys translate_off
defparam \seg4[2]~output .bus_hold = "false";
defparam \seg4[2]~output .open_drain_output = "false";
defparam \seg4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \seg4[3]~output (
	.i(\plat|seven_seg4|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[3]),
	.obar());
// synopsys translate_off
defparam \seg4[3]~output .bus_hold = "false";
defparam \seg4[3]~output .open_drain_output = "false";
defparam \seg4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \seg4[4]~output (
	.i(\plat|seven_seg4|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[4]),
	.obar());
// synopsys translate_off
defparam \seg4[4]~output .bus_hold = "false";
defparam \seg4[4]~output .open_drain_output = "false";
defparam \seg4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \seg4[5]~output (
	.i(\plat|seven_seg4|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[5]),
	.obar());
// synopsys translate_off
defparam \seg4[5]~output .bus_hold = "false";
defparam \seg4[5]~output .open_drain_output = "false";
defparam \seg4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \seg4[6]~output (
	.i(\plat|seven_seg4|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[6]),
	.obar());
// synopsys translate_off
defparam \seg4[6]~output .bus_hold = "false";
defparam \seg4[6]~output .open_drain_output = "false";
defparam \seg4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \seg5[0]~output (
	.i(\plat|seven_seg5|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[0]),
	.obar());
// synopsys translate_off
defparam \seg5[0]~output .bus_hold = "false";
defparam \seg5[0]~output .open_drain_output = "false";
defparam \seg5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \seg5[1]~output (
	.i(\plat|seven_seg5|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[1]),
	.obar());
// synopsys translate_off
defparam \seg5[1]~output .bus_hold = "false";
defparam \seg5[1]~output .open_drain_output = "false";
defparam \seg5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \seg5[2]~output (
	.i(\plat|seven_seg5|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[2]),
	.obar());
// synopsys translate_off
defparam \seg5[2]~output .bus_hold = "false";
defparam \seg5[2]~output .open_drain_output = "false";
defparam \seg5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \seg5[3]~output (
	.i(\plat|seven_seg5|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[3]),
	.obar());
// synopsys translate_off
defparam \seg5[3]~output .bus_hold = "false";
defparam \seg5[3]~output .open_drain_output = "false";
defparam \seg5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \seg5[4]~output (
	.i(\plat|seven_seg5|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[4]),
	.obar());
// synopsys translate_off
defparam \seg5[4]~output .bus_hold = "false";
defparam \seg5[4]~output .open_drain_output = "false";
defparam \seg5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \seg5[5]~output (
	.i(\plat|seven_seg5|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[5]),
	.obar());
// synopsys translate_off
defparam \seg5[5]~output .bus_hold = "false";
defparam \seg5[5]~output .open_drain_output = "false";
defparam \seg5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \seg5[6]~output (
	.i(\plat|seven_seg5|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[6]),
	.obar());
// synopsys translate_off
defparam \seg5[6]~output .bus_hold = "false";
defparam \seg5[6]~output .open_drain_output = "false";
defparam \seg5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \leds[0]~output (
	.i(\plat|pio_0|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[0]),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
defparam \leds[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \leds[1]~output (
	.i(\plat|pio_0|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[1]),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
defparam \leds[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \leds[2]~output (
	.i(\plat|pio_0|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[2]),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
defparam \leds[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y2_N50
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N35
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N32
dffeas \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N26
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N28
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N30
cyclonev_lcell_comb \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder (
// Equation(s):
// \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout  = ( \plat|rst_controller|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .extended_lut = "off";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N32
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y13_N37
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N45
cyclonev_lcell_comb \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = ( !\plat|rst_controller|altera_reset_synchronizer_int_chain [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .extended_lut = "off";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N47
dffeas \plat|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \plat|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y13_N10
dffeas \plat|rst_controller|r_sync_rst_chain[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N18
cyclonev_lcell_comb \plat|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \plat|rst_controller|r_sync_rst_chain~1_combout  = ( \plat|rst_controller|r_sync_rst_chain [3] & ( \plat|rst_controller|altera_reset_synchronizer_int_chain [2] ) )

	.dataa(gnd),
	.datab(!\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|r_sync_rst_chain [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|r_sync_rst_chain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain~1 .extended_lut = "off";
defparam \plat|rst_controller|r_sync_rst_chain~1 .lut_mask = 64'h0000000033333333;
defparam \plat|rst_controller|r_sync_rst_chain~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N20
dffeas \plat|rst_controller|r_sync_rst_chain[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N21
cyclonev_lcell_comb \plat|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \plat|rst_controller|r_sync_rst_chain~0_combout  = ( \plat|rst_controller|r_sync_rst_chain [2] & ( \plat|rst_controller|altera_reset_synchronizer_int_chain [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|r_sync_rst_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|r_sync_rst_chain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain~0 .extended_lut = "off";
defparam \plat|rst_controller|r_sync_rst_chain~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|rst_controller|r_sync_rst_chain~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N22
dffeas \plat|rst_controller|r_sync_rst_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N6
cyclonev_lcell_comb \plat|rst_controller|WideOr0~0 (
// Equation(s):
// \plat|rst_controller|WideOr0~0_combout  = ( \plat|rst_controller|r_sync_rst~q  & ( \plat|rst_controller|r_sync_rst_chain [1] & ( \plat|rst_controller|altera_reset_synchronizer_int_chain [4] ) ) ) # ( !\plat|rst_controller|r_sync_rst~q  & ( 
// \plat|rst_controller|r_sync_rst_chain [1] & ( \plat|rst_controller|altera_reset_synchronizer_int_chain [4] ) ) ) # ( \plat|rst_controller|r_sync_rst~q  & ( !\plat|rst_controller|r_sync_rst_chain [1] ) ) # ( !\plat|rst_controller|r_sync_rst~q  & ( 
// !\plat|rst_controller|r_sync_rst_chain [1] & ( \plat|rst_controller|altera_reset_synchronizer_int_chain [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.datae(!\plat|rst_controller|r_sync_rst~q ),
	.dataf(!\plat|rst_controller|r_sync_rst_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|WideOr0~0 .extended_lut = "off";
defparam \plat|rst_controller|WideOr0~0 .lut_mask = 64'h00FFFFFF00FF00FF;
defparam \plat|rst_controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N8
dffeas \plat|rst_controller|r_sync_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \plat|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N33
cyclonev_lcell_comb \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 64'h0000000000000000;
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N51
cyclonev_lcell_comb \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = ( \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N52
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N51
cyclonev_lcell_comb \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = ( \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N53
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N48
cyclonev_lcell_comb \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .extended_lut = "off";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N49
dffeas \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N39
cyclonev_lcell_comb \plat|rst_controller|always2~0 (
// Equation(s):
// \plat|rst_controller|always2~0_combout  = ( \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ( \plat|rst_controller|r_sync_rst_chain [2] ) ) # ( 
// \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ( !\plat|rst_controller|r_sync_rst_chain [2] ) ) # ( !\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & ( 
// !\plat|rst_controller|r_sync_rst_chain [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.dataf(!\plat|rst_controller|r_sync_rst_chain [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|rst_controller|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|rst_controller|always2~0 .extended_lut = "off";
defparam \plat|rst_controller|always2~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \plat|rst_controller|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N40
dffeas \plat|rst_controller|r_early_rst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \plat|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N43
dffeas \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N0
cyclonev_lcell_comb \plat|cpu|cpu|Add0~1 (
// Equation(s):
// \plat|cpu|cpu|Add0~1_sumout  = SUM(( \plat|cpu|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))
// \plat|cpu|cpu|Add0~2  = CARRY(( \plat|cpu|cpu|F_pc [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~1_sumout ),
	.cout(\plat|cpu|cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~1 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \plat|cpu|cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N3
cyclonev_lcell_comb \plat|cpu|cpu|Add0~5 (
// Equation(s):
// \plat|cpu|cpu|Add0~5_sumout  = SUM(( \plat|cpu|cpu|F_pc [1] ) + ( GND ) + ( \plat|cpu|cpu|Add0~2  ))
// \plat|cpu|cpu|Add0~6  = CARRY(( \plat|cpu|cpu|F_pc [1] ) + ( GND ) + ( \plat|cpu|cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|F_pc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~5_sumout ),
	.cout(\plat|cpu|cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~5 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|cpu|cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N6
cyclonev_lcell_comb \plat|cpu|cpu|Add0~49 (
// Equation(s):
// \plat|cpu|cpu|Add0~49_sumout  = SUM(( \plat|cpu|cpu|F_pc [2] ) + ( GND ) + ( \plat|cpu|cpu|Add0~6  ))
// \plat|cpu|cpu|Add0~50  = CARRY(( \plat|cpu|cpu|F_pc [2] ) + ( GND ) + ( \plat|cpu|cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|F_pc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~49_sumout ),
	.cout(\plat|cpu|cpu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~49 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|cpu|cpu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N9
cyclonev_lcell_comb \plat|cpu|cpu|Add0~9 (
// Equation(s):
// \plat|cpu|cpu|Add0~9_sumout  = SUM(( \plat|cpu|cpu|F_pc [3] ) + ( GND ) + ( \plat|cpu|cpu|Add0~50  ))
// \plat|cpu|cpu|Add0~10  = CARRY(( \plat|cpu|cpu|F_pc [3] ) + ( GND ) + ( \plat|cpu|cpu|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~9_sumout ),
	.cout(\plat|cpu|cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~9 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N12
cyclonev_lcell_comb \plat|cpu|cpu|Add0~13 (
// Equation(s):
// \plat|cpu|cpu|Add0~13_sumout  = SUM(( \plat|cpu|cpu|F_pc [4] ) + ( GND ) + ( \plat|cpu|cpu|Add0~10  ))
// \plat|cpu|cpu|Add0~14  = CARRY(( \plat|cpu|cpu|F_pc [4] ) + ( GND ) + ( \plat|cpu|cpu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~13_sumout ),
	.cout(\plat|cpu|cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~13 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N15
cyclonev_lcell_comb \plat|cpu|cpu|Add0~45 (
// Equation(s):
// \plat|cpu|cpu|Add0~45_sumout  = SUM(( \plat|cpu|cpu|F_pc [5] ) + ( GND ) + ( \plat|cpu|cpu|Add0~14  ))
// \plat|cpu|cpu|Add0~46  = CARRY(( \plat|cpu|cpu|F_pc [5] ) + ( GND ) + ( \plat|cpu|cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|F_pc [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~45_sumout ),
	.cout(\plat|cpu|cpu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~45 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \plat|cpu|cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N18
cyclonev_lcell_comb \plat|cpu|cpu|Add0~25 (
// Equation(s):
// \plat|cpu|cpu|Add0~25_sumout  = SUM(( \plat|cpu|cpu|F_pc [6] ) + ( GND ) + ( \plat|cpu|cpu|Add0~46  ))
// \plat|cpu|cpu|Add0~26  = CARRY(( \plat|cpu|cpu|F_pc [6] ) + ( GND ) + ( \plat|cpu|cpu|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~25_sumout ),
	.cout(\plat|cpu|cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~25 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N8
dffeas \plat|cpu|cpu|E_new_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|R_valid~q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_new_inst .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N4
dffeas \plat|cpu|cpu|D_iw[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N18
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_ld~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_ld~0_combout  = ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [2] & ( (\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & \plat|cpu|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & 
// ( \plat|cpu|cpu|D_iw [2] & ( (\plat|cpu|cpu|D_iw [1] & \plat|cpu|cpu|D_iw[0]~DUPLICATE_q ) ) ) ) # ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [2] & ( (\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & 
// \plat|cpu|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [2] & ( (\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & \plat|cpu|cpu|D_iw[0]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [1]),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_ld~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_ld~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_ld~0 .lut_mask = 64'h0404040405050404;
defparam \plat|cpu|cpu|D_ctrl_ld~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N19
dffeas \plat|cpu|cpu|R_ctrl_ld (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_ld~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N26
dffeas \plat|cpu|cpu|d_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_read .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N44
dffeas \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y15_N22
dffeas \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [0]) # 
// (\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) ) ) # ( !\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( ((!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0FCF0FCF0FFF0FFF;
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N20
dffeas \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N14
dffeas \plat|cpu|cpu|D_iw[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N15
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[10]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[10]~feeder_combout  = \plat|cpu|cpu|D_iw [16]

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[10]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|cpu|cpu|E_src2[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_f7m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 1023;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 1024;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF00005038051000504409024090240902409024090240902409024090240D1005114040048821009F0140501405D83E003840053E0DFC0FD83E0208A23041304FE00477F07CE";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = "010091380B1178112646018013D83E004C1F38040244E02C47E044991B060004A22CC802808007CE010091380B11F8112646018001288A1204A0200A02CC80F80A02037F0145F01760803E0038100000F000E030051188600480E1B87F01A00F837F28860014181B8B310006014110380E104A1138A31047F0384E17C06014110380E104A1158B3104600384E17C060401F180601000FF8011044D5044003037F01760F8000100601086018043184601106010065184601046102C810044010041004401004500841100411040B20400100401040110040008401004100040100402084115880203E014465DFC4101441100401004117C411006018001004601";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = "8001104431806000861200800004020080004402008000441200800084118060008431806001760F804110009107E010B7F20001104051004017C40100400004010041100401846000400180600084010C60180021808020000100802000110080200011048020002104601800210C6018005D83E01004101C40F8042DFC80004400144101760F8041180431846011061100401004017C411006018001004601801D10C6018002184802001E100802001E100802001F104802000410441180600004318060014410184110880003E0DFC4001C4010041014411005F10040100411006018001104401806000041180600004118060004431806001760F8041104";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = "04107E010B7F200011000510440100401005F104401806000401180600044110C60180021848020000100802000110080200011048020002104601800210C6018005D83E01044000C41F8042DFC8000440014401005F10040180600784018060078411806007C41180600084010C6018000108001001F04C111FC40000601A86010040D0340D8360014110500D27C11044001081E1007101760803E0078060748018051048011B8600460280006803E0DFFC1D89E2705A16056150521404E1300A0200601002003BE0E88A2789FF0000227C5FE88000040000040019E27FCA2789C1685815854148501018E1300A02006010020F837D00000000000000D0B020";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N30
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~0 (
// Equation(s):
// \plat|cpu|cpu|F_iw~0_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [11] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [11] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~0 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N31
dffeas \plat|cpu|cpu|D_iw[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N45
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~8 (
// Equation(s):
// \plat|cpu|cpu|Equal62~8_combout  = ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [12] & ( (!\plat|cpu|cpu|D_iw [11] & (!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [13] & \plat|cpu|cpu|D_iw[16]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [11]),
	.datab(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [13]),
	.datad(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~8 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~8 .lut_mask = 64'h0000000800000000;
defparam \plat|cpu|cpu|Equal62~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N14
dffeas \plat|cpu|cpu|D_iw[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc[9]~DUPLICATE_q ,\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_f7m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF1003ABE83A1103A8E8641705C17064170641905C170641705C170641903A05E3A410342E836712840E83A0E83A410178E84430015C11814101745C1745CC0300158EB04C181";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "54123A05E3AC9A3A8E8040D1414101740306055048E8178EB268EA3A010344181E410040D034C18154123A05E3AC9A3A8E8040D10607804010340D01E41004054340D3040EA840E80405D178E88041900099150563A410343EA3A0EB848E81545604059C40E83A0E83A112FA0EA3A8EAFA05C150E83A05F848E83AE123A0EA3A8EAFA05C150E83A05C448E83AE123A607060D4C4410C04563A8EA048E8150D2040E90405C3501035011170D40405C35010170D4040544445417700174984C0DC044984C0DC044181511017455C005D26130370111E130370984C0DC040984C0DC35011150E84C0DC158E804C11170E9170544405C15F11150111E111064541E0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "110645404479C401915079844188407944418440790441804078C4419040788441844078440E90405D1705480454150130405D1E05C3A05C15F1115111174984C0DC0405404478444181507804418150111E710060541E611062101E511061101E411060101E311064101E211061101E1103A4101705C156001505404C1117478170E8170E90405C170D40445C35010170544405D15F10150111E111060541E012060101E711060541E612062101E512061101E412060101E311060550447884418440784401915500150101707815C11170984C0DC040E917057C44544445D152111E51106454444790441804078C4419040788441844078440E90405D17055";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00454150130445D1E05C3A05C1511017457C405404478444181507804418150111E710060541E611062101E511061101E411060101E311064101E211061101E1103A4101705D157001505404C1017479170E917057C44548407944818440790481804078C48190407884019151111E111060101E05F0600000CD90405526450340503405034050340EA3A8E83AF123A8E82605E061123A0E80405D17C7B3A0E91705E3A3E9260E8448E9040D33A055158103A4101745C1745C1745C1745C1745C1745C1745C179E81705D1705704079C0C131705506700264984CCE815C1115055150551505515055159E8154541545415454150570400000000000003A05034";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N15
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~8 (
// Equation(s):
// \plat|cpu|cpu|F_iw~8_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [5] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [5] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~8 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~8 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N16
dffeas \plat|cpu|cpu|D_iw[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N48
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~0 (
// Equation(s):
// \plat|cpu|cpu|Equal0~0_combout  = ( \plat|cpu|cpu|D_iw [1] & ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [2] & (\plat|cpu|cpu|D_iw [4] & (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & \plat|cpu|cpu|D_iw[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [2]),
	.datab(!\plat|cpu|cpu|D_iw [4]),
	.datac(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [1]),
	.dataf(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~0 .lut_mask = 64'h0000000000000020;
defparam \plat|cpu|cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N36
cyclonev_lcell_comb \plat|cpu|cpu|R_ctrl_break_nxt (
// Equation(s):
// \plat|cpu|cpu|R_ctrl_break_nxt~combout  = ( \plat|cpu|cpu|Equal0~0_combout  & ( \plat|cpu|cpu|Equal62~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Equal62~8_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_ctrl_break_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_break_nxt .extended_lut = "off";
defparam \plat|cpu|cpu|R_ctrl_break_nxt .lut_mask = 64'h00000F0F00000F0F;
defparam \plat|cpu|cpu|R_ctrl_break_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N37
dffeas \plat|cpu|cpu|R_ctrl_break (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_ctrl_break_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N8
dffeas \plat|cpu|cpu|D_iw[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N32
dffeas \plat|cpu|cpu|D_iw[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N48
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_exception~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_exception~2_combout  = ( \plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [13] & ((!\plat|cpu|cpu|D_iw [12]) # (!\plat|cpu|cpu|D_iw [14]))) ) ) # ( !\plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [12] & 
// \plat|cpu|cpu|D_iw [13]) ) )

	.dataa(!\plat|cpu|cpu|D_iw [12]),
	.datab(!\plat|cpu|cpu|D_iw [13]),
	.datac(!\plat|cpu|cpu|D_iw [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_exception~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_exception~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_exception~2 .lut_mask = 64'h2222222232323232;
defparam \plat|cpu|cpu|D_ctrl_exception~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N8
dffeas \plat|cpu|cpu|D_iw[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N0
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_exception~6 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_exception~6_combout  = ( \plat|cpu|cpu|D_iw [0] & ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & \plat|cpu|cpu|D_iw[4]~DUPLICATE_q )) ) ) ) # ( !\plat|cpu|cpu|D_iw 
// [0] & ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ((!\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  $ (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ))) # (\plat|cpu|cpu|D_iw [2] & (\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  
// & \plat|cpu|cpu|D_iw[4]~DUPLICATE_q )))) ) ) ) # ( \plat|cpu|cpu|D_iw [0] & ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & \plat|cpu|cpu|D_iw[4]~DUPLICATE_q 
// ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [2]),
	.datab(!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [0]),
	.dataf(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_exception~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_exception~6 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_exception~6 .lut_mask = 64'h000000080209000C;
defparam \plat|cpu|cpu|D_ctrl_exception~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N24
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_exception~4 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_exception~4_combout  = ( \plat|cpu|cpu|D_iw [0] & ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & \plat|cpu|cpu|D_iw[4]~DUPLICATE_q )) ) ) ) # ( !\plat|cpu|cpu|D_iw [0] & ( 
// \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [2] & (\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & \plat|cpu|cpu|D_iw[4]~DUPLICATE_q ))) ) ) ) # ( \plat|cpu|cpu|D_iw [0] & ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & 
// ( (!\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ))) ) ) ) # ( !\plat|cpu|cpu|D_iw [0] & ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [2] & 
// (\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [2]),
	.datab(!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [0]),
	.dataf(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_exception~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_exception~4 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_exception~4 .lut_mask = 64'h0200080000200050;
defparam \plat|cpu|cpu|D_ctrl_exception~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N17
dffeas \plat|cpu|cpu|D_iw[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N30
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~11 (
// Equation(s):
// \plat|cpu|cpu|Equal0~11_combout  = ( !\plat|cpu|cpu|D_iw [1] & ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [0] & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [2] & \plat|cpu|cpu|D_iw [5]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [0]),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [2]),
	.datad(!\plat|cpu|cpu|D_iw [5]),
	.datae(!\plat|cpu|cpu|D_iw [1]),
	.dataf(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~11 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~11 .lut_mask = 64'h0000000000400000;
defparam \plat|cpu|cpu|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N48
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~12 (
// Equation(s):
// \plat|cpu|cpu|Equal0~12_combout  = ( \plat|cpu|cpu|D_iw [0] & ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [2] & (\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & \plat|cpu|cpu|D_iw[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [2]),
	.datab(!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [0]),
	.dataf(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~12 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~12 .lut_mask = 64'h0000000000000001;
defparam \plat|cpu|cpu|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N54
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_exception~5 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_exception~5_combout  = ( \plat|cpu|cpu|D_iw [0] & ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q )) ) ) ) # ( !\plat|cpu|cpu|D_iw [0] & ( 
// \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [2] & (\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ))) ) ) ) # ( \plat|cpu|cpu|D_iw [0] & ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  
// & ( (!\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & \plat|cpu|cpu|D_iw[4]~DUPLICATE_q ))) ) ) ) # ( !\plat|cpu|cpu|D_iw [0] & ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [2] & 
// (\plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [2]),
	.datab(!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [0]),
	.dataf(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_exception~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_exception~5 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_exception~5 .lut_mask = 64'h2020008020008080;
defparam \plat|cpu|cpu|D_ctrl_exception~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N45
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_exception~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_exception~0_combout  = ( !\plat|cpu|cpu|D_ctrl_exception~5_combout  & ( !\plat|cpu|cpu|Equal0~10_combout  & ( (!\plat|cpu|cpu|D_ctrl_exception~6_combout  & (!\plat|cpu|cpu|D_ctrl_exception~4_combout  & 
// (!\plat|cpu|cpu|Equal0~11_combout  & !\plat|cpu|cpu|Equal0~12_combout ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_exception~6_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_exception~4_combout ),
	.datac(!\plat|cpu|cpu|Equal0~11_combout ),
	.datad(!\plat|cpu|cpu|Equal0~12_combout ),
	.datae(!\plat|cpu|cpu|D_ctrl_exception~5_combout ),
	.dataf(!\plat|cpu|cpu|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_exception~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_exception~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_exception~0 .lut_mask = 64'h8000000000000000;
defparam \plat|cpu|cpu|D_ctrl_exception~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N54
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~7 (
// Equation(s):
// \plat|cpu|cpu|Equal62~7_combout  = ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [12] & ( (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [13] & \plat|cpu|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [13]),
	.datad(!\plat|cpu|cpu|D_iw [16]),
	.datae(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~7 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~7 .lut_mask = 64'h0000000100000000;
defparam \plat|cpu|cpu|Equal62~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N15
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_retaddr~0_combout  = ( !\plat|cpu|cpu|Equal62~7_combout  & ( !\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal62~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_retaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_retaddr~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_retaddr~0 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|cpu|cpu|D_ctrl_retaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N6
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_exception~3 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_exception~3_combout  = ( \plat|cpu|cpu|D_ctrl_exception~0_combout  & ( \plat|cpu|cpu|D_ctrl_retaddr~0_combout  & ( (\plat|cpu|cpu|D_iw [16] & (!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu|cpu|Equal0~0_combout  & 
// \plat|cpu|cpu|D_ctrl_exception~2_combout ))) ) ) ) # ( !\plat|cpu|cpu|D_ctrl_exception~0_combout  & ( \plat|cpu|cpu|D_ctrl_retaddr~0_combout  ) ) # ( \plat|cpu|cpu|D_ctrl_exception~0_combout  & ( !\plat|cpu|cpu|D_ctrl_retaddr~0_combout  & ( 
// \plat|cpu|cpu|Equal0~0_combout  ) ) ) # ( !\plat|cpu|cpu|D_ctrl_exception~0_combout  & ( !\plat|cpu|cpu|D_ctrl_retaddr~0_combout  ) )

	.dataa(!\plat|cpu|cpu|D_iw [16]),
	.datab(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|Equal0~0_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_exception~2_combout ),
	.datae(!\plat|cpu|cpu|D_ctrl_exception~0_combout ),
	.dataf(!\plat|cpu|cpu|D_ctrl_retaddr~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_exception~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_exception~3 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_exception~3 .lut_mask = 64'hFFFF0F0FFFFF0004;
defparam \plat|cpu|cpu|D_ctrl_exception~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N8
dffeas \plat|cpu|cpu|R_ctrl_exception (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_exception~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N54
cyclonev_lcell_comb \plat|cpu|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \plat|cpu|cpu|F_pc_sel_nxt.10~0_combout  = ( !\plat|cpu|cpu|R_ctrl_exception~q  & ( !\plat|cpu|cpu|R_ctrl_break~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_break~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_exception~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc_sel_nxt.10~0 .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc_sel_nxt.10~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|cpu|cpu|F_pc_sel_nxt.10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N33
cyclonev_lcell_comb \plat|cpu|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \plat|cpu|cpu|F_pc_sel_nxt.10~1_combout  = (!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ) # (\plat|cpu|cpu|F_pc_sel_nxt~0_combout )

	.dataa(!\plat|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc_sel_nxt.10~1 .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc_sel_nxt.10~1 .lut_mask = 64'hF5F5F5F5F5F5F5F5;
defparam \plat|cpu|cpu|F_pc_sel_nxt.10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N41
dffeas \plat|cpu|cpu|F_pc[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[9]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~17_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[9]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N21
cyclonev_lcell_comb \plat|cpu|cpu|Add0~29 (
// Equation(s):
// \plat|cpu|cpu|Add0~29_sumout  = SUM(( \plat|cpu|cpu|F_pc [7] ) + ( GND ) + ( \plat|cpu|cpu|Add0~26  ))
// \plat|cpu|cpu|Add0~30  = CARRY(( \plat|cpu|cpu|F_pc [7] ) + ( GND ) + ( \plat|cpu|cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~29_sumout ),
	.cout(\plat|cpu|cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~29 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N24
cyclonev_lcell_comb \plat|cpu|cpu|Add0~21 (
// Equation(s):
// \plat|cpu|cpu|Add0~21_sumout  = SUM(( \plat|cpu|cpu|F_pc [8] ) + ( GND ) + ( \plat|cpu|cpu|Add0~30  ))
// \plat|cpu|cpu|Add0~22  = CARRY(( \plat|cpu|cpu|F_pc [8] ) + ( GND ) + ( \plat|cpu|cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~21_sumout ),
	.cout(\plat|cpu|cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~21 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N27
cyclonev_lcell_comb \plat|cpu|cpu|Add0~17 (
// Equation(s):
// \plat|cpu|cpu|Add0~17_sumout  = SUM(( \plat|cpu|cpu|F_pc[9]~DUPLICATE_q  ) + ( GND ) + ( \plat|cpu|cpu|Add0~22  ))
// \plat|cpu|cpu|Add0~18  = CARRY(( \plat|cpu|cpu|F_pc[9]~DUPLICATE_q  ) + ( GND ) + ( \plat|cpu|cpu|Add0~22  ))

	.dataa(!\plat|cpu|cpu|F_pc[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~17_sumout ),
	.cout(\plat|cpu|cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~17 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \plat|cpu|cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N26
dffeas \plat|cpu|cpu|R_dst_regnum[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_dst_regnum[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N48
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = ( \plat|cpu|cpu|D_iw [12] & ( \plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [13] & 
// !\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ))) ) ) ) # ( !\plat|cpu|cpu|D_iw [12] & ( \plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [13] & 
// !\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ))) ) ) ) # ( !\plat|cpu|cpu|D_iw [12] & ( !\plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [13])) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [13]),
	.datad(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [12]),
	.dataf(!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 64'h0202000002000200;
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N57
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~9 (
// Equation(s):
// \plat|cpu|cpu|Equal0~9_combout  = ( !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [1] & ( (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [2]),
	.datae(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~9 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~9 .lut_mask = 64'h8000000000000000;
defparam \plat|cpu|cpu|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_f7m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF0038000380003800200100401004010040100401004010040100401005008021049C00841030067FE0380E0380601804000002D807FC08601805014050C0B02980041FF1F30";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = "040118E011C7FC08631800000B6018002C7CC0100463804717E0218C6800000600A9A00000001F30040118E011C5F8086318100001806A08800000203A9A0060000001FFE007DE018160180000080000AC05004018860400A21800307F10180601FF60C03E0108421080000CE00088010050D43A519450C7F402081FC10E00088010050D43A519450C00402081FC100287F400000A00A600100532007180001FFE0180601000A1000A94340028501000A9406002A509805054202542405004002A40D004002800542401425040950903401000A9014018040D004002A40900602000A1428220060180420287FD42E014150D0050D421FD4100D0300400505010";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = "04025040340400005414040000C0240400004034040000C0240400004004040000C0340400E0180601415000A50580001FF50D0150B80501431FD4240142405004002A500034040100940404010014000D01000035010100003009010000100D01000030090100001001010000300D0100380601805014102540600007FD4240543E0141E0180601414002A501000A14150900509421FD4100D0300400505010047D00D0100000505010007D009010007F00D010007D00901000005040040400004034040000540021410014240D807FD4240D004002AE01405087F505005054000903000005000340400004024040000C00404000040340400E018060140500";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = "0950180001FF5050150B8050141401415047F5000340C0100140404010094000D01000015010100003009010000100D01000030090100001001010000300D0100380601805014302540600007FD4140541E01435047F50C02408001F403404001FC02404001F400404000054300D0100001001015047F0240A5F9004010160400404005000068000E00081E1001FC18851025047C4018CE0181601809F8107F1004000842281850000200100010601807FE806058060D8360982605816018060D836098260581A018060580606FF4040ABFEFF6040302E014068004181BFD806018360D8260981605800518060D836098260581601FE00000000000008028000";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N36
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~11 (
// Equation(s):
// \plat|cpu|cpu|F_iw~11_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [19] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [19] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~11 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~11 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N38
dffeas \plat|cpu|cpu|D_iw[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N10
dffeas \plat|cpu|cpu|D_iw[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N24
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  = ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [1] & ((!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ) # (\plat|cpu|cpu|D_iw 
// [2])))) # (\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [2] & (\plat|cpu|cpu|D_iw [1]))) ) ) ) # ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  $ (\plat|cpu|cpu|D_iw [1]) ) 
// ) ) # ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  $ (\plat|cpu|cpu|D_iw [1]) ) ) ) # ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( 
// (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [1] & ((!\plat|cpu|cpu|D_iw [2]) # (!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q )))) # (\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & (((!\plat|cpu|cpu|D_iw [2] & !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q )) # 
// (\plat|cpu|cpu|D_iw [1]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [2]),
	.datac(!\plat|cpu|cpu|D_iw [1]),
	.datad(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_b_is_dst~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_b_is_dst~0 .lut_mask = 64'hE585A5A5A5A5A424;
defparam \plat|cpu|cpu|D_ctrl_b_is_dst~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N9
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[2]~6 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[2]~6_combout  = ( \plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw [24] ) ) # ( !\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw [19] ) )

	.dataa(!\plat|cpu|cpu|D_iw [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|D_iw [24]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[2]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[2]~6 .lut_mask = 64'h5555555500FF00FF;
defparam \plat|cpu|cpu|D_dst_regnum[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N45
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[2]~7 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[2]~7_combout  = ( \plat|cpu|cpu|Equal0~9_combout  & ( \plat|cpu|cpu|D_dst_regnum[2]~6_combout  ) ) # ( !\plat|cpu|cpu|Equal0~9_combout  & ( \plat|cpu|cpu|D_dst_regnum[2]~6_combout  ) ) # ( \plat|cpu|cpu|Equal0~9_combout  & ( 
// !\plat|cpu|cpu|D_dst_regnum[2]~6_combout  ) ) # ( !\plat|cpu|cpu|Equal0~9_combout  & ( !\plat|cpu|cpu|D_dst_regnum[2]~6_combout  & ( (!\plat|cpu|cpu|D_ctrl_exception~0_combout ) # ((\plat|cpu|cpu|Equal0~0_combout  & 
// ((\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_exception~0_combout ),
	.datac(!\plat|cpu|cpu|Equal0~0_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datae(!\plat|cpu|cpu|Equal0~9_combout ),
	.dataf(!\plat|cpu|cpu|D_dst_regnum[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[2]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[2]~7 .lut_mask = 64'hCDCFFFFFFFFFFFFF;
defparam \plat|cpu|cpu|D_dst_regnum[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N47
dffeas \plat|cpu|cpu|R_dst_regnum[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_dst_regnum[2]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N54
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~10 (
// Equation(s):
// \plat|cpu|cpu|F_iw~10_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [20] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [20] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~10 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~10 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N56
dffeas \plat|cpu|cpu|D_iw[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N41
dffeas \plat|cpu|cpu|D_iw[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N39
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[3]~8 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[3]~8_combout  = ( \plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw [25] ) ) # ( !\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw [20] ) )

	.dataa(!\plat|cpu|cpu|D_iw [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|D_iw [25]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[3]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[3]~8 .lut_mask = 64'h5555555500FF00FF;
defparam \plat|cpu|cpu|D_dst_regnum[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N21
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[3]~9 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[3]~9_combout  = ( \plat|cpu|cpu|D_dst_regnum[3]~8_combout  & ( \plat|cpu|cpu|Equal0~9_combout  ) ) # ( !\plat|cpu|cpu|D_dst_regnum[3]~8_combout  & ( \plat|cpu|cpu|Equal0~9_combout  ) ) # ( \plat|cpu|cpu|D_dst_regnum[3]~8_combout 
//  & ( !\plat|cpu|cpu|Equal0~9_combout  ) ) # ( !\plat|cpu|cpu|D_dst_regnum[3]~8_combout  & ( !\plat|cpu|cpu|Equal0~9_combout  & ( (!\plat|cpu|cpu|D_ctrl_exception~0_combout ) # ((\plat|cpu|cpu|Equal0~0_combout  & 
// ((\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\plat|cpu|cpu|Equal0~0_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_exception~0_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datae(!\plat|cpu|cpu|D_dst_regnum[3]~8_combout ),
	.dataf(!\plat|cpu|cpu|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[3]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[3]~9 .lut_mask = 64'hF1F3FFFFFFFFFFFF;
defparam \plat|cpu|cpu|D_dst_regnum[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N23
dffeas \plat|cpu|cpu|R_dst_regnum[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_dst_regnum[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N51
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~12 (
// Equation(s):
// \plat|cpu|cpu|F_iw~12_combout  = ( \plat|cpu|cpu|intr_req~combout  & ( \plat|rom|the_altsyncram|auto_generated|q_a [21] ) ) # ( !\plat|cpu|cpu|intr_req~combout  & ( \plat|rom|the_altsyncram|auto_generated|q_a [21] ) ) # ( \plat|cpu|cpu|intr_req~combout  & 
// ( !\plat|rom|the_altsyncram|auto_generated|q_a [21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|intr_req~combout ),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~12 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~12 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N52
dffeas \plat|cpu|cpu|D_iw[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N58
dffeas \plat|cpu|cpu|D_iw[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N57
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[4]~4 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[4]~4_combout  = ( \plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw [26] ) ) # ( !\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw [21] ) )

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|D_iw [26]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[4]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[4]~4 .lut_mask = 64'h5555555500FF00FF;
defparam \plat|cpu|cpu|D_dst_regnum[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N18
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[4]~5 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[4]~5_combout  = ( \plat|cpu|cpu|D_dst_regnum[4]~4_combout  & ( \plat|cpu|cpu|Equal0~9_combout  ) ) # ( !\plat|cpu|cpu|D_dst_regnum[4]~4_combout  & ( \plat|cpu|cpu|Equal0~9_combout  ) ) # ( \plat|cpu|cpu|D_dst_regnum[4]~4_combout 
//  & ( !\plat|cpu|cpu|Equal0~9_combout  ) ) # ( !\plat|cpu|cpu|D_dst_regnum[4]~4_combout  & ( !\plat|cpu|cpu|Equal0~9_combout  & ( (!\plat|cpu|cpu|D_ctrl_exception~0_combout ) # ((\plat|cpu|cpu|Equal0~0_combout  & 
// ((\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout )))) ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(!\plat|cpu|cpu|Equal0~0_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_exception~0_combout ),
	.datae(!\plat|cpu|cpu|D_dst_regnum[4]~4_combout ),
	.dataf(!\plat|cpu|cpu|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[4]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[4]~5 .lut_mask = 64'hFF13FFFFFFFFFFFF;
defparam \plat|cpu|cpu|D_dst_regnum[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N20
dffeas \plat|cpu|cpu|R_dst_regnum[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_dst_regnum[4]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N16
dffeas \plat|cpu|cpu|D_iw[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N10
dffeas \plat|cpu|cpu|D_iw[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N28
dffeas \plat|cpu|cpu|D_iw[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \plat|rom|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout }),
	.portaaddr({\plat|cpu|cpu|F_pc [9],\plat|cpu|cpu|F_pc [8],\plat|cpu|cpu|F_pc [7],\plat|cpu|cpu|F_pc [6],\plat|cpu|cpu|F_pc [5],\plat|cpu|cpu|F_pc [4],\plat|cpu|cpu|F_pc [3],\plat|cpu|cpu|F_pc [2],\plat|cpu|cpu|F_pc [1],\plat|cpu|cpu|F_pc [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|rom|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .init_file = "platform_ROM.hex";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "platform:plat|platform_ROM:rom|altsyncram:the_altsyncram|altsyncram_f7m1:auto_generated|ALTSYNCRAM";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 1023;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 1024;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 10;
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000300003000030000000000000000000000000000000000000000000000000000000000000000000C0300C0300C03000000000300C0000C0300C0300C0000003000030000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "0000000000000000000000000000C030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000300C0000C0300C03008000000000000000000000000000008000000300C030000000C00000000000000C000000000C030000000C00000000000000C000000000C030000000C00000000000000000000000000000C0000000000030000300C0300C0000000000030000000C00000030000000C0000C030000300000000000000000000000030000300C0000C00000000000000000000000000000000000000000300000000030000000C0300C0300C0000C0300003000000000000C000";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "000000C000000000003000000000000000000000000000000000000000000000000000000000C0300C0300C0000C030000300C0000C0300C030000300003000000000000C0000000000030000000003000000000000C00000000000000000000000000000000000000000000000000000000300C0300C030000300C0000C030000300C0300C0300C030000000C000000300C0000C0300003000000000000C0000000000000000000C000000000000000000000000000000000000000C000000000000000000000300003000030000300C03000000000000C0300C0000C0000C03000000000000C000000000000000000000000000000000000000C0300C0300C";
defparam \plat|rom|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "0000C030000300C0000C0300C030000300C0000C0000000000030000000003000000000000C00000000000000000000000000000000000000000000000000000000300C0300C030000300C0000C030000300C0300C0000C00000000000000000000000000000000000000000300000000000000000C00000000000000000000000000000C0000C0000C0000000000000000000C000000000C0300C030000000000000020000000000000020000000C0300C0300C0300C0300C0300C0300C0300C0300C0300C030000300C0300C030000000C0300C0000000000000000300C0300C0300C0300C0300C030000300C0300C0300C0300C0300000000000000000000";
// synopsys translate_on

// Location: FF_X77_Y11_N52
dffeas \plat|cpu|cpu|D_iw[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N27
cyclonev_lcell_comb \plat|cpu|cpu|D_iw[31]~feeder (
// Equation(s):
// \plat|cpu|cpu|D_iw[31]~feeder_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_iw[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[31]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|D_iw[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|D_iw[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N28
dffeas \plat|cpu|cpu|D_iw[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_iw[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N36
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~5 (
// Equation(s):
// \plat|cpu|cpu|Equal0~5_combout  = ( !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [2] & ( (\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [1] & !\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [1]),
	.datad(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~5 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~5 .lut_mask = 64'h1000000000000000;
defparam \plat|cpu|cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N12
cyclonev_lcell_comb \plat|cpu|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|R_ctrl_br_nxt~0_combout  = ( !\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [2] & ( (\plat|cpu|cpu|D_iw [1] & ((!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ) # ((!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ) # (!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [1]),
	.datad(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_br_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|R_ctrl_br_nxt~0 .lut_mask = 64'h000000000F0E0000;
defparam \plat|cpu|cpu|R_ctrl_br_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N24
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~2 (
// Equation(s):
// \plat|cpu|cpu|Equal0~2_combout  = ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [1] & !\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [2]),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [1]),
	.datad(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~2 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~2 .lut_mask = 64'h0000800000000000;
defparam \plat|cpu|cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N27
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~6 (
// Equation(s):
// \plat|cpu|cpu|Equal0~6_combout  = ( \plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [1]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [2]),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [1]),
	.datae(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~6 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~6 .lut_mask = 64'h0000800000000000;
defparam \plat|cpu|cpu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N30
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~8 (
// Equation(s):
// \plat|cpu|cpu|Equal0~8_combout  = ( !\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [1] & !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [2]),
	.datab(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [1]),
	.datad(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~8 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~8 .lut_mask = 64'h0000000080000000;
defparam \plat|cpu|cpu|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N42
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_br_cmp~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_br_cmp~1_combout  = ( !\plat|cpu|cpu|Equal0~6_combout  & ( !\plat|cpu|cpu|Equal0~8_combout  & ( (!\plat|cpu|cpu|Equal0~5_combout  & (!\plat|cpu|cpu|R_ctrl_br_nxt~0_combout  & !\plat|cpu|cpu|Equal0~2_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|Equal0~5_combout ),
	.datab(!\plat|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.datac(!\plat|cpu|cpu|Equal0~2_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|Equal0~6_combout ),
	.dataf(!\plat|cpu|cpu|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_br_cmp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_br_cmp~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_br_cmp~1 .lut_mask = 64'h8080000000000000;
defparam \plat|cpu|cpu|D_ctrl_br_cmp~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N21
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~7 (
// Equation(s):
// \plat|cpu|cpu|Equal0~7_combout  = ( \plat|cpu|cpu|D_iw [4] & ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [1] & (\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [1]),
	.datab(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [2]),
	.datae(!\plat|cpu|cpu|D_iw [4]),
	.dataf(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~7 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~7 .lut_mask = 64'h0000200000000000;
defparam \plat|cpu|cpu|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N18
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~1 (
// Equation(s):
// \plat|cpu|cpu|Equal0~1_combout  = ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [1] & (\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [2] & !\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [1]),
	.datab(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [2]),
	.datad(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~1 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~1 .lut_mask = 64'h0000200000000000;
defparam \plat|cpu|cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N21
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_alu_force_xor~3 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout  = ( \plat|cpu|cpu|D_iw [16] & ( !\plat|cpu|cpu|D_iw [12] & ( (!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [13])) ) ) ) # ( !\plat|cpu|cpu|D_iw [16] & ( 
// !\plat|cpu|cpu|D_iw [12] & ( (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [13])) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [13]),
	.datae(!\plat|cpu|cpu|D_iw [16]),
	.dataf(!\plat|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~3 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~3 .lut_mask = 64'h4400C00000000000;
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N0
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~5 (
// Equation(s):
// \plat|cpu|cpu|Equal62~5_combout  = ( !\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [12] & (\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [11] & !\plat|cpu|cpu|D_iw [13]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [12]),
	.datab(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [11]),
	.datad(!\plat|cpu|cpu|D_iw [13]),
	.datae(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~5 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~5 .lut_mask = 64'h0000000020000000;
defparam \plat|cpu|cpu|Equal62~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N51
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~4 (
// Equation(s):
// \plat|cpu|cpu|Equal62~4_combout  = ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [11] & (!\plat|cpu|cpu|D_iw [13] & (!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [12]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [11]),
	.datab(!\plat|cpu|cpu|D_iw [13]),
	.datac(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [12]),
	.datae(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~4 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~4 .lut_mask = 64'h0000800000000000;
defparam \plat|cpu|cpu|Equal62~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N15
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_br_cmp~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_br_cmp~0_combout  = ( \plat|cpu|cpu|Equal62~4_combout  & ( \plat|cpu|cpu|Equal0~0_combout  ) ) # ( !\plat|cpu|cpu|Equal62~4_combout  & ( (\plat|cpu|cpu|Equal0~0_combout  & ((\plat|cpu|cpu|Equal62~5_combout ) # 
// (\plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout ))) ) )

	.dataa(!\plat|cpu|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout ),
	.datad(!\plat|cpu|cpu|Equal62~5_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal62~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_br_cmp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_br_cmp~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_br_cmp~0 .lut_mask = 64'h0555055555555555;
defparam \plat|cpu|cpu|D_ctrl_br_cmp~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N33
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_br_cmp~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_br_cmp~2_combout  = ( \plat|cpu|cpu|D_ctrl_br_cmp~0_combout  ) # ( !\plat|cpu|cpu|D_ctrl_br_cmp~0_combout  & ( (!\plat|cpu|cpu|D_ctrl_br_cmp~1_combout ) # ((\plat|cpu|cpu|Equal0~1_combout ) # (\plat|cpu|cpu|Equal0~7_combout )) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_br_cmp~1_combout ),
	.datab(!\plat|cpu|cpu|Equal0~7_combout ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_br_cmp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_br_cmp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_br_cmp~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_br_cmp~2 .lut_mask = 64'hBBFFBBFFFFFFFFFF;
defparam \plat|cpu|cpu|D_ctrl_br_cmp~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N34
dffeas \plat|cpu|cpu|R_ctrl_br_cmp (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_br_cmp~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N9
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_logic~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_logic~0_combout  = ( \plat|cpu|cpu|Equal0~0_combout  & ( (\plat|cpu|cpu|D_iw [12] & (\plat|cpu|cpu|D_iw [13] & (!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [11]))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [12]),
	.datab(!\plat|cpu|cpu|D_iw [13]),
	.datac(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [11]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_logic~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_logic~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_logic~0 .lut_mask = 64'h0000000010001000;
defparam \plat|cpu|cpu|D_ctrl_logic~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N0
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_logic~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_logic~1_combout  = ( \plat|cpu|cpu|D_iw [1] & ( \plat|cpu|cpu|D_ctrl_logic~0_combout  ) ) # ( !\plat|cpu|cpu|D_iw [1] & ( \plat|cpu|cpu|D_ctrl_logic~0_combout  ) ) # ( !\plat|cpu|cpu|D_iw [1] & ( !\plat|cpu|cpu|D_ctrl_logic~0_combout  
// & ( (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [2] & ((\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ) # (\plat|cpu|cpu|D_iw[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [2]),
	.datae(!\plat|cpu|cpu|D_iw [1]),
	.dataf(!\plat|cpu|cpu|D_ctrl_logic~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_logic~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_logic~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_logic~1 .lut_mask = 64'h00700000FFFFFFFF;
defparam \plat|cpu|cpu|D_ctrl_logic~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N1
dffeas \plat|cpu|cpu|R_ctrl_logic (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_logic~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N18
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_shift_rot~1_combout  = ( \plat|cpu|cpu|D_iw [11] & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [13] & (\plat|cpu|cpu|D_iw [12] & ((!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ) # (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q )))) ) ) 
// ) # ( !\plat|cpu|cpu|D_iw [11] & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [13] & (\plat|cpu|cpu|D_iw [12] & ((!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ) # (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q )))) ) ) ) # ( \plat|cpu|cpu|D_iw [11] & ( 
// !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [13] & (!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [12])) ) ) ) # ( !\plat|cpu|cpu|D_iw [11] & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [13] & 
// (!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [12]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [13]),
	.datab(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [12]),
	.datae(!\plat|cpu|cpu|D_iw [11]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_shift_rot~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_shift_rot~1 .lut_mask = 64'h00800088008A008A;
defparam \plat|cpu|cpu|D_ctrl_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N42
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_shift_rot~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_shift_rot~2_combout  = ( \plat|cpu|cpu|Equal0~0_combout  & ( \plat|cpu|cpu|D_ctrl_shift_rot~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_ctrl_shift_rot~1_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_shift_rot~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_shift_rot~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_shift_rot~2 .lut_mask = 64'h00000F0F00000F0F;
defparam \plat|cpu|cpu|D_ctrl_shift_rot~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N43
dffeas \plat|cpu|cpu|R_ctrl_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_shift_rot~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N57
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_shift_rot_right~0_combout  = ( \plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [12] & ((!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ) # (\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ))) ) ) # ( !\plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & ( 
// (\plat|cpu|cpu|D_iw [12] & \plat|cpu|cpu|D_iw[15]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|D_iw [12]),
	.datac(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_shift_rot_right~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_shift_rot_right~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 64'h0033003330333033;
defparam \plat|cpu|cpu|D_ctrl_shift_rot_right~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N54
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_shift_rot_right~1_combout  = ( \plat|cpu|cpu|Equal0~0_combout  & ( (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [13] & \plat|cpu|cpu|D_ctrl_shift_rot_right~0_combout )) ) )

	.dataa(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw [13]),
	.datad(!\plat|cpu|cpu|D_ctrl_shift_rot_right~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_shift_rot_right~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_shift_rot_right~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 64'h0000000000500050;
defparam \plat|cpu|cpu|D_ctrl_shift_rot_right~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N55
dffeas \plat|cpu|cpu|R_ctrl_shift_rot_right (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N27
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~1 (
// Equation(s):
// \plat|cpu|cpu|Equal62~1_combout  = ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [11] & ( (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [12] & !\plat|cpu|cpu|D_iw [13]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [12]),
	.datad(!\plat|cpu|cpu|D_iw [13]),
	.datae(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~1 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~1 .lut_mask = 64'h0000000004000000;
defparam \plat|cpu|cpu|Equal62~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N33
cyclonev_lcell_comb \plat|cpu|cpu|R_ctrl_rot_right_nxt (
// Equation(s):
// \plat|cpu|cpu|R_ctrl_rot_right_nxt~combout  = (\plat|cpu|cpu|Equal62~1_combout  & \plat|cpu|cpu|Equal0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Equal62~1_combout ),
	.datad(!\plat|cpu|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_ctrl_rot_right_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_rot_right_nxt .extended_lut = "off";
defparam \plat|cpu|cpu|R_ctrl_rot_right_nxt .lut_mask = 64'h000F000F000F000F;
defparam \plat|cpu|cpu|R_ctrl_rot_right_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N35
dffeas \plat|cpu|cpu|R_ctrl_rot_right (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_ctrl_rot_right_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N17
dffeas \plat|cpu|cpu|D_iw[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N42
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~3 (
// Equation(s):
// \plat|cpu|cpu|Equal62~3_combout  = ( \plat|cpu|cpu|D_iw [12] & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [11] & (!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [13]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [11]),
	.datab(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [13]),
	.datae(!\plat|cpu|cpu|D_iw [12]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~3 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~3 .lut_mask = 64'h0000000800000000;
defparam \plat|cpu|cpu|Equal62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N6
cyclonev_lcell_comb \plat|cpu|cpu|D_op_rdctl (
// Equation(s):
// \plat|cpu|cpu|D_op_rdctl~combout  = ( \plat|cpu|cpu|Equal0~0_combout  & ( \plat|cpu|cpu|Equal62~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|Equal0~0_combout ),
	.dataf(!\plat|cpu|cpu|Equal62~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_op_rdctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_op_rdctl .extended_lut = "off";
defparam \plat|cpu|cpu|D_op_rdctl .lut_mask = 64'h000000000000FFFF;
defparam \plat|cpu|cpu|D_op_rdctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N7
dffeas \plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y15_N17
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N30
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[6]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[6]~feeder_combout  = ( \plat|cpu|cpu|D_iw [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[6]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N1
dffeas \plat|cpu|cpu|D_iw[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N4
dffeas \plat|cpu|cpu|D_iw[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_iw[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result~1 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result~1_combout  = ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \plat|cpu|cpu|R_ctrl_br_cmp~q  ) ) # ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \plat|cpu|cpu|R_ctrl_br_cmp~q  ) ) # ( 
// \plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( !\plat|cpu|cpu|R_ctrl_br_cmp~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result~1 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|cpu|cpu|E_alu_result~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N58
dffeas \plat|cpu|cpu|W_alu_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N38
dffeas \plat|cpu|cpu|d_writedata[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N52
dffeas \plat|cpu|cpu|E_shift_rot_result[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[11]~4_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N42
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_alu_force_xor~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_alu_force_xor~1_combout  = ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [2] $ (\plat|cpu|cpu|D_iw 
// [1])))) ) ) ) # ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [2] $ (\plat|cpu|cpu|D_iw [1]))) ) ) ) # ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( 
// !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & ((!\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw [1] & \plat|cpu|cpu|D_iw[5]~DUPLICATE_q )) # (\plat|cpu|cpu|D_iw [2] & (\plat|cpu|cpu|D_iw [1])))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [2]),
	.datac(!\plat|cpu|cpu|D_iw [1]),
	.datad(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_alu_force_xor~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~1 .lut_mask = 64'h0282828200008200;
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N54
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_alu_force_xor~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_alu_force_xor~0_combout  = ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & ((!\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw [1] $ 
// (\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ))) # (\plat|cpu|cpu|D_iw [2] & (\plat|cpu|cpu|D_iw [1] & !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q )))) ) ) ) # ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( 
// (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [2] $ (\plat|cpu|cpu|D_iw [1]))) ) ) ) # ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & ((!\plat|cpu|cpu|D_iw [2] & 
// (!\plat|cpu|cpu|D_iw [1] & \plat|cpu|cpu|D_iw[5]~DUPLICATE_q )) # (\plat|cpu|cpu|D_iw [2] & (\plat|cpu|cpu|D_iw [1])))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [2]),
	.datac(!\plat|cpu|cpu|D_iw [1]),
	.datad(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_alu_force_xor~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~0 .lut_mask = 64'h0282828200008208;
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N51
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_alu_force_xor~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_alu_force_xor~2_combout  = ( \plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout  & ( \plat|cpu|cpu|D_ctrl_alu_force_xor~0_combout  ) ) # ( !\plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout  & ( \plat|cpu|cpu|D_ctrl_alu_force_xor~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_ctrl_alu_force_xor~1_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_alu_force_xor~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_alu_force_xor~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_alu_force_xor~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \plat|cpu|cpu|D_ctrl_alu_force_xor~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N24
cyclonev_lcell_comb \plat|cpu|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \plat|cpu|cpu|D_logic_op_raw[1]~0_combout  = ( \plat|cpu|cpu|Equal0~0_combout  & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  ) ) # ( !\plat|cpu|cpu|Equal0~0_combout  & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  ) ) ) # ( 
// !\plat|cpu|cpu|Equal0~0_combout  & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|Equal0~0_combout ),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_logic_op_raw[1]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_logic_op_raw[1]~0 .lut_mask = 64'h333300003333FFFF;
defparam \plat|cpu|cpu|D_logic_op_raw[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N15
cyclonev_lcell_comb \plat|cpu|cpu|D_logic_op[1]~0 (
// Equation(s):
// \plat|cpu|cpu|D_logic_op[1]~0_combout  = ( \plat|cpu|cpu|D_logic_op_raw[1]~0_combout  ) # ( !\plat|cpu|cpu|D_logic_op_raw[1]~0_combout  & ( \plat|cpu|cpu|D_ctrl_alu_force_xor~2_combout  ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_logic_op[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_logic_op[1]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_logic_op[1]~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|cpu|cpu|D_logic_op[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N16
dffeas \plat|cpu|cpu|R_logic_op[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_logic_op[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_logic_op[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N6
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~9 (
// Equation(s):
// \plat|cpu|cpu|F_iw~9_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [17] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [17] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~9 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~9 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N7
dffeas \plat|cpu|cpu|D_iw[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[17]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y14_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[11]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[11]~feeder_combout  = \plat|cpu|cpu|D_iw[17]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[11]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu|cpu|E_src2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N47
dffeas \plat|cpu|cpu|W_alu_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|E_alu_result[7]~12_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N56
dffeas \plat|cpu|cpu|W_alu_result[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[11]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[11]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N42
cyclonev_lcell_comb \plat|cpu|cpu|D_iw[9]~feeder (
// Equation(s):
// \plat|cpu|cpu|D_iw[9]~feeder_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_iw[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[9]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|D_iw[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|D_iw[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N43
dffeas \plat|cpu|cpu|D_iw[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_iw[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N9
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[8]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[8]~feeder_combout  = ( \plat|cpu|cpu|D_iw [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[8]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N3
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  = ( \plat|cpu|cpu|d_read~q  & ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_aligning_data_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|cpu|cpu|av_ld_aligning_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N6
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1 (
// Equation(s):
// \plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout  = ( !\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & ( !\plat|cpu|cpu|av_ld_align_cycle [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|av_ld_align_cycle [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N8
dffeas \plat|cpu|cpu|av_ld_align_cycle[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_align_cycle_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N44
dffeas \plat|cpu|cpu|D_iw[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N39
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_mem32~0_combout  = ( \plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [3]) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw [3]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw [2]),
	.dataf(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_mem32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_mem32~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_mem32~0 .lut_mask = 64'h0000000000005050;
defparam \plat|cpu|cpu|D_ctrl_mem32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N8
dffeas \plat|cpu|cpu|av_ld_align_cycle[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N6
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout  = ( \plat|cpu|cpu|av_ld_align_cycle [1] & ( !\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & ( !\plat|cpu|cpu|av_ld_align_cycle [0] ) ) ) # ( !\plat|cpu|cpu|av_ld_align_cycle [1] & ( 
// !\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & ( \plat|cpu|cpu|av_ld_align_cycle [0] ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|av_ld_align_cycle [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|av_ld_align_cycle [1]),
	.dataf(!\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0 .lut_mask = 64'h3333CCCC00000000;
defparam \plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N7
dffeas \plat|cpu|cpu|av_ld_align_cycle[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_align_cycle_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_align_cycle[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_align_cycle[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_align_cycle[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N9
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_mem16~0_combout  = ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [0] & ((\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ) # (\plat|cpu|cpu|D_iw [2]))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [2]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_mem16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_mem16~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_mem16~0 .lut_mask = 64'h00000000005F005F;
defparam \plat|cpu|cpu|D_ctrl_mem16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N36
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_mem16~1_combout  = ( \plat|cpu|cpu|D_ctrl_mem16~0_combout  & ( !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_mem16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_mem16~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_mem16~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \plat|cpu|cpu|D_ctrl_mem16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N21
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout  = ( \plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & ( \plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (((!\plat|cpu|cpu|D_ctrl_mem32~0_combout )))) # 
// (\plat|cpu|cpu|av_ld_aligning_data~q  & (((!\plat|cpu|cpu|av_ld_align_cycle[1]~DUPLICATE_q )) # (\plat|cpu|cpu|av_ld_align_cycle [0]))) ) ) ) # ( !\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & ( \plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( 
// (\plat|cpu|cpu|av_ld_aligning_data~q  & ((!\plat|cpu|cpu|av_ld_align_cycle[1]~DUPLICATE_q ) # (\plat|cpu|cpu|av_ld_align_cycle [0]))) ) ) ) # ( \plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & ( !\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (((!\plat|cpu|cpu|D_ctrl_mem32~0_combout )))) # (\plat|cpu|cpu|av_ld_aligning_data~q  & ((!\plat|cpu|cpu|av_ld_align_cycle [0]) # ((!\plat|cpu|cpu|av_ld_align_cycle[1]~DUPLICATE_q )))) ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & ( !\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & ((!\plat|cpu|cpu|av_ld_align_cycle [0]) # (!\plat|cpu|cpu|av_ld_align_cycle[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|cpu|cpu|av_ld_align_cycle [0]),
	.datac(!\plat|cpu|cpu|D_ctrl_mem32~0_combout ),
	.datad(!\plat|cpu|cpu|av_ld_align_cycle[1]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.dataf(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_aligning_data_nxt~1 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 64'h5544F5E45511F5B1;
defparam \plat|cpu|cpu|av_ld_aligning_data_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N20
dffeas \plat|cpu|cpu|av_ld_aligning_data (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N48
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_ld_signed~0_combout  = ( \plat|cpu|cpu|D_iw [2] & ( (\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [1] & ((!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ) # (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [1]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_ld_signed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_ld_signed~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_ld_signed~0 .lut_mask = 64'h00000000000E000E;
defparam \plat|cpu|cpu|D_ctrl_ld_signed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N49
dffeas \plat|cpu|cpu|R_ctrl_ld_signed (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_ld_signed~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N1
dffeas \plat|cpu|cpu|W_alu_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N37
dffeas \plat|cpu|cpu|D_iw[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[19]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N12
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[13]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[13]~feeder_combout  = ( \plat|cpu|cpu|D_iw[19]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[13]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N21
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[13]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[13]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[13]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N39
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_mem8~0_combout  = ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [0] & ((\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ) # (\plat|cpu|cpu|D_iw [2]))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [2]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_mem8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_mem8~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_mem8~0 .lut_mask = 64'h005F005F00000000;
defparam \plat|cpu|cpu|D_ctrl_mem8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N0
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_mem8~1_combout  = ( \plat|cpu|cpu|D_ctrl_mem8~0_combout  & ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  ) ) # ( !\plat|cpu|cpu|D_ctrl_mem8~0_combout  & ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  ) ) # ( !\plat|cpu|cpu|D_ctrl_mem8~0_combout  & ( 
// !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_ctrl_mem8~0_combout ),
	.dataf(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_mem8~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_mem8~1 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \plat|cpu|cpu|D_ctrl_mem8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N23
dffeas \plat|cpu|cpu|d_writedata[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[13]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N35
dffeas \plat|cpu|cpu|D_iw[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N21
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[12]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[12]~feeder_combout  = ( \plat|cpu|cpu|D_iw [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[12]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[15]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[15]~feeder_combout  = \plat|cpu|cpu|D_iw [21]

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[15]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|cpu|cpu|E_src2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N54
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_use_imm~1 (
// Equation(s):
// \plat|cpu|cpu|R_src2_use_imm~1_combout  = ( !\plat|cpu|cpu|D_iw [14] & ( (\plat|cpu|cpu|D_iw [12] & (!\plat|cpu|cpu|D_iw [13] & (!\plat|cpu|cpu|D_iw [16] & (\plat|cpu|cpu|Equal0~0_combout  & !\plat|cpu|cpu|D_iw[11]~DUPLICATE_q )))) ) ) # ( 
// \plat|cpu|cpu|D_iw [14] & ( (\plat|cpu|cpu|D_iw [12] & (!\plat|cpu|cpu|D_iw [13] & (\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu|cpu|Equal0~0_combout  & !\plat|cpu|cpu|D_iw[11]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [12]),
	.datab(!\plat|cpu|cpu|D_iw [13]),
	.datac(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|Equal0~0_combout ),
	.datae(!\plat|cpu|cpu|D_iw [14]),
	.dataf(!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(!\plat|cpu|cpu|D_iw [16]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_use_imm~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_use_imm~1 .extended_lut = "on";
defparam \plat|cpu|cpu|R_src2_use_imm~1 .lut_mask = 64'h0040000400000000;
defparam \plat|cpu|cpu|R_src2_use_imm~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N39
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_use_imm~5 (
// Equation(s):
// \plat|cpu|cpu|R_src2_use_imm~5_combout  = ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [2] & ( (!\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & \plat|cpu|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( 
// !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [2] & ( (!\plat|cpu|cpu|D_iw [1] & \plat|cpu|cpu|D_iw[0]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [1]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_use_imm~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_use_imm~5 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_use_imm~5 .lut_mask = 64'h0000000000AA00A0;
defparam \plat|cpu|cpu|R_src2_use_imm~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N51
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_use_imm~0 (
// Equation(s):
// \plat|cpu|cpu|R_src2_use_imm~0_combout  = ( \plat|cpu|cpu|R_src2_use_imm~5_combout  ) # ( !\plat|cpu|cpu|R_src2_use_imm~5_combout  & ( (((\plat|cpu|cpu|R_valid~q  & \plat|cpu|cpu|R_ctrl_br_nxt~0_combout )) # (\plat|cpu|cpu|R_src2_use_imm~1_combout )) # 
// (\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ) ) )

	.dataa(!\plat|cpu|cpu|R_valid~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datad(!\plat|cpu|cpu|R_src2_use_imm~1_combout ),
	.datae(!\plat|cpu|cpu|R_src2_use_imm~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_use_imm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_use_imm~0 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_use_imm~0 .lut_mask = 64'h1FFFFFFF1FFFFFFF;
defparam \plat|cpu|cpu|R_src2_use_imm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N53
dffeas \plat|cpu|cpu|R_src2_use_imm (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_use_imm~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N50
dffeas \plat|cpu|cpu|D_iw[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N14
dffeas \plat|cpu|cpu|E_shift_rot_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[19]~23_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N11
dffeas \plat|cpu|cpu|W_alu_result[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[4]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N10
dffeas \plat|cpu|cpu|R_logic_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\plat|cpu|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\plat|cpu|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\plat|cpu|cpu|W_rf_wr_data[31]~30_combout ,\plat|cpu|cpu|W_rf_wr_data[30]~29_combout ,\plat|cpu|cpu|W_rf_wr_data[29]~25_combout ,\plat|cpu|cpu|W_rf_wr_data[28]~26_combout ,\plat|cpu|cpu|W_rf_wr_data[27]~27_combout ,
\plat|cpu|cpu|W_rf_wr_data[26]~28_combout ,\plat|cpu|cpu|W_rf_wr_data[25]~21_combout ,\plat|cpu|cpu|W_rf_wr_data[24]~22_combout ,\plat|cpu|cpu|W_rf_wr_data[23]~23_combout ,\plat|cpu|cpu|W_rf_wr_data[22]~24_combout ,\plat|cpu|cpu|W_rf_wr_data[21]~17_combout ,
\plat|cpu|cpu|W_rf_wr_data[20]~18_combout ,\plat|cpu|cpu|W_rf_wr_data[19]~19_combout ,\plat|cpu|cpu|W_rf_wr_data[18]~20_combout ,\plat|cpu|cpu|W_rf_wr_data[17]~14_combout ,\plat|cpu|cpu|W_rf_wr_data[16]~15_combout ,\plat|cpu|cpu|W_rf_wr_data[15]~16_combout ,
\plat|cpu|cpu|W_rf_wr_data[14]~10_combout ,\plat|cpu|cpu|W_rf_wr_data[13]~11_combout ,\plat|cpu|cpu|W_rf_wr_data[12]~12_combout ,\plat|cpu|cpu|W_rf_wr_data[11]~6_combout ,\plat|cpu|cpu|W_rf_wr_data[10]~7_combout ,\plat|cpu|cpu|W_rf_wr_data[9]~9_combout ,
\plat|cpu|cpu|W_rf_wr_data[8]~8_combout ,\plat|cpu|cpu|W_rf_wr_data[7]~13_combout ,\plat|cpu|cpu|W_rf_wr_data[6]~5_combout ,\plat|cpu|cpu|W_rf_wr_data[5]~4_combout ,\plat|cpu|cpu|W_rf_wr_data[4]~3_combout ,\plat|cpu|cpu|W_rf_wr_data[3]~2_combout ,
\plat|cpu|cpu|W_rf_wr_data[2]~1_combout ,\plat|cpu|cpu|W_rf_wr_data[1]~0_combout ,\plat|cpu|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\plat|cpu|cpu|R_dst_regnum [4],\plat|cpu|cpu|R_dst_regnum [3],\plat|cpu|cpu|R_dst_regnum [2],\plat|cpu|cpu|R_dst_regnum [1],\plat|cpu|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\plat|cpu|cpu|D_iw [26],\plat|cpu|cpu|D_iw [25],\plat|cpu|cpu|D_iw [24],\plat|cpu|cpu|D_iw [23],\plat|cpu|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_CPU:cpu|platform_CPU_cpu:cpu|platform_CPU_cpu_register_bank_b_module:platform_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[31]~8 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[31]~8_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) # ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]))) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))) ) ) # ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] & ( (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [31]))) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[31]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[31]~8 .lut_mask = 64'h01230123CDEFCDEF;
defparam \plat|cpu|cpu|E_st_data[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N38
dffeas \plat|cpu|cpu|d_writedata[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[31]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [31],\plat|cpu|cpu|d_writedata [30]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~16 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~16_combout  = ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & ( \plat|ram|the_altsyncram|auto_generated|q_a [31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~16 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~16 .lut_mask = 64'h000000000000FFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N21
cyclonev_lcell_comb \plat|cpu|cpu|E_src1[28]~0 (
// Equation(s):
// \plat|cpu|cpu|E_src1[28]~0_combout  = ( \plat|cpu|cpu|R_src1~0_combout  ) # ( !\plat|cpu|cpu|R_src1~0_combout  & ( \plat|cpu|cpu|R_src1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|R_src1~1_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[28]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_src1[28]~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \plat|cpu|cpu|E_src1[28]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N41
dffeas \plat|cpu|cpu|E_src1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[0]~29 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[0]~29_combout  = ( \plat|cpu|cpu|E_src2 [0] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|E_src1 [0]) # (!\plat|cpu|cpu|R_logic_op [0]))) ) ) # ( !\plat|cpu|cpu|E_src2 [0] & ( 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|E_src1 [0] & !\plat|cpu|cpu|R_logic_op [0])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|cpu|cpu|E_src1 [0])) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [0]),
	.datad(!\plat|cpu|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[0]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[0]~29 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[0]~29 .lut_mask = 64'hA505A505555A555A;
defparam \plat|cpu|cpu|E_logic_result[0]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N51
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[0]~14 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[0]~14_combout  = ( \plat|cpu|cpu|Add2~61_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[0]~29_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [0])))) ) ) # ( !\plat|cpu|cpu|Add2~61_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & ((\plat|cpu|cpu|E_logic_result[0]~29_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [0])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [0]),
	.datad(!\plat|cpu|cpu|E_logic_result[0]~29_combout ),
	.datae(!\plat|cpu|cpu|Add2~61_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[0]~14 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[0]~14 .lut_mask = 64'h05278DAF05278DAF;
defparam \plat|cpu|cpu|E_alu_result[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N52
dffeas \plat|cpu|cpu|W_alu_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[0]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N15
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_rshift8~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_rshift8~0_combout  = ( \plat|cpu|cpu|av_ld_align_cycle [1] & ( (\plat|cpu|cpu|W_alu_result [1] & (\plat|cpu|cpu|W_alu_result [0] & (\plat|cpu|cpu|av_ld_aligning_data~q  & !\plat|cpu|cpu|av_ld_align_cycle [0]))) ) ) # ( 
// !\plat|cpu|cpu|av_ld_align_cycle [1] & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|W_alu_result [0] & !\plat|cpu|cpu|av_ld_align_cycle [0])) # (\plat|cpu|cpu|W_alu_result [1]))) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [1]),
	.datab(!\plat|cpu|cpu|W_alu_result [0]),
	.datac(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|cpu|cpu|av_ld_align_cycle [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_align_cycle [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_rshift8~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_rshift8~0 .lut_mask = 64'h0705070501000100;
defparam \plat|cpu|cpu|av_ld_rshift8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N22
dffeas \plat|cpu|cpu|av_ld_byte3_data[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\plat|cpu|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\plat|cpu|cpu|W_rf_wren~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\plat|cpu|cpu|W_rf_wr_data[31]~30_combout ,\plat|cpu|cpu|W_rf_wr_data[30]~29_combout ,\plat|cpu|cpu|W_rf_wr_data[29]~25_combout ,\plat|cpu|cpu|W_rf_wr_data[28]~26_combout ,\plat|cpu|cpu|W_rf_wr_data[27]~27_combout ,
\plat|cpu|cpu|W_rf_wr_data[26]~28_combout ,\plat|cpu|cpu|W_rf_wr_data[25]~21_combout ,\plat|cpu|cpu|W_rf_wr_data[24]~22_combout ,\plat|cpu|cpu|W_rf_wr_data[23]~23_combout ,\plat|cpu|cpu|W_rf_wr_data[22]~24_combout ,\plat|cpu|cpu|W_rf_wr_data[21]~17_combout ,
\plat|cpu|cpu|W_rf_wr_data[20]~18_combout ,\plat|cpu|cpu|W_rf_wr_data[19]~19_combout ,\plat|cpu|cpu|W_rf_wr_data[18]~20_combout ,\plat|cpu|cpu|W_rf_wr_data[17]~14_combout ,\plat|cpu|cpu|W_rf_wr_data[16]~15_combout ,\plat|cpu|cpu|W_rf_wr_data[15]~16_combout ,
\plat|cpu|cpu|W_rf_wr_data[14]~10_combout ,\plat|cpu|cpu|W_rf_wr_data[13]~11_combout ,\plat|cpu|cpu|W_rf_wr_data[12]~12_combout ,\plat|cpu|cpu|W_rf_wr_data[11]~6_combout ,\plat|cpu|cpu|W_rf_wr_data[10]~7_combout ,\plat|cpu|cpu|W_rf_wr_data[9]~9_combout ,
\plat|cpu|cpu|W_rf_wr_data[8]~8_combout ,\plat|cpu|cpu|W_rf_wr_data[7]~13_combout ,\plat|cpu|cpu|W_rf_wr_data[6]~5_combout ,\plat|cpu|cpu|W_rf_wr_data[5]~4_combout ,\plat|cpu|cpu|W_rf_wr_data[4]~3_combout ,\plat|cpu|cpu|W_rf_wr_data[3]~2_combout ,
\plat|cpu|cpu|W_rf_wr_data[2]~1_combout ,\plat|cpu|cpu|W_rf_wr_data[1]~0_combout ,\plat|cpu|cpu|W_rf_wr_data[0]~31_combout }),
	.portaaddr({\plat|cpu|cpu|R_dst_regnum [4],\plat|cpu|cpu|R_dst_regnum [3],\plat|cpu|cpu|R_dst_regnum [2],\plat|cpu|cpu|R_dst_regnum [1],\plat|cpu|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\plat|cpu|cpu|D_iw [31],\plat|cpu|cpu|D_iw [30],\plat|cpu|cpu|D_iw [29],\plat|cpu|cpu|D_iw [28],\plat|cpu|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_CPU:cpu|platform_CPU_cpu:cpu|platform_CPU_cpu_register_bank_a_module:platform_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X74_Y13_N11
dffeas \plat|cpu|cpu|E_src1[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N12
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_logic~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_logic~2_combout  = ( \plat|cpu|cpu|D_iw [2] & ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q )) ) ) ) # ( \plat|cpu|cpu|D_iw [2] & ( 
// !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [1] & (\plat|cpu|cpu|D_iw [4] & (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [1]),
	.datab(!\plat|cpu|cpu|D_iw [4]),
	.datac(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [2]),
	.dataf(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_logic~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_logic~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_logic~2 .lut_mask = 64'h000020000000A000;
defparam \plat|cpu|cpu|D_ctrl_logic~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N18
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0_combout  = ( \plat|cpu|cpu|D_ctrl_logic~2_combout  ) # ( !\plat|cpu|cpu|D_ctrl_logic~2_combout  & ( ((\plat|cpu|cpu|Equal0~1_combout ) # (\plat|cpu|cpu|R_src2_use_imm~1_combout )) # (\plat|cpu|cpu|Equal0~7_combout 
// ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|Equal0~7_combout ),
	.datac(!\plat|cpu|cpu|R_src2_use_imm~1_combout ),
	.datad(!\plat|cpu|cpu|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_logic~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N20
dffeas \plat|cpu|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_unsigned_lo_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N42
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi~1 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi~1_combout  = ( \plat|cpu|cpu|R_ctrl_unsigned_lo_imm16~q  ) # ( !\plat|cpu|cpu|R_ctrl_unsigned_lo_imm16~q  & ( \plat|cpu|cpu|R_ctrl_force_src2_zero~q  ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi~1 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|cpu|cpu|R_src2_hi~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N27
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[15]~16 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[15]~16_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (!\plat|cpu|cpu|R_src2_hi~1_combout  & (((!\plat|cpu|cpu|R_src2_use_imm~q  & !\plat|cpu|cpu|R_ctrl_hi_imm16~q )) # 
// (\plat|cpu|cpu|D_iw [21]))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] & ( (\plat|cpu|cpu|D_iw [21] & (!\plat|cpu|cpu|R_src2_hi~1_combout  & ((\plat|cpu|cpu|R_ctrl_hi_imm16~q ) # 
// (\plat|cpu|cpu|R_src2_use_imm~q )))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|cpu|cpu|R_src2_hi~1_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[15]~16 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[15]~16 .lut_mask = 64'h15001500D500D500;
defparam \plat|cpu|cpu|R_src2_hi[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N28
dffeas \plat|cpu|cpu|E_src2[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[15]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N21
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[31]~31 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[31]~31_combout  = ( \plat|cpu|cpu|E_src2 [31] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu|cpu|E_src1 [31]))) ) ) # ( !\plat|cpu|cpu|E_src2 [31] & ( 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu|cpu|E_src1 [31])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu|cpu|E_src1 [31]))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_src1 [31]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[31]~31 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[31]~31 .lut_mask = 64'hA055A055555A555A;
defparam \plat|cpu|cpu|E_logic_result[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N9
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~14 (
// Equation(s):
// \plat|cpu|cpu|Equal0~14_combout  = ( \plat|cpu|cpu|D_iw [4] & ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [1]),
	.datab(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [2]),
	.datae(!\plat|cpu|cpu|D_iw [4]),
	.dataf(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~14 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~14 .lut_mask = 64'h0000004000000000;
defparam \plat|cpu|cpu|Equal0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N48
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~2 (
// Equation(s):
// \plat|cpu|cpu|Equal62~2_combout  = ( \plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [11] & (!\plat|cpu|cpu|D_iw [13] & (!\plat|cpu|cpu|D_iw [12] & !\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [11]),
	.datab(!\plat|cpu|cpu|D_iw [13]),
	.datac(!\plat|cpu|cpu|D_iw [12]),
	.datad(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~2 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~2 .lut_mask = 64'h0000800000000000;
defparam \plat|cpu|cpu|Equal62~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N6
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~3 (
// Equation(s):
// \plat|cpu|cpu|Equal0~3_combout  = ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [2] & !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [1]),
	.datab(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [2]),
	.datad(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~3 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~3 .lut_mask = 64'h0000040000000000;
defparam \plat|cpu|cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \plat|cpu|cpu|E_invert_arith_src_msb~0_combout  = ( !\plat|cpu|cpu|Equal0~3_combout  & ( !\plat|cpu|cpu|Equal0~2_combout  & ( (!\plat|cpu|cpu|Equal0~0_combout ) # ((!\plat|cpu|cpu|Equal62~2_combout  & !\plat|cpu|cpu|Equal62~4_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|Equal62~2_combout ),
	.datab(!\plat|cpu|cpu|Equal0~0_combout ),
	.datac(!\plat|cpu|cpu|Equal62~4_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|Equal0~3_combout ),
	.dataf(!\plat|cpu|cpu|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_invert_arith_src_msb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_invert_arith_src_msb~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_invert_arith_src_msb~0 .lut_mask = 64'hECEC000000000000;
defparam \plat|cpu|cpu|E_invert_arith_src_msb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N18
cyclonev_lcell_comb \plat|cpu|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \plat|cpu|cpu|E_invert_arith_src_msb~1_combout  = ( \plat|cpu|cpu|Equal0~8_combout  & ( \plat|cpu|cpu|E_invert_arith_src_msb~0_combout  & ( \plat|cpu|cpu|R_valid~q  ) ) ) # ( !\plat|cpu|cpu|Equal0~8_combout  & ( 
// \plat|cpu|cpu|E_invert_arith_src_msb~0_combout  & ( (\plat|cpu|cpu|R_valid~q  & \plat|cpu|cpu|Equal0~14_combout ) ) ) ) # ( \plat|cpu|cpu|Equal0~8_combout  & ( !\plat|cpu|cpu|E_invert_arith_src_msb~0_combout  & ( \plat|cpu|cpu|R_valid~q  ) ) ) # ( 
// !\plat|cpu|cpu|Equal0~8_combout  & ( !\plat|cpu|cpu|E_invert_arith_src_msb~0_combout  & ( \plat|cpu|cpu|R_valid~q  ) ) )

	.dataa(!\plat|cpu|cpu|R_valid~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Equal0~14_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|Equal0~8_combout ),
	.dataf(!\plat|cpu|cpu|E_invert_arith_src_msb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_invert_arith_src_msb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_invert_arith_src_msb~1 .extended_lut = "off";
defparam \plat|cpu|cpu|E_invert_arith_src_msb~1 .lut_mask = 64'h5555555505055555;
defparam \plat|cpu|cpu|E_invert_arith_src_msb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N19
dffeas \plat|cpu|cpu|E_invert_arith_src_msb (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_invert_arith_src_msb~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N55
dffeas \plat|cpu|cpu|D_iw[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[20]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N15
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[14]~15 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[14]~15_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|D_iw [21]))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw[20]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21] & 
// (\plat|cpu|cpu|R_src2_use_imm~q ))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw[20]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|cpu|cpu|D_iw[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[14]~15 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[14]~15 .lut_mask = 64'h101F101FD0DFD0DF;
defparam \plat|cpu|cpu|R_src2_hi[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N17
dffeas \plat|cpu|cpu|E_src2[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[14]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N14
dffeas \plat|cpu|cpu|E_src1[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N42
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[12]~12 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[12]~12_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|D_iw [21]))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [18])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21] & 
// (\plat|cpu|cpu|R_src2_use_imm~q ))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [18])))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|D_iw [18]),
	.datad(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[12]~12 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[12]~12 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \plat|cpu|cpu|R_src2_hi[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N43
dffeas \plat|cpu|cpu|E_src2[28]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[28]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N45
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[11]~13 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[11]~13_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|D_iw [21]))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw[17]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21] & 
// (\plat|cpu|cpu|R_src2_use_imm~q ))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw[17]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|cpu|cpu|D_iw[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[11]~13 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[11]~13 .lut_mask = 64'h101F101FD0DFD0DF;
defparam \plat|cpu|cpu|R_src2_hi[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N46
dffeas \plat|cpu|cpu|E_src2[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[11]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N59
dffeas \plat|cpu|cpu|E_src1[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N54
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[10]~14 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[10]~14_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|D_iw [21]))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [16])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21] & 
// (\plat|cpu|cpu|R_src2_use_imm~q ))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [16])))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|D_iw [16]),
	.datad(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[10]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[10]~14 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[10]~14 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \plat|cpu|cpu|R_src2_hi[10]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N55
dffeas \plat|cpu|cpu|E_src2[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[10]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N23
dffeas \plat|cpu|cpu|E_src1[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N20
dffeas \plat|cpu|cpu|E_src1[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N47
dffeas \plat|cpu|cpu|D_iw[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N0
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[9]~7 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[9]~7_combout  = ( \plat|cpu|cpu|R_src2_use_imm~q  & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21])) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((\plat|cpu|cpu|D_iw [15]))) ) ) # ( !\plat|cpu|cpu|R_src2_use_imm~q  & ( 
// (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [15])) ) )

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|cpu|cpu|D_iw [15]),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[9]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[9]~7 .lut_mask = 64'h03CF03CF47474747;
defparam \plat|cpu|cpu|R_src2_hi[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N1
dffeas \plat|cpu|cpu|E_src2[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N30
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[8]~8 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[8]~8_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|D_iw [21]))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [14])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21] & 
// (\plat|cpu|cpu|R_src2_use_imm~q ))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [14])))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|D_iw [14]),
	.datad(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[8]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[8]~8 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \plat|cpu|cpu|R_src2_hi[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N32
dffeas \plat|cpu|cpu|E_src2[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N17
dffeas \plat|cpu|cpu|E_src1[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N3
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[6]~10 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[6]~10_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|D_iw [21]))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [12])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21] & 
// (\plat|cpu|cpu|R_src2_use_imm~q ))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw [12])))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datad(!\plat|cpu|cpu|D_iw [12]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[6]~10 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[6]~10 .lut_mask = 64'h04370437C4F7C4F7;
defparam \plat|cpu|cpu|R_src2_hi[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N5
dffeas \plat|cpu|cpu|E_src2[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[6]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N53
dffeas \plat|cpu|cpu|E_src1[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N24
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[5]~3 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[5]~3_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|D_iw [21]))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw[11]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21] & 
// (\plat|cpu|cpu|R_src2_use_imm~q ))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw[11]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[5]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[5]~3 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \plat|cpu|cpu|R_src2_hi[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N25
dffeas \plat|cpu|cpu|E_src2[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N35
dffeas \plat|cpu|cpu|D_iw[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N9
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[4]~4 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[4]~4_combout  = ( \plat|cpu|cpu|D_iw [10] & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] & ( ((!\plat|cpu|cpu|R_src2_use_imm~q ) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q )) # (\plat|cpu|cpu|D_iw 
// [21]) ) ) ) # ( !\plat|cpu|cpu|D_iw [10] & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\plat|cpu|cpu|R_src2_use_imm~q ) # (\plat|cpu|cpu|D_iw [21]))) ) ) ) # ( 
// \plat|cpu|cpu|D_iw [10] & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] & ( ((\plat|cpu|cpu|D_iw [21] & \plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q ) ) ) ) # ( !\plat|cpu|cpu|D_iw [10] & 
// ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] & ( (\plat|cpu|cpu|D_iw [21] & (\plat|cpu|cpu|R_src2_use_imm~q  & !\plat|cpu|cpu|R_ctrl_hi_imm16~q )) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw [10]),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[4]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[4]~4 .lut_mask = 64'h10101F1FD0D0DFDF;
defparam \plat|cpu|cpu|R_src2_hi[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N10
dffeas \plat|cpu|cpu|E_src2[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N49
dffeas \plat|cpu|cpu|E_src1[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[20]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N48
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[3]~5 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[3]~5_combout  = ( \plat|cpu|cpu|R_ctrl_hi_imm16~q  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] & ( \plat|cpu|cpu|D_iw [9] ) ) ) # ( !\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ( 
// \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] & ( (!\plat|cpu|cpu|R_src2_use_imm~q ) # (\plat|cpu|cpu|D_iw [21]) ) ) ) # ( \plat|cpu|cpu|R_ctrl_hi_imm16~q  & ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] & ( \plat|cpu|cpu|D_iw [9] ) ) ) # ( !\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] & ( 
// (\plat|cpu|cpu|R_src2_use_imm~q  & \plat|cpu|cpu|D_iw [21]) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [9]),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|D_iw [21]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[3]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[3]~5 .lut_mask = 64'h03035555CFCF5555;
defparam \plat|cpu|cpu|R_src2_hi[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N49
dffeas \plat|cpu|cpu|E_src2[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[3]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N37
dffeas \plat|cpu|cpu|E_src2[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[17]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N42
cyclonev_lcell_comb \plat|cpu|cpu|E_src1[17]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src1[17]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src1[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[17]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src1[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src1[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N44
dffeas \plat|cpu|cpu|E_src1[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N44
dffeas \plat|cpu|cpu|E_src1[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N12
cyclonev_lcell_comb \plat|cpu|cpu|E_src1[15]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src1[15]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src1[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[15]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src1[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src1[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N13
dffeas \plat|cpu|cpu|E_src1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[14]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[14]~feeder_combout  = \plat|cpu|cpu|D_iw[20]~DUPLICATE_q 

	.dataa(!\plat|cpu|cpu|D_iw[20]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[14]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|cpu|cpu|E_src2[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[5]~0 (
// Equation(s):
// \plat|cpu|cpu|E_src2[5]~0_combout  = ( \plat|cpu|cpu|R_ctrl_src_imm5_shift_rot~q  ) # ( !\plat|cpu|cpu|R_ctrl_src_imm5_shift_rot~q  & ( (\plat|cpu|cpu|R_ctrl_hi_imm16~q ) # (\plat|cpu|cpu|R_ctrl_force_src2_zero~q ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[5]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[5]~0 .lut_mask = 64'h77777777FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N5
dffeas \plat|cpu|cpu|E_src2[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[14]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[5]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N22
dffeas \plat|cpu|cpu|E_src2[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[12]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[5]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N31
dffeas \plat|cpu|cpu|E_src1[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[10]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[10]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N37
dffeas \plat|cpu|cpu|E_src1[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[9]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[7]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[7]~feeder_combout  = \plat|cpu|cpu|D_iw [13]

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|D_iw [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[7]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|cpu|cpu|E_src2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N38
dffeas \plat|cpu|cpu|E_src2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[7]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[5]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N0
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[5]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[5]~feeder_combout  = ( \plat|cpu|cpu|D_iw[11]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[5]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N2
dffeas \plat|cpu|cpu|E_src2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[5]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[5]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N20
dffeas \plat|cpu|cpu|D_iw[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N21
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[4]~14 (
// Equation(s):
// \plat|cpu|cpu|R_src1[4]~14_combout  = ( \plat|cpu|cpu|R_src1~1_combout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((\plat|cpu|cpu|D_iw [8]))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|Add0~49_sumout )) ) ) ) # ( !\plat|cpu|cpu|R_src1~1_combout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|cpu|cpu|R_src1~0_combout ) # 
// (\plat|cpu|cpu|Add0~49_sumout ) ) ) ) # ( \plat|cpu|cpu|R_src1~1_combout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((\plat|cpu|cpu|D_iw [8]))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|Add0~49_sumout )) ) ) ) # ( !\plat|cpu|cpu|R_src1~1_combout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] & ( (\plat|cpu|cpu|Add0~49_sumout  & 
// \plat|cpu|cpu|R_src1~0_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|Add0~49_sumout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw [8]),
	.datad(!\plat|cpu|cpu|R_src1~0_combout ),
	.datae(!\plat|cpu|cpu|R_src1~1_combout ),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[4]~14 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[4]~14 .lut_mask = 64'h00550F55FF550F55;
defparam \plat|cpu|cpu|R_src1[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N22
dffeas \plat|cpu|cpu|E_src1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y14_N34
dffeas \plat|cpu|cpu|E_src1[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N33
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_lo[2]~1 (
// Equation(s):
// \plat|cpu|cpu|R_src2_lo[2]~1_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (!\plat|cpu|cpu|R_ctrl_force_src2_zero~q  & ((\plat|cpu|cpu|D_iw [8]) # 
// (\plat|cpu|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|cpu|cpu|R_src2_lo~0_combout  & (\plat|cpu|cpu|D_iw [8] & (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & 
// !\plat|cpu|cpu|R_ctrl_force_src2_zero~q ))) ) )

	.dataa(!\plat|cpu|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|cpu|cpu|D_iw [8]),
	.datac(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_lo[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_lo[2]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_lo[2]~1 .lut_mask = 64'h2000200070007000;
defparam \plat|cpu|cpu|R_src2_lo[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N35
dffeas \plat|cpu|cpu|E_src2[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_lo[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N3
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[2]~2 (
// Equation(s):
// \plat|cpu|cpu|R_src1[2]~2_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( \plat|cpu|cpu|R_src1~0_combout  & ( \plat|cpu|cpu|Add0~1_sumout  ) ) ) # ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( \plat|cpu|cpu|R_src1~0_combout  & ( \plat|cpu|cpu|Add0~1_sumout  ) ) ) # ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( 
// !\plat|cpu|cpu|R_src1~0_combout  & ( (!\plat|cpu|cpu|R_src1~1_combout ) # (\plat|cpu|cpu|D_iw [6]) ) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] & ( !\plat|cpu|cpu|R_src1~0_combout  & ( 
// (\plat|cpu|cpu|R_src1~1_combout  & \plat|cpu|cpu|D_iw [6]) ) ) )

	.dataa(!\plat|cpu|cpu|Add0~1_sumout ),
	.datab(!\plat|cpu|cpu|R_src1~1_combout ),
	.datac(!\plat|cpu|cpu|D_iw [6]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.dataf(!\plat|cpu|cpu|R_src1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[2]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[2]~2 .lut_mask = 64'h0303CFCF55555555;
defparam \plat|cpu|cpu|R_src1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N23
dffeas \plat|cpu|cpu|E_src1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|R_src1[2]~2_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N45
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_lo[1]~4 (
// Equation(s):
// \plat|cpu|cpu|R_src2_lo[1]~4_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & ( (!\plat|cpu|cpu|R_ctrl_force_src2_zero~q  & (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((\plat|cpu|cpu|R_src2_lo~0_combout ) # 
// (\plat|cpu|cpu|D_iw [7])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] & ( (!\plat|cpu|cpu|R_ctrl_force_src2_zero~q  & (\plat|cpu|cpu|D_iw [7] & (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & 
// !\plat|cpu|cpu|R_src2_lo~0_combout ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datab(!\plat|cpu|cpu|D_iw [7]),
	.datac(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|cpu|cpu|R_src2_lo~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_lo[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_lo[1]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_lo[1]~4 .lut_mask = 64'h2000200020A020A0;
defparam \plat|cpu|cpu|R_src2_lo[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N5
dffeas \plat|cpu|cpu|E_src2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|R_src2_lo[1]~4_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N0
cyclonev_lcell_comb \plat|cpu|cpu|Add2~70 (
// Equation(s):
// \plat|cpu|cpu|Add2~70_cout  = CARRY(( \plat|cpu|cpu|E_alu_sub~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_alu_sub~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\plat|cpu|cpu|Add2~70_cout ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~70 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~70 .lut_mask = 64'h0000000000000F0F;
defparam \plat|cpu|cpu|Add2~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N3
cyclonev_lcell_comb \plat|cpu|cpu|Add2~61 (
// Equation(s):
// \plat|cpu|cpu|Add2~61_sumout  = SUM(( \plat|cpu|cpu|E_src1[0]~DUPLICATE_q  ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [0]) ) + ( \plat|cpu|cpu|Add2~70_cout  ))
// \plat|cpu|cpu|Add2~62  = CARRY(( \plat|cpu|cpu|E_src1[0]~DUPLICATE_q  ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [0]) ) + ( \plat|cpu|cpu|Add2~70_cout  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [0]),
	.datad(!\plat|cpu|cpu|E_src1[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~61_sumout ),
	.cout(\plat|cpu|cpu|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~61 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~61 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu|cpu|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N6
cyclonev_lcell_comb \plat|cpu|cpu|Add2~53 (
// Equation(s):
// \plat|cpu|cpu|Add2~53_sumout  = SUM(( \plat|cpu|cpu|E_src1[1]~DUPLICATE_q  ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [1]) ) + ( \plat|cpu|cpu|Add2~62  ))
// \plat|cpu|cpu|Add2~54  = CARRY(( \plat|cpu|cpu|E_src1[1]~DUPLICATE_q  ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [1]) ) + ( \plat|cpu|cpu|Add2~62  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [1]),
	.datad(!\plat|cpu|cpu|E_src1[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~53_sumout ),
	.cout(\plat|cpu|cpu|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~53 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~53 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu|cpu|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N9
cyclonev_lcell_comb \plat|cpu|cpu|Add2~1 (
// Equation(s):
// \plat|cpu|cpu|Add2~1_sumout  = SUM(( \plat|cpu|cpu|E_src1 [2] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2[2]~DUPLICATE_q ) ) + ( \plat|cpu|cpu|Add2~54  ))
// \plat|cpu|cpu|Add2~2  = CARRY(( \plat|cpu|cpu|E_src1 [2] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2[2]~DUPLICATE_q ) ) + ( \plat|cpu|cpu|Add2~54  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2[2]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_src1 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~1_sumout ),
	.cout(\plat|cpu|cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~1 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~1 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu|cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N12
cyclonev_lcell_comb \plat|cpu|cpu|Add2~5 (
// Equation(s):
// \plat|cpu|cpu|Add2~5_sumout  = SUM(( \plat|cpu|cpu|E_src1[3]~DUPLICATE_q  ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [3]) ) + ( \plat|cpu|cpu|Add2~2  ))
// \plat|cpu|cpu|Add2~6  = CARRY(( \plat|cpu|cpu|E_src1[3]~DUPLICATE_q  ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [3]) ) + ( \plat|cpu|cpu|Add2~2  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [3]),
	.datad(!\plat|cpu|cpu|E_src1[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~5_sumout ),
	.cout(\plat|cpu|cpu|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~5 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~5 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu|cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N15
cyclonev_lcell_comb \plat|cpu|cpu|Add2~49 (
// Equation(s):
// \plat|cpu|cpu|Add2~49_sumout  = SUM(( \plat|cpu|cpu|E_src1 [4] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2[4]~DUPLICATE_q ) ) + ( \plat|cpu|cpu|Add2~6  ))
// \plat|cpu|cpu|Add2~50  = CARRY(( \plat|cpu|cpu|E_src1 [4] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2[4]~DUPLICATE_q ) ) + ( \plat|cpu|cpu|Add2~6  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2[4]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_src1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~49_sumout ),
	.cout(\plat|cpu|cpu|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~49 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~49 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu|cpu|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N18
cyclonev_lcell_comb \plat|cpu|cpu|Add2~9 (
// Equation(s):
// \plat|cpu|cpu|Add2~9_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [5]) ) + ( \plat|cpu|cpu|E_src1 [5] ) + ( \plat|cpu|cpu|Add2~50  ))
// \plat|cpu|cpu|Add2~10  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [5]) ) + ( \plat|cpu|cpu|E_src1 [5] ) + ( \plat|cpu|cpu|Add2~50  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [5]),
	.datad(!\plat|cpu|cpu|E_src2 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~9_sumout ),
	.cout(\plat|cpu|cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~9 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~9 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu|cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N21
cyclonev_lcell_comb \plat|cpu|cpu|Add2~13 (
// Equation(s):
// \plat|cpu|cpu|Add2~13_sumout  = SUM(( \plat|cpu|cpu|E_src1[6]~DUPLICATE_q  ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [6]) ) + ( \plat|cpu|cpu|Add2~10  ))
// \plat|cpu|cpu|Add2~14  = CARRY(( \plat|cpu|cpu|E_src1[6]~DUPLICATE_q  ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [6]) ) + ( \plat|cpu|cpu|Add2~10  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_src1[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [6]),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~13_sumout ),
	.cout(\plat|cpu|cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~13 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~13 .lut_mask = 64'h0000AA55000000FF;
defparam \plat|cpu|cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N24
cyclonev_lcell_comb \plat|cpu|cpu|Add2~45 (
// Equation(s):
// \plat|cpu|cpu|Add2~45_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [7]) ) + ( \plat|cpu|cpu|E_src1 [7] ) + ( \plat|cpu|cpu|Add2~14  ))
// \plat|cpu|cpu|Add2~46  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [7]) ) + ( \plat|cpu|cpu|E_src1 [7] ) + ( \plat|cpu|cpu|Add2~14  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [7]),
	.datad(!\plat|cpu|cpu|E_src2 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~45_sumout ),
	.cout(\plat|cpu|cpu|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~45 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~45 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu|cpu|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N27
cyclonev_lcell_comb \plat|cpu|cpu|Add2~25 (
// Equation(s):
// \plat|cpu|cpu|Add2~25_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [8]) ) + ( \plat|cpu|cpu|E_src1 [8] ) + ( \plat|cpu|cpu|Add2~46  ))
// \plat|cpu|cpu|Add2~26  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [8]) ) + ( \plat|cpu|cpu|E_src1 [8] ) + ( \plat|cpu|cpu|Add2~46  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [8]),
	.datad(!\plat|cpu|cpu|E_src2 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~25_sumout ),
	.cout(\plat|cpu|cpu|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~25 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~25 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu|cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N30
cyclonev_lcell_comb \plat|cpu|cpu|Add2~29 (
// Equation(s):
// \plat|cpu|cpu|Add2~29_sumout  = SUM(( \plat|cpu|cpu|E_src1[9]~DUPLICATE_q  ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [9]) ) + ( \plat|cpu|cpu|Add2~26  ))
// \plat|cpu|cpu|Add2~30  = CARRY(( \plat|cpu|cpu|E_src1[9]~DUPLICATE_q  ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [9]) ) + ( \plat|cpu|cpu|Add2~26  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [9]),
	.datad(!\plat|cpu|cpu|E_src1[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~29_sumout ),
	.cout(\plat|cpu|cpu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~29 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~29 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu|cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N33
cyclonev_lcell_comb \plat|cpu|cpu|Add2~21 (
// Equation(s):
// \plat|cpu|cpu|Add2~21_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [10]) ) + ( \plat|cpu|cpu|E_src1[10]~DUPLICATE_q  ) + ( \plat|cpu|cpu|Add2~30  ))
// \plat|cpu|cpu|Add2~22  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [10]) ) + ( \plat|cpu|cpu|E_src1[10]~DUPLICATE_q  ) + ( \plat|cpu|cpu|Add2~30  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_src2 [10]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~21_sumout ),
	.cout(\plat|cpu|cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~21 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~21 .lut_mask = 64'h0000FF00000055AA;
defparam \plat|cpu|cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N36
cyclonev_lcell_comb \plat|cpu|cpu|Add2~17 (
// Equation(s):
// \plat|cpu|cpu|Add2~17_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [11]) ) + ( \plat|cpu|cpu|E_src1 [11] ) + ( \plat|cpu|cpu|Add2~22  ))
// \plat|cpu|cpu|Add2~18  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [11]) ) + ( \plat|cpu|cpu|E_src1 [11] ) + ( \plat|cpu|cpu|Add2~22  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [11]),
	.datad(!\plat|cpu|cpu|E_src2 [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~17_sumout ),
	.cout(\plat|cpu|cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~17 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~17 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu|cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N39
cyclonev_lcell_comb \plat|cpu|cpu|Add2~41 (
// Equation(s):
// \plat|cpu|cpu|Add2~41_sumout  = SUM(( \plat|cpu|cpu|E_src1 [12] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [12]) ) + ( \plat|cpu|cpu|Add2~18  ))
// \plat|cpu|cpu|Add2~42  = CARRY(( \plat|cpu|cpu|E_src1 [12] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [12]) ) + ( \plat|cpu|cpu|Add2~18  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [12]),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~41_sumout ),
	.cout(\plat|cpu|cpu|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~41 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~41 .lut_mask = 64'h0000AA5500000F0F;
defparam \plat|cpu|cpu|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N30
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[10]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[10]~feeder_combout  = ( \plat|cpu|cpu|Add2~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[10]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|F_pc[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N32
dffeas \plat|cpu|cpu|F_pc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[10]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~41_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N30
cyclonev_lcell_comb \plat|cpu|cpu|Add0~41 (
// Equation(s):
// \plat|cpu|cpu|Add0~41_sumout  = SUM(( \plat|cpu|cpu|F_pc [10] ) + ( GND ) + ( \plat|cpu|cpu|Add0~18  ))
// \plat|cpu|cpu|Add0~42  = CARRY(( \plat|cpu|cpu|F_pc [10] ) + ( GND ) + ( \plat|cpu|cpu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~41_sumout ),
	.cout(\plat|cpu|cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~41 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N12
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[12]~12 (
// Equation(s):
// \plat|cpu|cpu|R_src1[12]~12_combout  = ( \plat|cpu|cpu|R_src1~1_combout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|D_iw[16]~DUPLICATE_q )) # 
// (\plat|cpu|cpu|R_src1~0_combout  & ((\plat|cpu|cpu|Add0~41_sumout ))) ) ) ) # ( !\plat|cpu|cpu|R_src1~1_combout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (!\plat|cpu|cpu|R_src1~0_combout ) # 
// (\plat|cpu|cpu|Add0~41_sumout ) ) ) ) # ( \plat|cpu|cpu|R_src1~1_combout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|D_iw[16]~DUPLICATE_q )) # 
// (\plat|cpu|cpu|R_src1~0_combout  & ((\plat|cpu|cpu|Add0~41_sumout ))) ) ) ) # ( !\plat|cpu|cpu|R_src1~1_combout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] & ( (\plat|cpu|cpu|Add0~41_sumout  & 
// \plat|cpu|cpu|R_src1~0_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|Add0~41_sumout ),
	.datac(!\plat|cpu|cpu|R_src1~0_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_src1~1_combout ),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[12]~12 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[12]~12 .lut_mask = 64'h03035353F3F35353;
defparam \plat|cpu|cpu|R_src1[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N13
dffeas \plat|cpu|cpu|E_src1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N42
cyclonev_lcell_comb \plat|cpu|cpu|Add2~37 (
// Equation(s):
// \plat|cpu|cpu|Add2~37_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [13]) ) + ( \plat|cpu|cpu|E_src1 [13] ) + ( \plat|cpu|cpu|Add2~42  ))
// \plat|cpu|cpu|Add2~38  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [13]) ) + ( \plat|cpu|cpu|E_src1 [13] ) + ( \plat|cpu|cpu|Add2~42  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [13]),
	.datad(!\plat|cpu|cpu|E_src2 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~37_sumout ),
	.cout(\plat|cpu|cpu|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~37 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~37 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu|cpu|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N36
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[11]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[11]~feeder_combout  = ( \plat|cpu|cpu|Add2~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[11]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|F_pc[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N38
dffeas \plat|cpu|cpu|F_pc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[11]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~37_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N33
cyclonev_lcell_comb \plat|cpu|cpu|Add0~37 (
// Equation(s):
// \plat|cpu|cpu|Add0~37_sumout  = SUM(( \plat|cpu|cpu|F_pc [11] ) + ( GND ) + ( \plat|cpu|cpu|Add0~42  ))
// \plat|cpu|cpu|Add0~38  = CARRY(( \plat|cpu|cpu|F_pc [11] ) + ( GND ) + ( \plat|cpu|cpu|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|F_pc [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~37_sumout ),
	.cout(\plat|cpu|cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~37 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \plat|cpu|cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N51
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[13]~11 (
// Equation(s):
// \plat|cpu|cpu|R_src1[13]~11_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # ((\plat|cpu|cpu|D_iw[17]~DUPLICATE_q )))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~37_sumout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|R_src1~1_combout  & 
// ((\plat|cpu|cpu|D_iw[17]~DUPLICATE_q )))) # (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~37_sumout )))) ) )

	.dataa(!\plat|cpu|cpu|R_src1~0_combout ),
	.datab(!\plat|cpu|cpu|R_src1~1_combout ),
	.datac(!\plat|cpu|cpu|Add0~37_sumout ),
	.datad(!\plat|cpu|cpu|D_iw[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[13]~11 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[13]~11 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu|cpu|R_src1[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N53
dffeas \plat|cpu|cpu|E_src1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[13]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N45
cyclonev_lcell_comb \plat|cpu|cpu|Add2~33 (
// Equation(s):
// \plat|cpu|cpu|Add2~33_sumout  = SUM(( \plat|cpu|cpu|E_src1 [14] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [14]) ) + ( \plat|cpu|cpu|Add2~38  ))
// \plat|cpu|cpu|Add2~34  = CARRY(( \plat|cpu|cpu|E_src1 [14] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [14]) ) + ( \plat|cpu|cpu|Add2~38  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [14]),
	.datad(!\plat|cpu|cpu|E_src1 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~33_sumout ),
	.cout(\plat|cpu|cpu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~33 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~33 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu|cpu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N42
cyclonev_lcell_comb \plat|cpu|cpu|F_pc_no_crst_nxt[12]~1 (
// Equation(s):
// \plat|cpu|cpu|F_pc_no_crst_nxt[12]~1_combout  = ( \plat|cpu|cpu|Add2~33_sumout  & ( (\plat|cpu|cpu|F_pc_sel_nxt~0_combout  & (\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout  & !\plat|cpu|cpu|Add0~33_sumout )) ) ) # ( !\plat|cpu|cpu|Add2~33_sumout  & ( 
// (\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((!\plat|cpu|cpu|F_pc_sel_nxt~0_combout ) # (!\plat|cpu|cpu|Add0~33_sumout ))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datac(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(!\plat|cpu|cpu|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc_no_crst_nxt[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc_no_crst_nxt[12]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc_no_crst_nxt[12]~1 .lut_mask = 64'h0F0C0F0C03000300;
defparam \plat|cpu|cpu|F_pc_no_crst_nxt[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N44
dffeas \plat|cpu|cpu|F_pc[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc_no_crst_nxt[12]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N36
cyclonev_lcell_comb \plat|cpu|cpu|Add0~33 (
// Equation(s):
// \plat|cpu|cpu|Add0~33_sumout  = SUM(( !\plat|cpu|cpu|F_pc [12] ) + ( GND ) + ( \plat|cpu|cpu|Add0~38  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|F_pc [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add0~33 .extended_lut = "off";
defparam \plat|cpu|cpu|Add0~33 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \plat|cpu|cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N9
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[14]~10 (
// Equation(s):
// \plat|cpu|cpu|R_src1[14]~10_combout  = ( \plat|cpu|cpu|Add0~33_sumout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( ((!\plat|cpu|cpu|R_src1~1_combout ) # (\plat|cpu|cpu|D_iw [18])) # 
// (\plat|cpu|cpu|R_src1~0_combout ) ) ) ) # ( !\plat|cpu|cpu|Add0~33_sumout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # 
// (\plat|cpu|cpu|D_iw [18]))) ) ) ) # ( \plat|cpu|cpu|Add0~33_sumout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( ((\plat|cpu|cpu|R_src1~1_combout  & \plat|cpu|cpu|D_iw [18])) # 
// (\plat|cpu|cpu|R_src1~0_combout ) ) ) ) # ( !\plat|cpu|cpu|Add0~33_sumout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|R_src1~1_combout  & 
// \plat|cpu|cpu|D_iw [18])) ) ) )

	.dataa(!\plat|cpu|cpu|R_src1~0_combout ),
	.datab(!\plat|cpu|cpu|R_src1~1_combout ),
	.datac(!\plat|cpu|cpu|D_iw [18]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|Add0~33_sumout ),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[14]~10 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[14]~10 .lut_mask = 64'h020257578A8ADFDF;
defparam \plat|cpu|cpu|R_src1[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N11
dffeas \plat|cpu|cpu|E_src1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[14]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N48
cyclonev_lcell_comb \plat|cpu|cpu|Add2~89 (
// Equation(s):
// \plat|cpu|cpu|Add2~89_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [15]) ) + ( \plat|cpu|cpu|E_src1 [15] ) + ( \plat|cpu|cpu|Add2~34  ))
// \plat|cpu|cpu|Add2~90  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [15]) ) + ( \plat|cpu|cpu|E_src1 [15] ) + ( \plat|cpu|cpu|Add2~34  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_src2 [15]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1 [15]),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~89_sumout ),
	.cout(\plat|cpu|cpu|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~89 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~89 .lut_mask = 64'h0000FF00000055AA;
defparam \plat|cpu|cpu|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N51
cyclonev_lcell_comb \plat|cpu|cpu|Add2~85 (
// Equation(s):
// \plat|cpu|cpu|Add2~85_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [16]) ) + ( \plat|cpu|cpu|E_src1 [16] ) + ( \plat|cpu|cpu|Add2~90  ))
// \plat|cpu|cpu|Add2~86  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [16]) ) + ( \plat|cpu|cpu|E_src1 [16] ) + ( \plat|cpu|cpu|Add2~90  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [16]),
	.datad(!\plat|cpu|cpu|E_src2 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~85_sumout ),
	.cout(\plat|cpu|cpu|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~85 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~85 .lut_mask = 64'h0000F0F0000055AA;
defparam \plat|cpu|cpu|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N54
cyclonev_lcell_comb \plat|cpu|cpu|Add2~81 (
// Equation(s):
// \plat|cpu|cpu|Add2~81_sumout  = SUM(( \plat|cpu|cpu|E_src1 [17] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2[17]~DUPLICATE_q ) ) + ( \plat|cpu|cpu|Add2~86  ))
// \plat|cpu|cpu|Add2~82  = CARRY(( \plat|cpu|cpu|E_src1 [17] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2[17]~DUPLICATE_q ) ) + ( \plat|cpu|cpu|Add2~86  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2[17]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_src1 [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~81_sumout ),
	.cout(\plat|cpu|cpu|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~81 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~81 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu|cpu|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y14_N57
cyclonev_lcell_comb \plat|cpu|cpu|Add2~105 (
// Equation(s):
// \plat|cpu|cpu|Add2~105_sumout  = SUM(( \plat|cpu|cpu|E_src1 [18] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [18]) ) + ( \plat|cpu|cpu|Add2~82  ))
// \plat|cpu|cpu|Add2~106  = CARRY(( \plat|cpu|cpu|E_src1 [18] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [18]) ) + ( \plat|cpu|cpu|Add2~82  ))

	.dataa(!\plat|cpu|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [18]),
	.datad(!\plat|cpu|cpu|E_src1 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~105_sumout ),
	.cout(\plat|cpu|cpu|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~105 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~105 .lut_mask = 64'h0000A5A5000000FF;
defparam \plat|cpu|cpu|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N0
cyclonev_lcell_comb \plat|cpu|cpu|Add2~101 (
// Equation(s):
// \plat|cpu|cpu|Add2~101_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [19]) ) + ( \plat|cpu|cpu|E_src1 [19] ) + ( \plat|cpu|cpu|Add2~106  ))
// \plat|cpu|cpu|Add2~102  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [19]) ) + ( \plat|cpu|cpu|E_src1 [19] ) + ( \plat|cpu|cpu|Add2~106  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src1 [19]),
	.datad(!\plat|cpu|cpu|E_src2 [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~101_sumout ),
	.cout(\plat|cpu|cpu|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~101 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~101 .lut_mask = 64'h0000F0F0000033CC;
defparam \plat|cpu|cpu|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N3
cyclonev_lcell_comb \plat|cpu|cpu|Add2~97 (
// Equation(s):
// \plat|cpu|cpu|Add2~97_sumout  = SUM(( !\plat|cpu|cpu|E_src2 [20] $ (!\plat|cpu|cpu|E_alu_sub~q ) ) + ( \plat|cpu|cpu|E_src1[20]~DUPLICATE_q  ) + ( \plat|cpu|cpu|Add2~102  ))
// \plat|cpu|cpu|Add2~98  = CARRY(( !\plat|cpu|cpu|E_src2 [20] $ (!\plat|cpu|cpu|E_alu_sub~q ) ) + ( \plat|cpu|cpu|E_src1[20]~DUPLICATE_q  ) + ( \plat|cpu|cpu|Add2~102  ))

	.dataa(!\plat|cpu|cpu|E_src2 [20]),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src1[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~97_sumout ),
	.cout(\plat|cpu|cpu|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~97 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~97 .lut_mask = 64'h0000F0F000006666;
defparam \plat|cpu|cpu|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N6
cyclonev_lcell_comb \plat|cpu|cpu|Add2~93 (
// Equation(s):
// \plat|cpu|cpu|Add2~93_sumout  = SUM(( \plat|cpu|cpu|E_src1 [21] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [21]) ) + ( \plat|cpu|cpu|Add2~98  ))
// \plat|cpu|cpu|Add2~94  = CARRY(( \plat|cpu|cpu|E_src1 [21] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [21]) ) + ( \plat|cpu|cpu|Add2~98  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src2 [21]),
	.datad(!\plat|cpu|cpu|E_src1 [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~93_sumout ),
	.cout(\plat|cpu|cpu|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~93 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~93 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|cpu|cpu|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N9
cyclonev_lcell_comb \plat|cpu|cpu|Add2~121 (
// Equation(s):
// \plat|cpu|cpu|Add2~121_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [22]) ) + ( \plat|cpu|cpu|E_src1 [22] ) + ( \plat|cpu|cpu|Add2~94  ))
// \plat|cpu|cpu|Add2~122  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [22]) ) + ( \plat|cpu|cpu|E_src1 [22] ) + ( \plat|cpu|cpu|Add2~94  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src2 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1 [22]),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~121_sumout ),
	.cout(\plat|cpu|cpu|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~121 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~121 .lut_mask = 64'h0000FF0000003C3C;
defparam \plat|cpu|cpu|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N12
cyclonev_lcell_comb \plat|cpu|cpu|Add2~117 (
// Equation(s):
// \plat|cpu|cpu|Add2~117_sumout  = SUM(( \plat|cpu|cpu|E_src1 [23] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [23]) ) + ( \plat|cpu|cpu|Add2~122  ))
// \plat|cpu|cpu|Add2~118  = CARRY(( \plat|cpu|cpu|E_src1 [23] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [23]) ) + ( \plat|cpu|cpu|Add2~122  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src1 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [23]),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~117_sumout ),
	.cout(\plat|cpu|cpu|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~117 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~117 .lut_mask = 64'h0000CC3300000F0F;
defparam \plat|cpu|cpu|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N15
cyclonev_lcell_comb \plat|cpu|cpu|Add2~113 (
// Equation(s):
// \plat|cpu|cpu|Add2~113_sumout  = SUM(( !\plat|cpu|cpu|E_src2 [24] $ (!\plat|cpu|cpu|E_alu_sub~q ) ) + ( \plat|cpu|cpu|E_src1 [24] ) + ( \plat|cpu|cpu|Add2~118  ))
// \plat|cpu|cpu|Add2~114  = CARRY(( !\plat|cpu|cpu|E_src2 [24] $ (!\plat|cpu|cpu|E_alu_sub~q ) ) + ( \plat|cpu|cpu|E_src1 [24] ) + ( \plat|cpu|cpu|Add2~118  ))

	.dataa(!\plat|cpu|cpu|E_src2 [24]),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src1 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~113_sumout ),
	.cout(\plat|cpu|cpu|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~113 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~113 .lut_mask = 64'h0000F0F000006666;
defparam \plat|cpu|cpu|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N18
cyclonev_lcell_comb \plat|cpu|cpu|Add2~109 (
// Equation(s):
// \plat|cpu|cpu|Add2~109_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [25]) ) + ( \plat|cpu|cpu|E_src1 [25] ) + ( \plat|cpu|cpu|Add2~114  ))
// \plat|cpu|cpu|Add2~110  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [25]) ) + ( \plat|cpu|cpu|E_src1 [25] ) + ( \plat|cpu|cpu|Add2~114  ))

	.dataa(!\plat|cpu|cpu|E_src1 [25]),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src2 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~109_sumout ),
	.cout(\plat|cpu|cpu|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~109 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~109 .lut_mask = 64'h0000AAAA00003C3C;
defparam \plat|cpu|cpu|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N21
cyclonev_lcell_comb \plat|cpu|cpu|Add2~133 (
// Equation(s):
// \plat|cpu|cpu|Add2~133_sumout  = SUM(( \plat|cpu|cpu|E_src1 [26] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [26]) ) + ( \plat|cpu|cpu|Add2~110  ))
// \plat|cpu|cpu|Add2~134  = CARRY(( \plat|cpu|cpu|E_src1 [26] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [26]) ) + ( \plat|cpu|cpu|Add2~110  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src2 [26]),
	.datad(!\plat|cpu|cpu|E_src1 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~133_sumout ),
	.cout(\plat|cpu|cpu|Add2~134 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~133 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~133 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|cpu|cpu|Add2~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N24
cyclonev_lcell_comb \plat|cpu|cpu|Add2~129 (
// Equation(s):
// \plat|cpu|cpu|Add2~129_sumout  = SUM(( \plat|cpu|cpu|E_src1 [27] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [27]) ) + ( \plat|cpu|cpu|Add2~134  ))
// \plat|cpu|cpu|Add2~130  = CARRY(( \plat|cpu|cpu|E_src1 [27] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [27]) ) + ( \plat|cpu|cpu|Add2~134  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src2 [27]),
	.datad(!\plat|cpu|cpu|E_src1 [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~129_sumout ),
	.cout(\plat|cpu|cpu|Add2~130 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~129 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~129 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|cpu|cpu|Add2~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N27
cyclonev_lcell_comb \plat|cpu|cpu|Add2~125 (
// Equation(s):
// \plat|cpu|cpu|Add2~125_sumout  = SUM(( \plat|cpu|cpu|E_src1 [28] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2[28]~DUPLICATE_q ) ) + ( \plat|cpu|cpu|Add2~130  ))
// \plat|cpu|cpu|Add2~126  = CARRY(( \plat|cpu|cpu|E_src1 [28] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2[28]~DUPLICATE_q ) ) + ( \plat|cpu|cpu|Add2~130  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_src2[28]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_src1 [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~125_sumout ),
	.cout(\plat|cpu|cpu|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~125 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~125 .lut_mask = 64'h0000C3C3000000FF;
defparam \plat|cpu|cpu|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N30
cyclonev_lcell_comb \plat|cpu|cpu|Add2~77 (
// Equation(s):
// \plat|cpu|cpu|Add2~77_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [29]) ) + ( \plat|cpu|cpu|E_src1 [29] ) + ( \plat|cpu|cpu|Add2~126  ))
// \plat|cpu|cpu|Add2~78  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [29]) ) + ( \plat|cpu|cpu|E_src1 [29] ) + ( \plat|cpu|cpu|Add2~126  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_src2 [29]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1 [29]),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~77_sumout ),
	.cout(\plat|cpu|cpu|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~77 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~77 .lut_mask = 64'h0000FF00000033CC;
defparam \plat|cpu|cpu|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N33
cyclonev_lcell_comb \plat|cpu|cpu|Add2~73 (
// Equation(s):
// \plat|cpu|cpu|Add2~73_sumout  = SUM(( \plat|cpu|cpu|E_src1 [30] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [30]) ) + ( \plat|cpu|cpu|Add2~78  ))
// \plat|cpu|cpu|Add2~74  = CARRY(( \plat|cpu|cpu|E_src1 [30] ) + ( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_src2 [30]) ) + ( \plat|cpu|cpu|Add2~78  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_src1 [30]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [30]),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~73_sumout ),
	.cout(\plat|cpu|cpu|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~73 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~73 .lut_mask = 64'h0000CC33000000FF;
defparam \plat|cpu|cpu|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N36
cyclonev_lcell_comb \plat|cpu|cpu|Add2~65 (
// Equation(s):
// \plat|cpu|cpu|Add2~65_sumout  = SUM(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_invert_arith_src_msb~q  $ (\plat|cpu|cpu|E_src2 [31])) ) + ( !\plat|cpu|cpu|E_invert_arith_src_msb~q  $ (!\plat|cpu|cpu|E_src1 [31]) ) + ( \plat|cpu|cpu|Add2~74  ))
// \plat|cpu|cpu|Add2~66  = CARRY(( !\plat|cpu|cpu|E_alu_sub~q  $ (!\plat|cpu|cpu|E_invert_arith_src_msb~q  $ (\plat|cpu|cpu|E_src2 [31])) ) + ( !\plat|cpu|cpu|E_invert_arith_src_msb~q  $ (!\plat|cpu|cpu|E_src1 [31]) ) + ( \plat|cpu|cpu|Add2~74  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(!\plat|cpu|cpu|E_invert_arith_src_msb~q ),
	.datad(!\plat|cpu|cpu|E_src2 [31]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1 [31]),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~65_sumout ),
	.cout(\plat|cpu|cpu|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~65 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~65 .lut_mask = 64'h0000F00F00003CC3;
defparam \plat|cpu|cpu|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N24
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[31]~32 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[31]~32_combout  = ( \plat|cpu|cpu|Add2~65_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[31]~31_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [31])))) ) ) # ( !\plat|cpu|cpu|Add2~65_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & (\plat|cpu|cpu|E_logic_result[31]~31_combout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [31])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_logic_result[31]~31_combout ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result [31]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[31]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[31]~32 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[31]~32 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|cpu|cpu|E_alu_result[31]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N26
dffeas \plat|cpu|cpu|W_alu_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[31]~32_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N21
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[31]~30 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[31]~30_combout  = ( \plat|cpu|cpu|W_alu_result [31] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & ((!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )))) # (\plat|cpu|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu|cpu|av_ld_byte3_data[7]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|W_alu_result [31] & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte3_data[7]~DUPLICATE_q ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|cpu|cpu|av_ld_byte3_data[7]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[31]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[31]~30 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[31]~30 .lut_mask = 64'h050505058D058D05;
defparam \plat|cpu|cpu|W_rf_wr_data[31]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N2
dffeas \plat|cpu|cpu|E_src1[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N41
dffeas \plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[30]~19_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[30]~30 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[30]~30_combout  = (!\plat|cpu|cpu|E_src2 [30] & ((!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|E_src1 [30])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu|cpu|E_src1 
// [30]))))) # (\plat|cpu|cpu|E_src2 [30] & (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src1 [30])))))

	.dataa(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_logic_op [0]),
	.datac(!\plat|cpu|cpu|E_src2 [30]),
	.datad(!\plat|cpu|cpu|E_src1 [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[30]~30 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[30]~30 .lut_mask = 64'h8556855685568556;
defparam \plat|cpu|cpu|E_logic_result[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N9
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[30]~31 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[30]~31_combout  = ( \plat|cpu|cpu|E_logic_result[30]~30_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu|cpu|Add2~73_sumout )) # (\plat|cpu|cpu|R_ctrl_logic~q ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|E_logic_result[30]~30_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (!\plat|cpu|cpu|R_ctrl_logic~q  & ((\plat|cpu|cpu|Add2~73_sumout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result[30]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|Add2~73_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_logic_result[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[30]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[30]~31 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[30]~31 .lut_mask = 64'h038B038B47CF47CF;
defparam \plat|cpu|cpu|E_alu_result[30]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N11
dffeas \plat|cpu|cpu|W_alu_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[30]~31_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N30
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[30]~29 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[30]~29_combout  = ( \plat|cpu|cpu|W_alu_result [30] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ((!\plat|cpu|cpu|R_ctrl_br_cmp~q )))) # (\plat|cpu|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu|cpu|av_ld_byte3_data [6])))) ) ) # ( !\plat|cpu|cpu|W_alu_result [30] & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte3_data [6]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|av_ld_byte3_data [6]),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[30]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[30]~29 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[30]~29 .lut_mask = 64'h030303038B038B03;
defparam \plat|cpu|cpu|W_rf_wr_data[30]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N12
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[13]~11 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[13]~11_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((!\plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|D_iw [21]))) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw[19]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21] & 
// (\plat|cpu|cpu|R_src2_use_imm~q ))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (((\plat|cpu|cpu|D_iw[19]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|D_iw[19]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[13]~11 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[13]~11 .lut_mask = 64'h110F110FDD0FDD0F;
defparam \plat|cpu|cpu|R_src2_hi[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N13
dffeas \plat|cpu|cpu|E_src2[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[13]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N42
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[29]~25 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[29]~25_combout  = ( \plat|cpu|cpu|E_src1 [29] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src2 [29]))) ) ) # ( !\plat|cpu|cpu|E_src1 [29] & ( 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|E_src2 [29])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu|cpu|E_src2 [29]))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_logic_op [0]),
	.datad(!\plat|cpu|cpu|E_src2 [29]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[29]~25 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[29]~25 .lut_mask = 64'hA055A055555A555A;
defparam \plat|cpu|cpu|E_logic_result[29]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N15
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[29]~27 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[29]~27_combout  = ( \plat|cpu|cpu|R_ctrl_logic~q  & ( \plat|cpu|cpu|Add2~77_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu|cpu|E_logic_result[29]~25_combout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (\plat|cpu|cpu|E_shift_rot_result [29])) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_logic~q  & ( \plat|cpu|cpu|Add2~77_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q ) # (\plat|cpu|cpu|E_shift_rot_result [29]) ) ) ) # ( \plat|cpu|cpu|R_ctrl_logic~q  & ( 
// !\plat|cpu|cpu|Add2~77_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu|cpu|E_logic_result[29]~25_combout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|E_shift_rot_result [29])) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_logic~q  & ( 
// !\plat|cpu|cpu|Add2~77_sumout  & ( (\plat|cpu|cpu|E_shift_rot_result [29] & \plat|cpu|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result [29]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datad(!\plat|cpu|cpu|E_logic_result[29]~25_combout ),
	.datae(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|cpu|cpu|Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[29]~27 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[29]~27 .lut_mask = 64'h050505F5F5F505F5;
defparam \plat|cpu|cpu|E_alu_result[29]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N17
dffeas \plat|cpu|cpu|W_alu_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[29]~27_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[28]~4 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[28]~4_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [4])) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout )))) ) ) # ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # 
// (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (((!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])))) ) )

	.dataa(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[28]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[28]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[28]~4 .lut_mask = 64'h4474447447774777;
defparam \plat|cpu|cpu|E_st_data[28]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N38
dffeas \plat|cpu|cpu|d_writedata[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[28]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N24
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[29]~3 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[29]~3_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] & ( 
// (!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) # ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout )) ) ) ) # ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) # 
// ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])) ) ) ) # ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] & ( (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]) # 
// (\plat|cpu|cpu|D_ctrl_mem16~1_combout ))) ) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] & ( 
// (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])) ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[29]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[29]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[29]~3 .lut_mask = 64'h04041515AEAEBFBF;
defparam \plat|cpu|cpu|E_st_data[29]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N26
dffeas \plat|cpu|cpu|d_writedata[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[29]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [29],\plat|cpu|cpu|d_writedata [28]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],
\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~11 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~11_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [29] & ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|ram|the_altsyncram|auto_generated|q_a [29]),
	.dataf(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~11 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~11 .lut_mask = 64'h000000000000FFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N25
dffeas \plat|cpu|cpu|av_ld_byte3_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~11_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N0
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[29]~25 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[29]~25_combout  = ( \plat|cpu|cpu|av_ld_byte3_data [5] & ( \plat|cpu|cpu|R_ctrl_ld~q  ) ) # ( \plat|cpu|cpu|av_ld_byte3_data [5] & ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( (\plat|cpu|cpu|W_alu_result [29] & 
// (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & !\plat|cpu|cpu|R_ctrl_br_cmp~q )) ) ) ) # ( !\plat|cpu|cpu|av_ld_byte3_data [5] & ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( (\plat|cpu|cpu|W_alu_result [29] & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & 
// !\plat|cpu|cpu|R_ctrl_br_cmp~q )) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|W_alu_result [29]),
	.datac(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|cpu|cpu|av_ld_byte3_data [5]),
	.dataf(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[29]~25 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[29]~25 .lut_mask = 64'h300030000000FFFF;
defparam \plat|cpu|cpu|W_rf_wr_data[29]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N29
dffeas \plat|cpu|cpu|E_src1[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y14_N44
dffeas \plat|cpu|cpu|E_src2[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[12]~12_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N18
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[28]~26 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[28]~26_combout  = ( \plat|cpu|cpu|E_src2 [28] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu|cpu|E_src1 [28]))) ) ) # ( !\plat|cpu|cpu|E_src2 [28] & ( 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu|cpu|E_src1 [28])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu|cpu|E_src1 [28]))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|E_src1 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[28]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[28]~26 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[28]~26 .lut_mask = 64'h8585858556565656;
defparam \plat|cpu|cpu|E_logic_result[28]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[28]~28 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[28]~28_combout  = ( \plat|cpu|cpu|E_logic_result[28]~26_combout  & ( \plat|cpu|cpu|Add2~125_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q ) # (\plat|cpu|cpu|E_shift_rot_result [28]) ) ) ) # ( 
// !\plat|cpu|cpu|E_logic_result[28]~26_combout  & ( \plat|cpu|cpu|Add2~125_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (!\plat|cpu|cpu|R_ctrl_logic~q )) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu|cpu|E_shift_rot_result [28]))) ) ) ) # ( 
// \plat|cpu|cpu|E_logic_result[28]~26_combout  & ( !\plat|cpu|cpu|Add2~125_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q )) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu|cpu|E_shift_rot_result [28]))) ) ) ) # ( 
// !\plat|cpu|cpu|E_logic_result[28]~26_combout  & ( !\plat|cpu|cpu|Add2~125_sumout  & ( (\plat|cpu|cpu|R_ctrl_shift_rot~q  & \plat|cpu|cpu|E_shift_rot_result [28]) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result [28]),
	.datae(!\plat|cpu|cpu|E_logic_result[28]~26_combout ),
	.dataf(!\plat|cpu|cpu|Add2~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[28]~28 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[28]~28 .lut_mask = 64'h000F505FA0AFF0FF;
defparam \plat|cpu|cpu|E_alu_result[28]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N56
dffeas \plat|cpu|cpu|W_alu_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[28]~28_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~12 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~12_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [28] & ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~12 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~12 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N2
dffeas \plat|cpu|cpu|av_ld_byte3_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~12_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N48
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[28]~26 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[28]~26_combout  = ( \plat|cpu|cpu|av_ld_byte3_data [4] & ( ((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (\plat|cpu|cpu|W_alu_result [28] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_byte3_data [4] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (\plat|cpu|cpu|W_alu_result [28] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [28]),
	.datad(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte3_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[28]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[28]~26 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[28]~26 .lut_mask = 64'h080008005D555D55;
defparam \plat|cpu|cpu|W_rf_wr_data[28]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N12
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[27]~5 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[27]~5_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) # ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))) ) ) # ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [27])) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]))))) ) )

	.dataa(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.datab(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[27]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[27]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[27]~5 .lut_mask = 64'h10131013DCDFDCDF;
defparam \plat|cpu|cpu|E_st_data[27]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N14
dffeas \plat|cpu|cpu|d_writedata[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[27]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [27],\plat|cpu|cpu|d_writedata [26]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result [7],
\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~13 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~13_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [27] & ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~13 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N32
dffeas \plat|cpu|cpu|av_ld_byte3_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N17
dffeas \plat|cpu|cpu|R_logic_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[27]~27 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[27]~27_combout  = ( \plat|cpu|cpu|E_src1 [27] & ( \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op [1] $ (!\plat|cpu|cpu|E_src2 [27]) ) ) ) # ( !\plat|cpu|cpu|E_src1 [27] & ( 
// \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( (\plat|cpu|cpu|R_logic_op [1] & \plat|cpu|cpu|E_src2 [27]) ) ) ) # ( \plat|cpu|cpu|E_src1 [27] & ( !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|cpu|cpu|R_logic_op [1] ) ) ) # ( !\plat|cpu|cpu|E_src1 [27] 
// & ( !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op [1] $ (\plat|cpu|cpu|E_src2 [27]) ) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op [1]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [27]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_src1 [27]),
	.dataf(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[27]~27 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[27]~27 .lut_mask = 64'hA5A5555505055A5A;
defparam \plat|cpu|cpu|E_logic_result[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[27]~29 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[27]~29_combout  = ( \plat|cpu|cpu|Add2~129_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[27]~27_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [27])))) ) ) # ( !\plat|cpu|cpu|Add2~129_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & (\plat|cpu|cpu|E_logic_result[27]~27_combout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [27])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_logic_result[27]~27_combout ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result [27]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~129_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[27]~29 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[27]~29 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|cpu|cpu|E_alu_result[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N28
dffeas \plat|cpu|cpu|W_alu_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[27]~29_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N33
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[27]~27 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[27]~27_combout  = ( \plat|cpu|cpu|W_alu_result [27] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & ((!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q )))) # (\plat|cpu|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu|cpu|av_ld_byte3_data [3])))) ) ) # ( !\plat|cpu|cpu|W_alu_result [27] & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte3_data [3]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|av_ld_byte3_data [3]),
	.datad(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[27]~27 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[27]~27 .lut_mask = 64'h030303038B038B03;
defparam \plat|cpu|cpu|W_rf_wr_data[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[26]~6 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[26]~6_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) # ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))) ) ) # ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] & ( (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [26]))) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])))) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[26]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[26]~6 .lut_mask = 64'h01230123CDEFCDEF;
defparam \plat|cpu|cpu|E_st_data[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N29
dffeas \plat|cpu|cpu|d_writedata[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[26]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~14 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~14_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [26] & ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~14 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N40
dffeas \plat|cpu|cpu|av_ld_byte3_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~14_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N57
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[26]~28 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[26]~28_combout  = (!\plat|cpu|cpu|E_src2 [26] & ((!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|R_logic_op [0] & !\plat|cpu|cpu|E_src1 [26])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ((\plat|cpu|cpu|E_src1 
// [26]))))) # (\plat|cpu|cpu|E_src2 [26] & (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op [0]) # (!\plat|cpu|cpu|E_src1 [26])))))

	.dataa(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_logic_op [0]),
	.datac(!\plat|cpu|cpu|E_src2 [26]),
	.datad(!\plat|cpu|cpu|E_src1 [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[26]~28 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[26]~28 .lut_mask = 64'h8556855685568556;
defparam \plat|cpu|cpu|E_logic_result[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[26]~30 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[26]~30_combout  = ( \plat|cpu|cpu|E_logic_result[26]~28_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu|cpu|Add2~133_sumout )) # (\plat|cpu|cpu|R_ctrl_logic~q ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [26])))) ) ) # ( !\plat|cpu|cpu|E_logic_result[26]~28_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (!\plat|cpu|cpu|R_ctrl_logic~q  & ((\plat|cpu|cpu|Add2~133_sumout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [26])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [26]),
	.datad(!\plat|cpu|cpu|Add2~133_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_logic_result[26]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[26]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[26]~30 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[26]~30 .lut_mask = 64'h038B038B47CF47CF;
defparam \plat|cpu|cpu|E_alu_result[26]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N8
dffeas \plat|cpu|cpu|W_alu_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[26]~30_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N33
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[26]~28 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[26]~28_combout  = ( \plat|cpu|cpu|W_alu_result [26] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q ))) # (\plat|cpu|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu|cpu|av_ld_byte3_data [2])))) ) ) # ( !\plat|cpu|cpu|W_alu_result [26] & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte3_data [2]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|cpu|cpu|av_ld_byte3_data [2]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[26]~28 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[26]~28 .lut_mask = 64'h0033003380B380B3;
defparam \plat|cpu|cpu|W_rf_wr_data[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_src1[0]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src1[0]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[0]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src1[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N40
dffeas \plat|cpu|cpu|E_src1[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N42
cyclonev_lcell_comb \plat|cpu|cpu|E_mem_byte_en[3]~3 (
// Equation(s):
// \plat|cpu|cpu|E_mem_byte_en[3]~3_combout  = ( \plat|cpu|cpu|D_ctrl_mem8~1_combout  & ( (!\plat|cpu|cpu|D_ctrl_mem16~1_combout ) # (\plat|cpu|cpu|Add2~53_sumout ) ) ) # ( !\plat|cpu|cpu|D_ctrl_mem8~1_combout  & ( ((\plat|cpu|cpu|Add2~61_sumout  & 
// \plat|cpu|cpu|Add2~53_sumout )) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Add2~61_sumout ),
	.datad(!\plat|cpu|cpu|Add2~53_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_mem_byte_en[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_mem_byte_en[3]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|E_mem_byte_en[3]~3 .lut_mask = 64'h555F555FAAFFAAFF;
defparam \plat|cpu|cpu|E_mem_byte_en[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N44
dffeas \plat|cpu|cpu|d_byteenable[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_mem_byte_en[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N45
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[25]~2 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[25]~2_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])))) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout ) # 
// ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & 
// (((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])))) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])))) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[25]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[25]~2 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \plat|cpu|cpu|E_st_data[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N47
dffeas \plat|cpu|cpu|d_writedata[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[25]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [25],\plat|cpu|cpu|d_writedata [24]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],
\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [3]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~10 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~10_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [25] & ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~10 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N23
dffeas \plat|cpu|cpu|av_ld_byte3_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~10_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[25]~21 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[25]~21_combout  = ( \plat|cpu|cpu|R_logic_op [1] & ( \plat|cpu|cpu|E_src1 [25] & ( (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu|cpu|E_src2 [25]) ) ) ) # ( !\plat|cpu|cpu|R_logic_op [1] & ( \plat|cpu|cpu|E_src1 
// [25] & ( (\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & \plat|cpu|cpu|E_src2 [25]) ) ) ) # ( \plat|cpu|cpu|R_logic_op [1] & ( !\plat|cpu|cpu|E_src1 [25] & ( \plat|cpu|cpu|E_src2 [25] ) ) ) # ( !\plat|cpu|cpu|R_logic_op [1] & ( !\plat|cpu|cpu|E_src1 [25] & ( 
// (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu|cpu|E_src2 [25]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_src2 [25]),
	.datae(!\plat|cpu|cpu|R_logic_op [1]),
	.dataf(!\plat|cpu|cpu|E_src1 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[25]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[25]~21 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[25]~21 .lut_mask = 64'hF00000FF000FFFF0;
defparam \plat|cpu|cpu|E_logic_result[25]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N21
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[25]~23 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[25]~23_combout  = ( \plat|cpu|cpu|Add2~109_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[25]~21_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [25])))) ) ) # ( !\plat|cpu|cpu|Add2~109_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & ((\plat|cpu|cpu|E_logic_result[25]~21_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [25])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [25]),
	.datad(!\plat|cpu|cpu|E_logic_result[25]~21_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[25]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[25]~23 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[25]~23 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu|cpu|E_alu_result[25]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N23
dffeas \plat|cpu|cpu|W_alu_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[25]~23_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N18
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[25]~21 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[25]~21_combout  = ( \plat|cpu|cpu|W_alu_result [25] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q ))) # (\plat|cpu|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu|cpu|av_ld_byte3_data [1])))) ) ) # ( !\plat|cpu|cpu|W_alu_result [25] & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte3_data [1]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|cpu|cpu|av_ld_byte3_data [1]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[25]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[25]~21 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[25]~21 .lut_mask = 64'h0033003380B380B3;
defparam \plat|cpu|cpu|W_rf_wr_data[25]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N24
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[24]~1 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[24]~1_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) # ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & 
// (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])))) ) ) # ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & ((!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [24])) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]))))) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[24]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[24]~1 .lut_mask = 64'h02130213CEDFCEDF;
defparam \plat|cpu|cpu|E_st_data[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N26
dffeas \plat|cpu|cpu|d_writedata[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[24]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~9 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~9_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [24] & ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~9 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N13
dffeas \plat|cpu|cpu|av_ld_byte3_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~9_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N45
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[24]~22 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[24]~22_combout  = (!\plat|cpu|cpu|E_src2 [24] & ((!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu|cpu|E_src1 [24])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & 
// ((\plat|cpu|cpu|E_src1 [24]))))) # (\plat|cpu|cpu|E_src2 [24] & (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu|cpu|E_src1 [24])))))

	.dataa(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|E_src2 [24]),
	.datac(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_src1 [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[24]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[24]~22 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[24]~22 .lut_mask = 64'h9156915691569156;
defparam \plat|cpu|cpu|E_logic_result[24]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[24]~24 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[24]~24_combout  = ( \plat|cpu|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu|cpu|Add2~113_sumout  & ( \plat|cpu|cpu|E_shift_rot_result [24] ) ) ) # ( !\plat|cpu|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu|cpu|Add2~113_sumout  & ( 
// (!\plat|cpu|cpu|R_ctrl_logic~q ) # (\plat|cpu|cpu|E_logic_result[24]~22_combout ) ) ) ) # ( \plat|cpu|cpu|R_ctrl_shift_rot~q  & ( !\plat|cpu|cpu|Add2~113_sumout  & ( \plat|cpu|cpu|E_shift_rot_result [24] ) ) ) # ( !\plat|cpu|cpu|R_ctrl_shift_rot~q  & ( 
// !\plat|cpu|cpu|Add2~113_sumout  & ( (\plat|cpu|cpu|R_ctrl_logic~q  & \plat|cpu|cpu|E_logic_result[24]~22_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result [24]),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_logic_result[24]~22_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\plat|cpu|cpu|Add2~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[24]~24 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[24]~24 .lut_mask = 64'h03035555CFCF5555;
defparam \plat|cpu|cpu|E_alu_result[24]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N55
dffeas \plat|cpu|cpu|W_alu_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[24]~24_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N42
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[24]~22 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[24]~22_combout  = ( \plat|cpu|cpu|W_alu_result [24] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu|cpu|av_ld_byte3_data [0])))) ) ) # ( !\plat|cpu|cpu|W_alu_result [24] & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte3_data [0]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|av_ld_byte3_data [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[24]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[24]~22 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[24]~22 .lut_mask = 64'h0033003380B380B3;
defparam \plat|cpu|cpu|W_rf_wr_data[24]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N33
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[7]~9 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[7]~9_combout  = ( \plat|cpu|cpu|D_iw [13] & ( ((!\plat|cpu|cpu|R_src2_use_imm~q  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]))) # (\plat|cpu|cpu|R_src2_use_imm~q  & (\plat|cpu|cpu|D_iw 
// [21]))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\plat|cpu|cpu|D_iw [13] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\plat|cpu|cpu|R_src2_use_imm~q  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]))) # 
// (\plat|cpu|cpu|R_src2_use_imm~q  & (\plat|cpu|cpu|D_iw [21])))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[7]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[7]~9 .lut_mask = 64'h10D010D01FDF1FDF;
defparam \plat|cpu|cpu|R_src2_hi[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N34
dffeas \plat|cpu|cpu|E_src2[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[23]~23 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[23]~23_combout  = (!\plat|cpu|cpu|E_src2 [23] & ((!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu|cpu|E_src1 [23])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & 
// ((\plat|cpu|cpu|E_src1 [23]))))) # (\plat|cpu|cpu|E_src2 [23] & (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu|cpu|E_src1 [23])))))

	.dataa(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|E_src2 [23]),
	.datad(!\plat|cpu|cpu|E_src1 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[23]~23 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[23]~23 .lut_mask = 64'h8556855685568556;
defparam \plat|cpu|cpu|E_logic_result[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[23]~25 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[23]~25_combout  = ( \plat|cpu|cpu|Add2~117_sumout  & ( \plat|cpu|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|Add2~117_sumout  & ( \plat|cpu|cpu|R_ctrl_shift_rot~q  & ( 
// \plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q  ) ) ) # ( \plat|cpu|cpu|Add2~117_sumout  & ( !\plat|cpu|cpu|R_ctrl_shift_rot~q  & ( (!\plat|cpu|cpu|R_ctrl_logic~q ) # (\plat|cpu|cpu|E_logic_result[23]~23_combout ) ) ) ) # ( 
// !\plat|cpu|cpu|Add2~117_sumout  & ( !\plat|cpu|cpu|R_ctrl_shift_rot~q  & ( (\plat|cpu|cpu|R_ctrl_logic~q  & \plat|cpu|cpu|E_logic_result[23]~23_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_logic_result[23]~23_combout ),
	.datae(!\plat|cpu|cpu|Add2~117_sumout ),
	.dataf(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[23]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[23]~25 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[23]~25 .lut_mask = 64'h0055AAFF0F0F0F0F;
defparam \plat|cpu|cpu|E_alu_result[23]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N41
dffeas \plat|cpu|cpu|W_alu_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[23]~25_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y17_N23
dffeas \plat|cpu|cpu|av_ld_byte3_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~16_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N48
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[20]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[20]~feeder_combout  = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[20]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu|cpu|d_writedata[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N0
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[23]~0 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[23]~0_combout  = ( \plat|cpu|cpu|D_ctrl_mem8~0_combout  & ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  ) ) # ( !\plat|cpu|cpu|D_ctrl_mem8~0_combout  & ( (!\plat|cpu|cpu|D_ctrl_mem16~0_combout ) # (\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|D_ctrl_mem16~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_mem8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[23]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[23]~0 .lut_mask = 64'hFF33FF3333333333;
defparam \plat|cpu|cpu|E_st_data[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N50
dffeas \plat|cpu|cpu|d_writedata[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[20]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_mem_byte_en[2]~2 (
// Equation(s):
// \plat|cpu|cpu|E_mem_byte_en[2]~2_combout  = ( \plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) # (\plat|cpu|cpu|Add2~53_sumout ) ) ) # ( !\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( ((!\plat|cpu|cpu|Add2~61_sumout  & 
// \plat|cpu|cpu|Add2~53_sumout )) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|cpu|cpu|Add2~61_sumout ),
	.datad(!\plat|cpu|cpu|Add2~53_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_mem_byte_en[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_mem_byte_en[2]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|E_mem_byte_en[2]~2 .lut_mask = 64'h33F333F3CCFFCCFF;
defparam \plat|cpu|cpu|E_mem_byte_en[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N41
dffeas \plat|cpu|cpu|d_byteenable[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_mem_byte_en[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N12
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[23]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[23]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[23]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N14
dffeas \plat|cpu|cpu|d_writedata[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[23]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [23],\plat|cpu|cpu|d_writedata [20]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N3
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~7 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~7_combout  = ( \plat|cpu|cpu|av_ld_byte3_data [7] & ( \plat|ram|the_altsyncram|auto_generated|q_a [23] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0])))) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|av_fill_bit~0_combout )) # (\plat|cpu|cpu|LessThan0~0_combout ))) ) ) ) # ( !\plat|cpu|cpu|av_ld_byte3_data [7] & ( \plat|ram|the_altsyncram|auto_generated|q_a [23] & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])))) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (!\plat|cpu|cpu|LessThan0~0_combout  & (\plat|cpu|cpu|av_fill_bit~0_combout ))) ) ) ) # ( 
// \plat|cpu|cpu|av_ld_byte3_data [7] & ( !\plat|ram|the_altsyncram|auto_generated|q_a [23] & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_fill_bit~0_combout ) # (\plat|cpu|cpu|LessThan0~0_combout ))) ) ) ) # ( !\plat|cpu|cpu|av_ld_byte3_data 
// [7] & ( !\plat|ram|the_altsyncram|auto_generated|q_a [23] & ( (!\plat|cpu|cpu|LessThan0~0_combout  & (\plat|cpu|cpu|av_fill_bit~0_combout  & \plat|cpu|cpu|av_ld_aligning_data~q )) ) ) )

	.dataa(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datab(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datae(!\plat|cpu|cpu|av_ld_byte3_data [7]),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~7 .lut_mask = 64'h002200770F220F77;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N4
dffeas \plat|cpu|cpu|av_ld_byte2_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N51
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[23]~23 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[23]~23_combout  = ( \plat|cpu|cpu|av_ld_byte2_data [7] & ( ((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (\plat|cpu|cpu|W_alu_result [23] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_byte2_data [7] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (\plat|cpu|cpu|W_alu_result [23] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [23]),
	.datad(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[23]~23 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[23]~23 .lut_mask = 64'h080008005D555D55;
defparam \plat|cpu|cpu|W_rf_wr_data[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_st_data[30]~7 (
// Equation(s):
// \plat|cpu|cpu|E_st_data[30]~7_combout  = ( \plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & 
// ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])) ) ) ) # ( 
// !\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]) # 
// (\plat|cpu|cpu|D_ctrl_mem8~1_combout ) ) ) ) # ( \plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & 
// ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout  & (\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])) ) ) ) # ( 
// !\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] & ( (!\plat|cpu|cpu|D_ctrl_mem8~1_combout  & \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b 
// [6]) ) ) )

	.dataa(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datae(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_data[30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_data[30]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_data[30]~7 .lut_mask = 64'h00F005F50FFF05F5;
defparam \plat|cpu|cpu|E_st_data[30]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N8
dffeas \plat|cpu|cpu|d_writedata[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_data[30]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~15 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~15_combout  = ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & ( \plat|ram|the_altsyncram|auto_generated|q_a [30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~15 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~15 .lut_mask = 64'h000000000000FFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N28
dffeas \plat|cpu|cpu|av_ld_byte3_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~15_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N33
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[21]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[21]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[21]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N35
dffeas \plat|cpu|cpu|d_writedata[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[21]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N30
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[22]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[22]~feeder_combout  = \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[22]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \plat|cpu|cpu|d_writedata[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N32
dffeas \plat|cpu|cpu|d_writedata[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[22]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [22],\plat|cpu|cpu|d_writedata [21]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],
\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N48
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~4 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~4_combout  = ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( \plat|ram|the_altsyncram|auto_generated|q_a [22] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0])))) # (\plat|cpu|cpu|av_ld_aligning_data~q  & ((!\plat|cpu|cpu|LessThan0~0_combout ) # ((\plat|cpu|cpu|av_ld_byte3_data [6])))) ) ) ) # ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( \plat|ram|the_altsyncram|auto_generated|q_a [22] & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])))) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|cpu|cpu|LessThan0~0_combout  & ((\plat|cpu|cpu|av_ld_byte3_data [6])))) ) ) ) # ( 
// \plat|cpu|cpu|av_fill_bit~0_combout  & ( !\plat|ram|the_altsyncram|auto_generated|q_a [22] & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & ((!\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_ld_byte3_data [6]))) ) ) ) # ( 
// !\plat|cpu|cpu|av_fill_bit~0_combout  & ( !\plat|ram|the_altsyncram|auto_generated|q_a [22] & ( (\plat|cpu|cpu|LessThan0~0_combout  & (\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte3_data [6])) ) ) )

	.dataa(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|cpu|cpu|av_ld_byte3_data [6]),
	.datae(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~4 .lut_mask = 64'h00050A0F30353A3F;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N49
dffeas \plat|cpu|cpu|av_ld_byte2_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[22]~24 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[22]~24_combout  = ( \plat|cpu|cpu|E_src1 [22] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|E_src2 [22]) # (!\plat|cpu|cpu|R_logic_op [0]))) ) ) # ( !\plat|cpu|cpu|E_src1 [22] & ( 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (!\plat|cpu|cpu|E_src2 [22] & !\plat|cpu|cpu|R_logic_op [0])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|cpu|cpu|E_src2 [22])) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [22]),
	.datad(!\plat|cpu|cpu|R_logic_op [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[22]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[22]~24 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[22]~24 .lut_mask = 64'hA505A505555A555A;
defparam \plat|cpu|cpu|E_logic_result[22]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N42
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[22]~26 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[22]~26_combout  = ( \plat|cpu|cpu|R_ctrl_logic~q  & ( \plat|cpu|cpu|Add2~121_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu|cpu|E_logic_result[22]~24_combout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (\plat|cpu|cpu|E_shift_rot_result [22])) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_logic~q  & ( \plat|cpu|cpu|Add2~121_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q ) # (\plat|cpu|cpu|E_shift_rot_result [22]) ) ) ) # ( \plat|cpu|cpu|R_ctrl_logic~q  & ( 
// !\plat|cpu|cpu|Add2~121_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu|cpu|E_logic_result[22]~24_combout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|E_shift_rot_result [22])) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_logic~q  & ( 
// !\plat|cpu|cpu|Add2~121_sumout  & ( (\plat|cpu|cpu|E_shift_rot_result [22] & \plat|cpu|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result [22]),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_logic_result[22]~24_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|cpu|cpu|Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[22]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[22]~26 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[22]~26 .lut_mask = 64'h11111D1DDDDD1D1D;
defparam \plat|cpu|cpu|E_alu_result[22]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y13_N44
dffeas \plat|cpu|cpu|W_alu_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[22]~26_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N18
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[22]~24 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[22]~24_combout  = ( \plat|cpu|cpu|W_alu_result [22] & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu|cpu|av_ld_byte2_data [6])))) ) ) # ( !\plat|cpu|cpu|W_alu_result [22] & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte2_data [6]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|av_ld_byte2_data [6]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[22]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[22]~24 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[22]~24 .lut_mask = 64'h0055005580D580D5;
defparam \plat|cpu|cpu|W_rf_wr_data[22]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N47
dffeas \plat|cpu|cpu|E_src1[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N56
dffeas \plat|cpu|cpu|E_shift_rot_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[21]~21_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[20]~22 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[20]~22_combout  = ( \plat|cpu|cpu|E_shift_rot_result [21] & ( (\plat|cpu|cpu|E_shift_rot_result [19]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [21] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [19]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[20]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[20]~22 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[20]~22 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[20]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N40
dffeas \plat|cpu|cpu|E_shift_rot_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[20]~22_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[21]~21 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[21]~21_combout  = ( \plat|cpu|cpu|E_shift_rot_result [20] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [22]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [20] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [22]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[21]~21 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[21]~21 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N55
dffeas \plat|cpu|cpu|E_shift_rot_result[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[21]~21_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [21]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[21]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N45
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[21]~17 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[21]~17_combout  = ( \plat|cpu|cpu|E_src1 [21] & ( \plat|cpu|cpu|E_src2 [21] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (!\plat|cpu|cpu|R_logic_op [0]) ) ) ) # ( !\plat|cpu|cpu|E_src1 [21] & ( \plat|cpu|cpu|E_src2 [21] & ( 
// \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  ) ) ) # ( \plat|cpu|cpu|E_src1 [21] & ( !\plat|cpu|cpu|E_src2 [21] & ( \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|E_src1 [21] & ( !\plat|cpu|cpu|E_src2 [21] & ( 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & !\plat|cpu|cpu|R_logic_op [0]) ) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_logic_op [0]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_src1 [21]),
	.dataf(!\plat|cpu|cpu|E_src2 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[21]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[21]~17 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[21]~17 .lut_mask = 64'hA0A0555555555A5A;
defparam \plat|cpu|cpu|E_logic_result[21]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N45
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[21]~19 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[21]~19_combout  = ( \plat|cpu|cpu|E_logic_result[21]~17_combout  & ( \plat|cpu|cpu|Add2~93_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q ) # (\plat|cpu|cpu|E_shift_rot_result[21]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|cpu|cpu|E_logic_result[21]~17_combout  & ( \plat|cpu|cpu|Add2~93_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|E_shift_rot_result[21]~DUPLICATE_q )) ) ) ) 
// # ( \plat|cpu|cpu|E_logic_result[21]~17_combout  & ( !\plat|cpu|cpu|Add2~93_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu|cpu|R_ctrl_logic~q ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|E_shift_rot_result[21]~DUPLICATE_q )) ) 
// ) ) # ( !\plat|cpu|cpu|E_logic_result[21]~17_combout  & ( !\plat|cpu|cpu|Add2~93_sumout  & ( (\plat|cpu|cpu|E_shift_rot_result[21]~DUPLICATE_q  & \plat|cpu|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result[21]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datae(!\plat|cpu|cpu|E_logic_result[21]~17_combout ),
	.dataf(!\plat|cpu|cpu|Add2~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[21]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[21]~19 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[21]~19 .lut_mask = 64'h00553355CC55FF55;
defparam \plat|cpu|cpu|E_alu_result[21]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N46
dffeas \plat|cpu|cpu|W_alu_result[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[21]~19_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y17_N30
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~5 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~5_combout  = ( \plat|cpu|cpu|LessThan0~0_combout  & ( \plat|ram|the_altsyncram|auto_generated|q_a [21] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_ld_byte3_data [5]))) ) ) ) # ( !\plat|cpu|cpu|LessThan0~0_combout  & ( \plat|ram|the_altsyncram|auto_generated|q_a [21] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_fill_bit~0_combout ))) ) ) ) # ( \plat|cpu|cpu|LessThan0~0_combout  & ( !\plat|ram|the_altsyncram|auto_generated|q_a [21] 
// & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|av_ld_byte3_data [5]) ) ) ) # ( !\plat|cpu|cpu|LessThan0~0_combout  & ( !\plat|ram|the_altsyncram|auto_generated|q_a [21] & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & 
// \plat|cpu|cpu|av_fill_bit~0_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu|cpu|av_ld_byte3_data [5]),
	.datad(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|cpu|cpu|LessThan0~0_combout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~5 .lut_mask = 64'h0055050522772727;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y17_N31
dffeas \plat|cpu|cpu|av_ld_byte2_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N48
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[21]~17 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[21]~17_combout  = ( \plat|cpu|cpu|av_ld_byte2_data [5] & ( \plat|cpu|cpu|R_ctrl_ld~q  ) ) # ( \plat|cpu|cpu|av_ld_byte2_data [5] & ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & 
// (\plat|cpu|cpu|W_alu_result [21] & !\plat|cpu|cpu|R_ctrl_br_cmp~q )) ) ) ) # ( !\plat|cpu|cpu|av_ld_byte2_data [5] & ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (\plat|cpu|cpu|W_alu_result [21] & 
// !\plat|cpu|cpu|R_ctrl_br_cmp~q )) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result [21]),
	.datac(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|av_ld_byte2_data [5]),
	.dataf(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[21]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[21]~17 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[21]~17 .lut_mask = 64'h202020200000FFFF;
defparam \plat|cpu|cpu|W_rf_wr_data[21]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N50
dffeas \plat|cpu|cpu|E_src1[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N42
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[20]~18 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[20]~18_combout  = ( \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|cpu|cpu|E_src2 [20] & ( !\plat|cpu|cpu|E_src1 [20] $ (!\plat|cpu|cpu|R_logic_op [1]) ) ) ) # ( !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( 
// \plat|cpu|cpu|E_src2 [20] & ( \plat|cpu|cpu|R_logic_op [1] ) ) ) # ( \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu|cpu|E_src2 [20] & ( (\plat|cpu|cpu|E_src1 [20] & \plat|cpu|cpu|R_logic_op [1]) ) ) ) # ( !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  
// & ( !\plat|cpu|cpu|E_src2 [20] & ( !\plat|cpu|cpu|E_src1 [20] $ (\plat|cpu|cpu|R_logic_op [1]) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_src1 [20]),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|R_logic_op [1]),
	.datae(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|E_src2 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[20]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[20]~18 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[20]~18 .lut_mask = 64'hCC33003300FF33CC;
defparam \plat|cpu|cpu|E_logic_result[20]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N41
dffeas \plat|cpu|cpu|E_shift_rot_result[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[20]~22_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [20]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[20]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N0
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[20]~20 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[20]~20_combout  = ( \plat|cpu|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu|cpu|Add2~97_sumout  & ( \plat|cpu|cpu|E_shift_rot_result[20]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu|cpu|Add2~97_sumout  & ( 
// (!\plat|cpu|cpu|R_ctrl_logic~q ) # (\plat|cpu|cpu|E_logic_result[20]~18_combout ) ) ) ) # ( \plat|cpu|cpu|R_ctrl_shift_rot~q  & ( !\plat|cpu|cpu|Add2~97_sumout  & ( \plat|cpu|cpu|E_shift_rot_result[20]~DUPLICATE_q  ) ) ) # ( 
// !\plat|cpu|cpu|R_ctrl_shift_rot~q  & ( !\plat|cpu|cpu|Add2~97_sumout  & ( (\plat|cpu|cpu|E_logic_result[20]~18_combout  & \plat|cpu|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_logic_result[20]~18_combout ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result[20]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datae(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\plat|cpu|cpu|Add2~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[20]~20 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[20]~20 .lut_mask = 64'h00330F0FFF330F0F;
defparam \plat|cpu|cpu|E_alu_result[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N1
dffeas \plat|cpu|cpu|W_alu_result[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[20]~20_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N36
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~6 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~6_combout  = ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( \plat|ram|the_altsyncram|auto_generated|q_a [20] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0])))) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((!\plat|cpu|cpu|LessThan0~0_combout )) # (\plat|cpu|cpu|av_ld_byte3_data [4]))) ) ) ) # ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( \plat|ram|the_altsyncram|auto_generated|q_a [20] & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])))) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|cpu|cpu|av_ld_byte3_data [4] & ((\plat|cpu|cpu|LessThan0~0_combout )))) ) ) ) # ( 
// \plat|cpu|cpu|av_fill_bit~0_combout  & ( !\plat|ram|the_altsyncram|auto_generated|q_a [20] & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & ((!\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_ld_byte3_data [4]))) ) ) ) # ( 
// !\plat|cpu|cpu|av_fill_bit~0_combout  & ( !\plat|ram|the_altsyncram|auto_generated|q_a [20] & ( (\plat|cpu|cpu|av_ld_byte3_data [4] & (\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte3_data [4]),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datad(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datae(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~6 .lut_mask = 64'h00050F0530353F35;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N37
dffeas \plat|cpu|cpu|av_ld_byte2_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N30
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[20]~18 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[20]~18_combout  = ( \plat|cpu|cpu|av_ld_byte2_data [4] & ( ((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (\plat|cpu|cpu|W_alu_result [20] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_byte2_data [4] & ( (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|W_alu_result [20] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [20]),
	.datad(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[20]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[20]~18 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[20]~18 .lut_mask = 64'h080008003B333B33;
defparam \plat|cpu|cpu|W_rf_wr_data[20]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N56
dffeas \plat|cpu|cpu|E_src1[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N51
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[19]~19 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[19]~19_combout  = ( \plat|cpu|cpu|E_src2 [19] & ( \plat|cpu|cpu|R_logic_op [0] & ( !\plat|cpu|cpu|E_src1 [19] $ (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ) ) ) ) # ( !\plat|cpu|cpu|E_src2 [19] & ( \plat|cpu|cpu|R_logic_op [0] 
// & ( (\plat|cpu|cpu|E_src1 [19] & \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ) ) ) ) # ( \plat|cpu|cpu|E_src2 [19] & ( !\plat|cpu|cpu|R_logic_op [0] & ( \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|E_src2 [19] & ( 
// !\plat|cpu|cpu|R_logic_op [0] & ( !\plat|cpu|cpu|E_src1 [19] $ (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu|cpu|E_src1 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|E_src2 [19]),
	.dataf(!\plat|cpu|cpu|R_logic_op [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[19]~19 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[19]~19 .lut_mask = 64'hAA5500FF005555AA;
defparam \plat|cpu|cpu|E_logic_result[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N48
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[19]~21 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[19]~21_combout  = ( \plat|cpu|cpu|E_logic_result[19]~19_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu|cpu|Add2~101_sumout )) # (\plat|cpu|cpu|R_ctrl_logic~q ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|E_logic_result[19]~19_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (!\plat|cpu|cpu|R_ctrl_logic~q  & (\plat|cpu|cpu|Add2~101_sumout ))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|Add2~101_sumout ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_logic_result[19]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[19]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[19]~21 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[19]~21 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \plat|cpu|cpu|E_alu_result[19]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N49
dffeas \plat|cpu|cpu|W_alu_result[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[19]~21_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N51
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[16]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[16]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[16]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N53
dffeas \plat|cpu|cpu|d_writedata[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[16]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N18
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[19]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[19]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[19]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N20
dffeas \plat|cpu|cpu|d_writedata[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[19]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [19],\plat|cpu|cpu|d_writedata [16]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],
\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X75_Y16_N31
dffeas \plat|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~13_combout ),
	.asdata(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_aligning_data~q ),
	.ena(!\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N9
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~1 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~1_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [19] & ( \plat|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE_q  & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & 
// (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|av_fill_bit~0_combout ) # (\plat|cpu|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a 
// [19] & ( \plat|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE_q  & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_fill_bit~0_combout ) # (\plat|cpu|cpu|LessThan0~0_combout ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|q_a [19] & ( 
// !\plat|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE_q  & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((!\plat|cpu|cpu|LessThan0~0_combout  & 
// \plat|cpu|cpu|av_fill_bit~0_combout )))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [19] & ( !\plat|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE_q  & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & (!\plat|cpu|cpu|LessThan0~0_combout  & 
// \plat|cpu|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datad(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|q_a [19]),
	.dataf(!\plat|cpu|cpu|av_ld_byte3_data[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~1 .lut_mask = 64'h0050227205552777;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N10
dffeas \plat|cpu|cpu|av_ld_byte2_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N33
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[19]~19 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[19]~19_combout  = ( \plat|cpu|cpu|av_ld_byte2_data [3] & ( ((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (\plat|cpu|cpu|W_alu_result [19] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_byte2_data [3] & ( (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|W_alu_result [19] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [19]),
	.datad(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[19]~19 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[19]~19 .lut_mask = 64'h080008003B333B33;
defparam \plat|cpu|cpu|W_rf_wr_data[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N57
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[2]~6 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[2]~6_combout  = ( \plat|cpu|cpu|D_iw [8] & ( ((!\plat|cpu|cpu|R_src2_use_imm~q  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]))) # (\plat|cpu|cpu|R_src2_use_imm~q  & (\plat|cpu|cpu|D_iw 
// [21]))) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q ) ) ) # ( !\plat|cpu|cpu|D_iw [8] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\plat|cpu|cpu|R_src2_use_imm~q  & ((\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]))) # 
// (\plat|cpu|cpu|R_src2_use_imm~q  & (\plat|cpu|cpu|D_iw [21])))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[2]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[2]~6 .lut_mask = 64'h10D010D01FDF1FDF;
defparam \plat|cpu|cpu|R_src2_hi[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N58
dffeas \plat|cpu|cpu|E_src2[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N12
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[18]~20 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[18]~20_combout  = ( \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|cpu|cpu|R_logic_op [1] & ( !\plat|cpu|cpu|E_src2 [18] $ (!\plat|cpu|cpu|E_src1 [18]) ) ) ) # ( !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( 
// \plat|cpu|cpu|R_logic_op [1] & ( (\plat|cpu|cpu|E_src1 [18]) # (\plat|cpu|cpu|E_src2 [18]) ) ) ) # ( \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op [1] & ( (\plat|cpu|cpu|E_src2 [18] & \plat|cpu|cpu|E_src1 [18]) ) ) ) # ( 
// !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op [1] & ( (!\plat|cpu|cpu|E_src2 [18] & !\plat|cpu|cpu|E_src1 [18]) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_src2 [18]),
	.datac(!\plat|cpu|cpu|E_src1 [18]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[18]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[18]~20 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[18]~20 .lut_mask = 64'hC0C003033F3F3C3C;
defparam \plat|cpu|cpu|E_logic_result[18]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[18]~22 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[18]~22_combout  = ( \plat|cpu|cpu|E_logic_result[18]~20_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu|cpu|Add2~105_sumout )) # (\plat|cpu|cpu|R_ctrl_logic~q ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result[18]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|E_logic_result[18]~20_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (!\plat|cpu|cpu|R_ctrl_logic~q  & ((\plat|cpu|cpu|Add2~105_sumout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu|cpu|E_shift_rot_result[18]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|Add2~105_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_logic_result[18]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[18]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[18]~22 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[18]~22 .lut_mask = 64'h058D058D27AF27AF;
defparam \plat|cpu|cpu|E_alu_result[18]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N55
dffeas \plat|cpu|cpu|W_alu_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[18]~22_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N39
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[17]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[17]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[17]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N41
dffeas \plat|cpu|cpu|d_writedata[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[17]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N21
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[18]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[18]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[18]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N23
dffeas \plat|cpu|cpu|d_writedata[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[18]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_st_data[23]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [18],\plat|cpu|cpu|d_writedata [17]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result [7],
\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [2]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N0
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~2 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~2_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [18] & ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0])))) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((!\plat|cpu|cpu|LessThan0~0_combout )) # (\plat|cpu|cpu|av_ld_byte3_data [2]))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [18] & ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( 
// (\plat|cpu|cpu|av_ld_aligning_data~q  & ((!\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_ld_byte3_data [2]))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|q_a [18] & ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])))) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|cpu|cpu|av_ld_byte3_data [2] & ((\plat|cpu|cpu|LessThan0~0_combout )))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [18] & ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|cpu|cpu|av_ld_byte3_data [2] & \plat|cpu|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|cpu|cpu|av_ld_byte3_data [2]),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|q_a [18]),
	.dataf(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~2 .lut_mask = 64'h00110A1B55115F1B;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N1
dffeas \plat|cpu|cpu|av_ld_byte2_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N18
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[18]~20 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[18]~20_combout  = ( \plat|cpu|cpu|av_ld_byte2_data [2] & ( ((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (\plat|cpu|cpu|W_alu_result [18] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_byte2_data [2] & ( (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|W_alu_result [18] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [18]),
	.datad(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[18]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[18]~20 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[18]~20 .lut_mask = 64'h080008003B333B33;
defparam \plat|cpu|cpu|W_rf_wr_data[18]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N36
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[1]~0 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[1]~0_combout  = ( \plat|cpu|cpu|D_iw [7] & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( ((!\plat|cpu|cpu|R_src2_use_imm~q ) # (\plat|cpu|cpu|D_iw [21])) # 
// (\plat|cpu|cpu|R_ctrl_hi_imm16~q ) ) ) ) # ( !\plat|cpu|cpu|D_iw [7] & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\plat|cpu|cpu|R_src2_use_imm~q ) # 
// (\plat|cpu|cpu|D_iw [21]))) ) ) ) # ( \plat|cpu|cpu|D_iw [7] & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( ((\plat|cpu|cpu|D_iw [21] & \plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q ) 
// ) ) ) # ( !\plat|cpu|cpu|D_iw [7] & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [21] & \plat|cpu|cpu|R_src2_use_imm~q )) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|cpu|cpu|D_iw [21]),
	.datad(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datae(!\plat|cpu|cpu|D_iw [7]),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[1]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[1]~0 .lut_mask = 64'h000C333FCC0CFF3F;
defparam \plat|cpu|cpu|R_src2_hi[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N38
dffeas \plat|cpu|cpu|E_src2[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[17]~13 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[17]~13_combout  = ( \plat|cpu|cpu|R_logic_op [1] & ( (!\plat|cpu|cpu|E_src2 [17] & (\plat|cpu|cpu|E_src1 [17])) # (\plat|cpu|cpu|E_src2 [17] & ((!\plat|cpu|cpu|E_src1 [17]) # (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ))) ) ) # 
// ( !\plat|cpu|cpu|R_logic_op [1] & ( (!\plat|cpu|cpu|E_src2 [17] & (!\plat|cpu|cpu|E_src1 [17] & !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q )) # (\plat|cpu|cpu|E_src2 [17] & (\plat|cpu|cpu|E_src1 [17] & \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q )) ) )

	.dataa(!\plat|cpu|cpu|E_src2 [17]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [17]),
	.datad(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[17]~13 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[17]~13 .lut_mask = 64'hA005A0055F5A5F5A;
defparam \plat|cpu|cpu|E_logic_result[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N24
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[17]~16 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[17]~16_combout  = ( \plat|cpu|cpu|Add2~81_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[17]~13_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [17])))) ) ) # ( !\plat|cpu|cpu|Add2~81_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & (\plat|cpu|cpu|E_logic_result[17]~13_combout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [17])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_logic_result[17]~13_combout ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result [17]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[17]~16 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[17]~16 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|cpu|cpu|E_alu_result[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N26
dffeas \plat|cpu|cpu|W_alu_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[17]~16_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N9
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~3 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~3_combout  = ( \plat|cpu|cpu|av_fill_bit~0_combout  & ( \plat|ram|the_altsyncram|auto_generated|q_a [17] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0])))) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((!\plat|cpu|cpu|LessThan0~0_combout )) # (\plat|cpu|cpu|av_ld_byte3_data [1]))) ) ) ) # ( !\plat|cpu|cpu|av_fill_bit~0_combout  & ( \plat|ram|the_altsyncram|auto_generated|q_a [17] & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])))) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|cpu|cpu|av_ld_byte3_data [1] & (\plat|cpu|cpu|LessThan0~0_combout ))) ) ) ) # ( 
// \plat|cpu|cpu|av_fill_bit~0_combout  & ( !\plat|ram|the_altsyncram|auto_generated|q_a [17] & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & ((!\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_ld_byte3_data [1]))) ) ) ) # ( 
// !\plat|cpu|cpu|av_fill_bit~0_combout  & ( !\plat|ram|the_altsyncram|auto_generated|q_a [17] & ( (\plat|cpu|cpu|av_ld_byte3_data [1] & (\plat|cpu|cpu|av_ld_aligning_data~q  & \plat|cpu|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte3_data [1]),
	.datab(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datac(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~3 .lut_mask = 64'h0101313101CD31FD;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y16_N10
dffeas \plat|cpu|cpu|av_ld_byte2_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N3
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[17]~14 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[17]~14_combout  = ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte2_data [1]) ) ) # ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & 
// (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (\plat|cpu|cpu|W_alu_result [17]))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (((\plat|cpu|cpu|av_ld_byte2_data [1])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [17]),
	.datad(!\plat|cpu|cpu|av_ld_byte2_data [1]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[17]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[17]~14 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[17]~14 .lut_mask = 64'h083B083B00330033;
defparam \plat|cpu|cpu|W_rf_wr_data[17]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y14_N21
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_hi[0]~2 (
// Equation(s):
// \plat|cpu|cpu|R_src2_hi[0]~2_combout  = ( \plat|cpu|cpu|D_iw [6] & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( ((!\plat|cpu|cpu|R_src2_use_imm~q ) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q )) # (\plat|cpu|cpu|D_iw 
// [21]) ) ) ) # ( !\plat|cpu|cpu|D_iw [6] & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((!\plat|cpu|cpu|R_src2_use_imm~q ) # (\plat|cpu|cpu|D_iw [21]))) ) ) ) # ( 
// \plat|cpu|cpu|D_iw [6] & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( ((\plat|cpu|cpu|D_iw [21] & \plat|cpu|cpu|R_src2_use_imm~q )) # (\plat|cpu|cpu|R_ctrl_hi_imm16~q ) ) ) ) # ( !\plat|cpu|cpu|D_iw [6] & ( 
// !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] & ( (\plat|cpu|cpu|D_iw [21] & (\plat|cpu|cpu|R_src2_use_imm~q  & !\plat|cpu|cpu|R_ctrl_hi_imm16~q )) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [21]),
	.datab(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw [6]),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_hi[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_hi[0]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_hi[0]~2 .lut_mask = 64'h10101F1FD0D0DFDF;
defparam \plat|cpu|cpu|R_src2_hi[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y14_N22
dffeas \plat|cpu|cpu|E_src2[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_hi[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|R_src2_hi~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N57
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[16]~14 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[16]~14_combout  = ( \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|cpu|cpu|E_src2 [16] & (\plat|cpu|cpu|E_src1 [16] & \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu|cpu|E_src2 [16] & (!\plat|cpu|cpu|E_src1 [16] 
// $ (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ))) ) ) # ( !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((\plat|cpu|cpu|E_src1 [16]) # (\plat|cpu|cpu|E_src2 [16]))) ) )

	.dataa(!\plat|cpu|cpu|E_src2 [16]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [16]),
	.datad(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[16]~14 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[16]~14 .lut_mask = 64'hA05F055AA05F055A;
defparam \plat|cpu|cpu|E_logic_result[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[16]~17 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[16]~17_combout  = ( \plat|cpu|cpu|E_logic_result[16]~14_combout  & ( \plat|cpu|cpu|Add2~85_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q ) # (\plat|cpu|cpu|E_shift_rot_result [16]) ) ) ) # ( 
// !\plat|cpu|cpu|E_logic_result[16]~14_combout  & ( \plat|cpu|cpu|Add2~85_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (!\plat|cpu|cpu|R_ctrl_logic~q )) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu|cpu|E_shift_rot_result [16]))) ) ) ) # ( 
// \plat|cpu|cpu|E_logic_result[16]~14_combout  & ( !\plat|cpu|cpu|Add2~85_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q )) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu|cpu|E_shift_rot_result [16]))) ) ) ) # ( 
// !\plat|cpu|cpu|E_logic_result[16]~14_combout  & ( !\plat|cpu|cpu|Add2~85_sumout  & ( (\plat|cpu|cpu|R_ctrl_shift_rot~q  & \plat|cpu|cpu|E_shift_rot_result [16]) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result [16]),
	.datae(!\plat|cpu|cpu|E_logic_result[16]~14_combout ),
	.dataf(!\plat|cpu|cpu|Add2~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[16]~17 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[16]~17 .lut_mask = 64'h000F303FC0CFF0FF;
defparam \plat|cpu|cpu|E_alu_result[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N37
dffeas \plat|cpu|cpu|W_alu_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[16]~17_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N6
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [16] & ( \plat|cpu|cpu|av_ld_byte3_data [0] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_fill_bit~0_combout )))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [16] & ( \plat|cpu|cpu|av_ld_byte3_data [0] & ( 
// (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_fill_bit~0_combout ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|q_a [16] & ( !\plat|cpu|cpu|av_ld_byte3_data [0] & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|av_fill_bit~0_combout  & !\plat|cpu|cpu|LessThan0~0_combout )))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [16] & ( !\plat|cpu|cpu|av_ld_byte3_data [0] & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|cpu|cpu|av_fill_bit~0_combout  & !\plat|cpu|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|q_a [16]),
	.dataf(!\plat|cpu|cpu|av_ld_byte3_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0 .lut_mask = 64'h0500272205552777;
defparam \plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N7
dffeas \plat|cpu|cpu|av_ld_byte2_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte2_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N6
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[16]~15 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[16]~15_combout  = ( \plat|cpu|cpu|av_ld_byte2_data [0] & ( \plat|cpu|cpu|R_ctrl_ld~q  ) ) # ( \plat|cpu|cpu|av_ld_byte2_data [0] & ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & 
// (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|cpu|cpu|W_alu_result [16])) ) ) ) # ( !\plat|cpu|cpu|av_ld_byte2_data [0] & ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & 
// \plat|cpu|cpu|W_alu_result [16])) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|W_alu_result [16]),
	.datae(!\plat|cpu|cpu|av_ld_byte2_data [0]),
	.dataf(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[16]~15 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[16]~15 .lut_mask = 64'h008800880000FFFF;
defparam \plat|cpu|cpu|W_rf_wr_data[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N41
dffeas \plat|cpu|cpu|E_src2[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[15]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[5]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N22
dffeas \plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[15]~14_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N24
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[15]~15 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[15]~15_combout  = ( \plat|cpu|cpu|E_src1 [15] & ( \plat|cpu|cpu|E_src2 [15] & ( !\plat|cpu|cpu|R_logic_op [1] $ (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ) ) ) ) # ( !\plat|cpu|cpu|E_src1 [15] & ( \plat|cpu|cpu|E_src2 [15] & ( 
// \plat|cpu|cpu|R_logic_op [1] ) ) ) # ( \plat|cpu|cpu|E_src1 [15] & ( !\plat|cpu|cpu|E_src2 [15] & ( \plat|cpu|cpu|R_logic_op [1] ) ) ) # ( !\plat|cpu|cpu|E_src1 [15] & ( !\plat|cpu|cpu|E_src2 [15] & ( (!\plat|cpu|cpu|R_logic_op [1] & 
// !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_logic_op [1]),
	.datac(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_src1 [15]),
	.dataf(!\plat|cpu|cpu|E_src2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[15]~15 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[15]~15 .lut_mask = 64'hC0C0333333333C3C;
defparam \plat|cpu|cpu|E_logic_result[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N18
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[15]~18 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[15]~18_combout  = ( \plat|cpu|cpu|E_logic_result[15]~15_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu|cpu|Add2~89_sumout )) # (\plat|cpu|cpu|R_ctrl_logic~q ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|E_logic_result[15]~15_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (!\plat|cpu|cpu|R_ctrl_logic~q  & (\plat|cpu|cpu|Add2~89_sumout ))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|Add2~89_sumout ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_logic_result[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[15]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[15]~18 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[15]~18 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \plat|cpu|cpu|E_alu_result[15]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N19
dffeas \plat|cpu|cpu|W_alu_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[15]~18_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N0
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[15]~16 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[15]~16_combout  = ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte1_data [7]) ) ) # ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & 
// (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (\plat|cpu|cpu|W_alu_result [15]))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (((\plat|cpu|cpu|av_ld_byte1_data [7])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [15]),
	.datad(!\plat|cpu|cpu|av_ld_byte1_data [7]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[15]~16 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[15]~16 .lut_mask = 64'h083B083B00330033;
defparam \plat|cpu|cpu|W_rf_wr_data[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N23
dffeas \plat|cpu|cpu|E_src2[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[12]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[5]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[12]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N24
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[12]~10 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[12]~10_combout  = ( \plat|cpu|cpu|R_logic_op [1] & ( (!\plat|cpu|cpu|E_src2[12]~DUPLICATE_q  & ((\plat|cpu|cpu|E_src1 [12]))) # (\plat|cpu|cpu|E_src2[12]~DUPLICATE_q  & ((!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ) # 
// (!\plat|cpu|cpu|E_src1 [12]))) ) ) # ( !\plat|cpu|cpu|R_logic_op [1] & ( (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & (!\plat|cpu|cpu|E_src2[12]~DUPLICATE_q  & !\plat|cpu|cpu|E_src1 [12])) # (\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & 
// (\plat|cpu|cpu|E_src2[12]~DUPLICATE_q  & \plat|cpu|cpu|E_src1 [12])) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2[12]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_src1 [12]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[12]~10 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[12]~10 .lut_mask = 64'hA005A0050FFA0FFA;
defparam \plat|cpu|cpu|E_logic_result[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N15
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[12]~11 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[12]~11_combout  = ( \plat|cpu|cpu|Add2~41_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[12]~10_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [12])))) ) ) # ( !\plat|cpu|cpu|Add2~41_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & ((\plat|cpu|cpu|E_logic_result[12]~10_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [12])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [12]),
	.datad(!\plat|cpu|cpu|E_logic_result[12]~10_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[12]~11 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[12]~11 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|cpu|cpu|E_alu_result[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N16
dffeas \plat|cpu|cpu|W_alu_result[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[12]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[12]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N18
cyclonev_lcell_comb \plat|cpu|cpu|E_mem_byte_en[1]~1 (
// Equation(s):
// \plat|cpu|cpu|E_mem_byte_en[1]~1_combout  = (!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & (((\plat|cpu|cpu|Add2~61_sumout  & !\plat|cpu|cpu|Add2~53_sumout )) # (\plat|cpu|cpu|D_ctrl_mem8~1_combout ))) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & 
// ((!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) # ((!\plat|cpu|cpu|Add2~53_sumout ))))

	.dataa(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datac(!\plat|cpu|cpu|Add2~61_sumout ),
	.datad(!\plat|cpu|cpu|Add2~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_mem_byte_en[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_mem_byte_en[1]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|E_mem_byte_en[1]~1 .lut_mask = 64'h7F667F667F667F66;
defparam \plat|cpu|cpu|E_mem_byte_en[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N20
dffeas \plat|cpu|cpu|d_byteenable[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_mem_byte_en[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N36
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[14]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[14]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[14]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N38
dffeas \plat|cpu|cpu|d_writedata[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[14]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [14],\plat|cpu|cpu|d_writedata [13]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N45
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~4 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~4_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [14] & ( \plat|cpu|cpu|av_ld_byte2_data [6] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|av_fill_bit~0_combout ) # (\plat|cpu|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [14] & ( \plat|cpu|cpu|av_ld_byte2_data [6] & ( 
// (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_fill_bit~0_combout ) # (\plat|cpu|cpu|LessThan0~0_combout ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|q_a [14] & ( !\plat|cpu|cpu|av_ld_byte2_data [6] & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((!\plat|cpu|cpu|LessThan0~0_combout  & \plat|cpu|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [14] & ( !\plat|cpu|cpu|av_ld_byte2_data [6] & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & (!\plat|cpu|cpu|LessThan0~0_combout  & \plat|cpu|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datad(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|q_a [14]),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~4 .lut_mask = 64'h0050227205552777;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N36
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte0_data[6]~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte0_data[6]~0_combout  = ( \plat|cpu|cpu|av_ld_align_cycle [1] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q ) # ((\plat|cpu|cpu|W_alu_result [1] & (\plat|cpu|cpu|W_alu_result [0] & !\plat|cpu|cpu|av_ld_align_cycle [0]))) ) ) # ( 
// !\plat|cpu|cpu|av_ld_align_cycle [1] & ( ((!\plat|cpu|cpu|av_ld_aligning_data~q ) # ((\plat|cpu|cpu|W_alu_result [0] & !\plat|cpu|cpu|av_ld_align_cycle [0]))) # (\plat|cpu|cpu|W_alu_result [1]) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [1]),
	.datab(!\plat|cpu|cpu|W_alu_result [0]),
	.datac(!\plat|cpu|cpu|av_ld_align_cycle [0]),
	.datad(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_align_cycle [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[6]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte0_data[6]~0 .lut_mask = 64'hFF75FF75FF10FF10;
defparam \plat|cpu|cpu|av_ld_byte0_data[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N45
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_en~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_en~0_combout  = ( \plat|cpu|cpu|D_ctrl_mem16~0_combout  & ( \plat|cpu|cpu|av_ld_byte0_data[6]~0_combout  ) ) # ( !\plat|cpu|cpu|D_ctrl_mem16~0_combout  & ( \plat|cpu|cpu|av_ld_byte0_data[6]~0_combout  ) ) # ( 
// \plat|cpu|cpu|D_ctrl_mem16~0_combout  & ( !\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout  & ( \plat|cpu|cpu|D_iw[4]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|D_ctrl_mem16~0_combout  & ( !\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_ctrl_mem16~0_combout ),
	.dataf(!\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_en~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_en~0 .lut_mask = 64'hFFFF0F0FFFFFFFFF;
defparam \plat|cpu|cpu|av_ld_byte1_data_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N46
dffeas \plat|cpu|cpu|av_ld_byte1_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N1
dffeas \plat|cpu|cpu|E_shift_rot_result[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[14]~8_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N30
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[14]~8 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[14]~8_combout  = ( \plat|cpu|cpu|R_logic_op [1] & ( (!\plat|cpu|cpu|E_src2 [14] & ((\plat|cpu|cpu|E_src1 [14]))) # (\plat|cpu|cpu|E_src2 [14] & ((!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu|cpu|E_src1 [14]))) ) ) 
// # ( !\plat|cpu|cpu|R_logic_op [1] & ( (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & (!\plat|cpu|cpu|E_src2 [14] & !\plat|cpu|cpu|E_src1 [14])) # (\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & (\plat|cpu|cpu|E_src2 [14] & \plat|cpu|cpu|E_src1 [14])) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [14]),
	.datad(!\plat|cpu|cpu|E_src1 [14]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[14]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[14]~8 .lut_mask = 64'hA005A0050FFA0FFA;
defparam \plat|cpu|cpu|E_logic_result[14]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N12
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[14]~9 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[14]~9_combout  = ( \plat|cpu|cpu|Add2~33_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[14]~8_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result[14]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|Add2~33_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & ((\plat|cpu|cpu|E_logic_result[14]~8_combout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu|cpu|E_shift_rot_result[14]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result[14]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_logic_result[14]~8_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[14]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[14]~9 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|cpu|cpu|E_alu_result[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N14
dffeas \plat|cpu|cpu|W_alu_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[14]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N3
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[14]~10 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[14]~10_combout  = ( \plat|cpu|cpu|R_ctrl_br_cmp~q  & ( (\plat|cpu|cpu|av_ld_byte1_data [6] & \plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|cpu|cpu|R_ctrl_br_cmp~q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & 
// (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ((\plat|cpu|cpu|W_alu_result [14])))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (((\plat|cpu|cpu|av_ld_byte1_data [6])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|av_ld_byte1_data [6]),
	.datac(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datad(!\plat|cpu|cpu|W_alu_result [14]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[14]~10 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[14]~10 .lut_mask = 64'h03A303A303030303;
defparam \plat|cpu|cpu|W_rf_wr_data[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N13
dffeas \plat|cpu|cpu|E_src2[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[13]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[5]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N33
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[13]~9 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[13]~9_combout  = ( \plat|cpu|cpu|R_logic_op [1] & ( (!\plat|cpu|cpu|E_src2 [13] & ((\plat|cpu|cpu|E_src1 [13]))) # (\plat|cpu|cpu|E_src2 [13] & ((!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu|cpu|E_src1 [13]))) ) ) 
// # ( !\plat|cpu|cpu|R_logic_op [1] & ( (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & (!\plat|cpu|cpu|E_src2 [13] & !\plat|cpu|cpu|E_src1 [13])) # (\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & (\plat|cpu|cpu|E_src2 [13] & \plat|cpu|cpu|E_src1 [13])) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [13]),
	.datad(!\plat|cpu|cpu|E_src1 [13]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[13]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[13]~9 .lut_mask = 64'hA005A0050FFA0FFA;
defparam \plat|cpu|cpu|E_logic_result[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[13]~10 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[13]~10_combout  = ( \plat|cpu|cpu|Add2~37_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[13]~9_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [13])))) ) ) # ( !\plat|cpu|cpu|Add2~37_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & (\plat|cpu|cpu|E_logic_result[13]~9_combout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [13])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_logic_result[13]~9_combout ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result [13]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[13]~10 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[13]~10 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|cpu|cpu|E_alu_result[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N5
dffeas \plat|cpu|cpu|W_alu_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[13]~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N24
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~5 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~5_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [13] & ( \plat|cpu|cpu|av_ld_byte2_data [5] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_fill_bit~0_combout )))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [13] & ( \plat|cpu|cpu|av_ld_byte2_data [5] & ( 
// (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_fill_bit~0_combout ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|q_a [13] & ( !\plat|cpu|cpu|av_ld_byte2_data [5] & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|av_fill_bit~0_combout  & !\plat|cpu|cpu|LessThan0~0_combout )))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [13] & ( !\plat|cpu|cpu|av_ld_byte2_data [5] & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|cpu|cpu|av_fill_bit~0_combout  & !\plat|cpu|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|q_a [13]),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~5 .lut_mask = 64'h0500272205552777;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N25
dffeas \plat|cpu|cpu|av_ld_byte1_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N45
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[13]~11 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[13]~11_combout  = ( \plat|cpu|cpu|av_ld_byte1_data [5] & ( ((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (\plat|cpu|cpu|W_alu_result [13] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_byte1_data [5] & ( (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|W_alu_result [13] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [13]),
	.datad(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte1_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[13]~11 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[13]~11 .lut_mask = 64'h080008003B333B33;
defparam \plat|cpu|cpu|W_rf_wr_data[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N30
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[10]~7 (
// Equation(s):
// \plat|cpu|cpu|R_src1[10]~7_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # ((\plat|cpu|cpu|D_iw [14])))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~21_sumout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|R_src1~1_combout  & 
// (\plat|cpu|cpu|D_iw [14]))) # (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~21_sumout )))) ) )

	.dataa(!\plat|cpu|cpu|R_src1~0_combout ),
	.datab(!\plat|cpu|cpu|R_src1~1_combout ),
	.datac(!\plat|cpu|cpu|D_iw [14]),
	.datad(!\plat|cpu|cpu|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[10]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[10]~7 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|cpu|cpu|R_src1[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N32
dffeas \plat|cpu|cpu|E_src1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[10]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N45
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[10]~5 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[10]~5_combout  = ( \plat|cpu|cpu|E_src1 [10] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu|cpu|E_src2 [10]))) ) ) # ( !\plat|cpu|cpu|E_src1 [10] & ( 
// (!\plat|cpu|cpu|E_src2 [10] & (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu|cpu|E_src2 [10] & ((\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [10]),
	.datad(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[10]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[10]~5 .lut_mask = 64'hA00FA00F05FA05FA;
defparam \plat|cpu|cpu|E_logic_result[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N7
dffeas \plat|cpu|cpu|E_shift_rot_result[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[10]~5_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[10]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N24
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[10]~6 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[10]~6_combout  = ( \plat|cpu|cpu|Add2~21_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[10]~5_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result[10]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|Add2~21_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & (\plat|cpu|cpu|E_logic_result[10]~5_combout ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  
// & (((\plat|cpu|cpu|E_shift_rot_result[10]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_logic_result[10]~5_combout ),
	.datad(!\plat|cpu|cpu|E_shift_rot_result[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[10]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[10]~6 .lut_mask = 64'h043704378CBF8CBF;
defparam \plat|cpu|cpu|E_alu_result[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N25
dffeas \plat|cpu|cpu|W_alu_result[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[10]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[10]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N51
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[15]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[15]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[15]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N53
dffeas \plat|cpu|cpu|d_writedata[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[15]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [15],\plat|cpu|cpu|d_writedata [12]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],
\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N27
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [12] & ( \plat|cpu|cpu|av_ld_byte2_data [4] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|av_fill_bit~0_combout ) # (\plat|cpu|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [12] & ( \plat|cpu|cpu|av_ld_byte2_data [4] & ( 
// (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_fill_bit~0_combout ) # (\plat|cpu|cpu|LessThan0~0_combout ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|q_a [12] & ( !\plat|cpu|cpu|av_ld_byte2_data [4] & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((!\plat|cpu|cpu|LessThan0~0_combout  & \plat|cpu|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [12] & ( !\plat|cpu|cpu|av_ld_byte2_data [4] & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & (!\plat|cpu|cpu|LessThan0~0_combout  & \plat|cpu|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datad(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|q_a [12]),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6 .lut_mask = 64'h0050227205552777;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N29
dffeas \plat|cpu|cpu|av_ld_byte1_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y15_N8
dffeas \plat|cpu|cpu|R_ctrl_rd_ctl_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N39
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[12]~12 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[12]~12_combout  = ( \plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q  & ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte1_data [4]) ) ) ) # ( !\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q  
// & ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte1_data [4]) ) ) ) # ( \plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & 
// (!\plat|cpu|cpu|R_ctrl_br_cmp~q )) # (\plat|cpu|cpu|R_ctrl_ld~q  & ((\plat|cpu|cpu|av_ld_byte1_data [4]))) ) ) ) # ( !\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & 
// \plat|cpu|cpu|av_ld_byte1_data [4]) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|av_ld_byte1_data [4]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[12]~12 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[12]~12 .lut_mask = 64'h03038B8B03030303;
defparam \plat|cpu|cpu|W_rf_wr_data[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N21
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[12]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[12]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[12]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N23
dffeas \plat|cpu|cpu|d_writedata[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[12]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N18
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~7 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~7_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [15] & ( \plat|cpu|cpu|av_ld_byte2_data [7] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_fill_bit~0_combout )))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [15] & ( \plat|cpu|cpu|av_ld_byte2_data [7] & ( 
// (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_fill_bit~0_combout ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|q_a [15] & ( !\plat|cpu|cpu|av_ld_byte2_data [7] & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|av_fill_bit~0_combout  & !\plat|cpu|cpu|LessThan0~0_combout )))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [15] & ( !\plat|cpu|cpu|av_ld_byte2_data [7] & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|cpu|cpu|av_fill_bit~0_combout  & !\plat|cpu|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|q_a [15]),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~7 .lut_mask = 64'h0500272205552777;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N19
dffeas \plat|cpu|cpu|av_ld_byte1_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N48
cyclonev_lcell_comb \plat|cpu|cpu|av_fill_bit~0 (
// Equation(s):
// \plat|cpu|cpu|av_fill_bit~0_combout  = ( \plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( \plat|cpu|cpu|av_ld_byte1_data [7] & ( \plat|cpu|cpu|R_ctrl_ld_signed~q  ) ) ) # ( !\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( \plat|cpu|cpu|av_ld_byte1_data [7] & ( 
// (\plat|cpu|cpu|R_ctrl_ld_signed~q  & \plat|cpu|cpu|av_ld_byte0_data [7]) ) ) ) # ( !\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ( !\plat|cpu|cpu|av_ld_byte1_data [7] & ( (\plat|cpu|cpu|R_ctrl_ld_signed~q  & \plat|cpu|cpu|av_ld_byte0_data [7]) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld_signed~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|av_ld_byte0_data [7]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.dataf(!\plat|cpu|cpu|av_ld_byte1_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_fill_bit~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_fill_bit~0 .lut_mask = 64'h0505000005055555;
defparam \plat|cpu|cpu|av_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N30
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[8]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[8]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[8]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N32
dffeas \plat|cpu|cpu|d_writedata[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[8]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N54
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[11]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[11]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[11]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N56
dffeas \plat|cpu|cpu|d_writedata[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[11]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [11],\plat|cpu|cpu|d_writedata [8]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q ,
\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N12
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~1 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~1_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [11] & ( \plat|cpu|cpu|av_ld_byte2_data [3] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_fill_bit~0_combout )))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [11] & ( \plat|cpu|cpu|av_ld_byte2_data [3] & ( 
// (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_fill_bit~0_combout ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|q_a [11] & ( !\plat|cpu|cpu|av_ld_byte2_data [3] & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|av_fill_bit~0_combout  & !\plat|cpu|cpu|LessThan0~0_combout )))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [11] & ( !\plat|cpu|cpu|av_ld_byte2_data [3] & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|cpu|cpu|av_fill_bit~0_combout  & !\plat|cpu|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|q_a [11]),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~1 .lut_mask = 64'h0500272205552777;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N13
dffeas \plat|cpu|cpu|av_ld_byte1_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[3]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N57
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[11]~6 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[11]~6_combout  = ( \plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu|cpu|av_ld_byte1_data [3])))) ) ) # ( !\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte1_data [3]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|av_ld_byte1_data [3]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[11]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[11]~6 .lut_mask = 64'h0033003380B380B3;
defparam \plat|cpu|cpu|W_rf_wr_data[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N0
cyclonev_lcell_comb \plat|cpu|cpu|E_src1[1]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src1[1]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[1]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src1[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N1
dffeas \plat|cpu|cpu|E_src1[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N37
dffeas \plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[1]~13_combout ),
	.asdata(\plat|cpu|cpu|E_src1[1]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y15_N2
dffeas \plat|cpu|cpu|E_src1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N51
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[1]~16 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[1]~16_combout  = ( \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( \plat|cpu|cpu|E_src2 [1] & ( !\plat|cpu|cpu|E_src1 [1] $ (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ) ) ) ) # ( !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( 
// \plat|cpu|cpu|E_src2 [1] & ( \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  ) ) ) # ( \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu|cpu|E_src2 [1] & ( (\plat|cpu|cpu|E_src1 [1] & \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu|cpu|E_src2 [1] & ( !\plat|cpu|cpu|E_src1 [1] $ (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu|cpu|E_src1 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|E_src2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[1]~16 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[1]~16 .lut_mask = 64'hAA55005500FF55AA;
defparam \plat|cpu|cpu|E_logic_result[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N57
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[1]~15 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[1]~15_combout  = ( \plat|cpu|cpu|E_logic_result[1]~16_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu|cpu|Add2~53_sumout )) # (\plat|cpu|cpu|R_ctrl_logic~q ))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|E_logic_result[1]~16_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (!\plat|cpu|cpu|R_ctrl_logic~q  & ((\plat|cpu|cpu|Add2~53_sumout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result[1]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|Add2~53_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_logic_result[1]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[1]~15 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[1]~15 .lut_mask = 64'h058D058D27AF27AF;
defparam \plat|cpu|cpu|E_alu_result[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y15_N58
dffeas \plat|cpu|cpu|W_alu_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[1]~15_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N45
cyclonev_lcell_comb \plat|cpu|cpu|LessThan0~0 (
// Equation(s):
// \plat|cpu|cpu|LessThan0~0_combout  = ( !\plat|cpu|cpu|av_ld_align_cycle [0] & ( \plat|cpu|cpu|av_ld_align_cycle [1] & ( (\plat|cpu|cpu|W_alu_result [1] & \plat|cpu|cpu|W_alu_result [0]) ) ) ) # ( \plat|cpu|cpu|av_ld_align_cycle [0] & ( 
// !\plat|cpu|cpu|av_ld_align_cycle [1] & ( \plat|cpu|cpu|W_alu_result [1] ) ) ) # ( !\plat|cpu|cpu|av_ld_align_cycle [0] & ( !\plat|cpu|cpu|av_ld_align_cycle [1] & ( (\plat|cpu|cpu|W_alu_result [0]) # (\plat|cpu|cpu|W_alu_result [1]) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|W_alu_result [0]),
	.datae(!\plat|cpu|cpu|av_ld_align_cycle [0]),
	.dataf(!\plat|cpu|cpu|av_ld_align_cycle [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|LessThan0~0 .extended_lut = "off";
defparam \plat|cpu|cpu|LessThan0~0 .lut_mask = 64'h55FF555500550000;
defparam \plat|cpu|cpu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N3
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[9]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[9]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[9]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N5
dffeas \plat|cpu|cpu|d_writedata[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[9]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N0
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[10]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[10]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[10]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N2
dffeas \plat|cpu|cpu|d_writedata[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[10]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [10],\plat|cpu|cpu|d_writedata [9]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],
\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [1]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N15
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~2 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~2_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [10] & ( \plat|cpu|cpu|av_ld_byte2_data [2] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|av_fill_bit~0_combout ) # (\plat|cpu|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [10] & ( \plat|cpu|cpu|av_ld_byte2_data [2] & ( 
// (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_fill_bit~0_combout ) # (\plat|cpu|cpu|LessThan0~0_combout ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|q_a [10] & ( !\plat|cpu|cpu|av_ld_byte2_data [2] & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((!\plat|cpu|cpu|LessThan0~0_combout  & \plat|cpu|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [10] & ( !\plat|cpu|cpu|av_ld_byte2_data [2] & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & (!\plat|cpu|cpu|LessThan0~0_combout  & \plat|cpu|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datad(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|q_a [10]),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~2 .lut_mask = 64'h0050227205552777;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N17
dffeas \plat|cpu|cpu|av_ld_byte1_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N54
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[10]~7 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[10]~7_combout  = ( \plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu|cpu|R_ctrl_ld~q  & 
// (((\plat|cpu|cpu|av_ld_byte1_data [2])))) ) ) # ( !\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte1_data [2]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|av_ld_byte1_data [2]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[10]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[10]~7 .lut_mask = 64'h0033003380B380B3;
defparam \plat|cpu|cpu|W_rf_wr_data[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N36
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[9]~9 (
// Equation(s):
// \plat|cpu|cpu|R_src1[9]~9_combout  = ( \plat|cpu|cpu|Add0~29_sumout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( ((!\plat|cpu|cpu|R_src1~1_combout ) # (\plat|cpu|cpu|R_src1~0_combout )) # 
// (\plat|cpu|cpu|D_iw [13]) ) ) ) # ( !\plat|cpu|cpu|Add0~29_sumout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # (\plat|cpu|cpu|D_iw 
// [13]))) ) ) ) # ( \plat|cpu|cpu|Add0~29_sumout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( ((\plat|cpu|cpu|D_iw [13] & \plat|cpu|cpu|R_src1~1_combout )) # (\plat|cpu|cpu|R_src1~0_combout ) ) ) ) # ( 
// !\plat|cpu|cpu|Add0~29_sumout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] & ( (\plat|cpu|cpu|D_iw [13] & (\plat|cpu|cpu|R_src1~1_combout  & !\plat|cpu|cpu|R_src1~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [13]),
	.datab(!\plat|cpu|cpu|R_src1~1_combout ),
	.datac(!\plat|cpu|cpu|R_src1~0_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|Add0~29_sumout ),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[9]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[9]~9 .lut_mask = 64'h10101F1FD0D0DFDF;
defparam \plat|cpu|cpu|R_src1[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N38
dffeas \plat|cpu|cpu|E_src1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[9]~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N12
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[9]~7 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[9]~7_combout  = ( \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|cpu|cpu|E_src2 [9] & (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & \plat|cpu|cpu|E_src1 [9])) # (\plat|cpu|cpu|E_src2 [9] & 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (!\plat|cpu|cpu|E_src1 [9]))) ) ) # ( !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((\plat|cpu|cpu|E_src1 [9]) # (\plat|cpu|cpu|E_src2 [9]))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_src2 [9]),
	.datac(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_src1 [9]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[9]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[9]~7 .lut_mask = 64'hC30FC30F033C033C;
defparam \plat|cpu|cpu|E_logic_result[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[9]~8 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[9]~8_combout  = ( \plat|cpu|cpu|Add2~29_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[9]~7_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [9])))) ) ) # ( !\plat|cpu|cpu|Add2~29_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & ((\plat|cpu|cpu|E_logic_result[9]~7_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [9])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [9]),
	.datad(!\plat|cpu|cpu|E_logic_result[9]~7_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[9]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[9]~8 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|cpu|cpu|E_alu_result[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N8
dffeas \plat|cpu|cpu|W_alu_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[9]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N42
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [9] & ( \plat|cpu|cpu|av_ld_byte2_data [1] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_fill_bit~0_combout )))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [9] & ( \plat|cpu|cpu|av_ld_byte2_data [1] & ( 
// (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|LessThan0~0_combout ) # (\plat|cpu|cpu|av_fill_bit~0_combout ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|q_a [9] & ( !\plat|cpu|cpu|av_ld_byte2_data [1] & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|av_fill_bit~0_combout  & !\plat|cpu|cpu|LessThan0~0_combout )))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [9] & ( !\plat|cpu|cpu|av_ld_byte2_data [1] & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|cpu|cpu|av_fill_bit~0_combout  & !\plat|cpu|cpu|LessThan0~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datad(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|q_a [9]),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3 .lut_mask = 64'h0500272205552777;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N44
dffeas \plat|cpu|cpu|av_ld_byte1_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N39
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[9]~9 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[9]~9_combout  = ( \plat|cpu|cpu|av_ld_byte1_data [1] & ( ((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (\plat|cpu|cpu|W_alu_result [9] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_byte1_data [1] & ( (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|W_alu_result [9] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [9]),
	.datad(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte1_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[9]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[9]~9 .lut_mask = 64'h080008003B333B33;
defparam \plat|cpu|cpu|W_rf_wr_data[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N11
dffeas \plat|cpu|cpu|E_src2[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[8]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[5]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N18
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[8]~6 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[8]~6_combout  = ( \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|cpu|cpu|E_src2 [8] & (\plat|cpu|cpu|E_src1 [8] & \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu|cpu|E_src2 [8] & (!\plat|cpu|cpu|E_src1 [8] $ 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ))) ) ) # ( !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((\plat|cpu|cpu|E_src1 [8]) # (\plat|cpu|cpu|E_src2 [8]))) ) )

	.dataa(!\plat|cpu|cpu|E_src2 [8]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [8]),
	.datad(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[8]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[8]~6 .lut_mask = 64'hA05FA05F055A055A;
defparam \plat|cpu|cpu|E_logic_result[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[8]~7 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[8]~7_combout  = ( \plat|cpu|cpu|Add2~25_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[8]~6_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [8])))) ) ) # ( !\plat|cpu|cpu|Add2~25_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & ((\plat|cpu|cpu|E_logic_result[8]~6_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [8])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [8]),
	.datad(!\plat|cpu|cpu|E_logic_result[8]~6_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[8]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[8]~7 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|cpu|cpu|E_alu_result[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N29
dffeas \plat|cpu|cpu|W_alu_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[8]~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N21
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [8] & ( \plat|cpu|cpu|av_ld_byte2_data [0] & ( (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((\plat|cpu|cpu|av_fill_bit~0_combout ) # (\plat|cpu|cpu|LessThan0~0_combout )))) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [8] & ( \plat|cpu|cpu|av_ld_byte2_data [0] & ( 
// (\plat|cpu|cpu|av_ld_aligning_data~q  & ((\plat|cpu|cpu|av_fill_bit~0_combout ) # (\plat|cpu|cpu|LessThan0~0_combout ))) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|q_a [8] & ( !\plat|cpu|cpu|av_ld_byte2_data [0] & ( 
// (!\plat|cpu|cpu|av_ld_aligning_data~q  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) # (\plat|cpu|cpu|av_ld_aligning_data~q  & (((!\plat|cpu|cpu|LessThan0~0_combout  & \plat|cpu|cpu|av_fill_bit~0_combout )))) ) ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [8] & ( !\plat|cpu|cpu|av_ld_byte2_data [0] & ( (\plat|cpu|cpu|av_ld_aligning_data~q  & (!\plat|cpu|cpu|LessThan0~0_combout  & \plat|cpu|cpu|av_fill_bit~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|av_ld_aligning_data~q ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|cpu|cpu|LessThan0~0_combout ),
	.datad(!\plat|cpu|cpu|av_fill_bit~0_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|q_a [8]),
	.dataf(!\plat|cpu|cpu|av_ld_byte2_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0 .lut_mask = 64'h0050227205552777;
defparam \plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y17_N23
dffeas \plat|cpu|cpu|av_ld_byte1_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_byte1_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|av_ld_byte1_data_en~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N36
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[8]~8 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[8]~8_combout  = ( \plat|cpu|cpu|av_ld_byte1_data [0] & ( ((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|cpu|cpu|W_alu_result [8]))) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_byte1_data [0] & ( (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_ld~q  & (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & \plat|cpu|cpu|W_alu_result [8]))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|W_alu_result [8]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte1_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[8]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[8]~8 .lut_mask = 64'h0080008033B333B3;
defparam \plat|cpu|cpu|W_rf_wr_data[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N48
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[5]~4 (
// Equation(s):
// \plat|cpu|cpu|R_src1[5]~4_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # ((\plat|cpu|cpu|D_iw [9])))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~9_sumout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|R_src1~1_combout  & 
// ((\plat|cpu|cpu|D_iw [9])))) # (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~9_sumout )))) ) )

	.dataa(!\plat|cpu|cpu|R_src1~0_combout ),
	.datab(!\plat|cpu|cpu|R_src1~1_combout ),
	.datac(!\plat|cpu|cpu|Add0~9_sumout ),
	.datad(!\plat|cpu|cpu|D_iw [9]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[5]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[5]~4 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu|cpu|R_src1[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N49
dffeas \plat|cpu|cpu|E_src1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[5]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N22
dffeas \plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[5]~2_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N42
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[5]~2 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[5]~2_combout  = ( \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|cpu|cpu|E_src1 [5] & (\plat|cpu|cpu|E_src2 [5] & \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu|cpu|E_src1 [5] & (!\plat|cpu|cpu|E_src2 [5] $ 
// (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ))) ) ) # ( !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((\plat|cpu|cpu|E_src2 [5]) # (\plat|cpu|cpu|E_src1 [5]))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_src1 [5]),
	.datac(!\plat|cpu|cpu|E_src2 [5]),
	.datad(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[5]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[5]~2 .lut_mask = 64'hC03FC03F033C033C;
defparam \plat|cpu|cpu|E_logic_result[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N0
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[5]~3 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[5]~3_combout  = ( \plat|cpu|cpu|Add2~9_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[5]~2_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|Add2~9_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & ((\plat|cpu|cpu|E_logic_result[5]~2_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  
// & (((\plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result[5]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_logic_result[5]~2_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[5]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[5]~3 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|cpu|cpu|E_alu_result[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N2
dffeas \plat|cpu|cpu|W_alu_result[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[5]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N17
dffeas \plat|cpu|cpu|W_alu_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[12]~11_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y15_N26
dffeas \plat|cpu|cpu|W_alu_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[10]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal0~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal0~0_combout  = ( !\plat|cpu|cpu|W_alu_result [8] & ( !\plat|cpu|cpu|W_alu_result [9] & ( (!\plat|cpu|cpu|W_alu_result [13] & (\plat|cpu|cpu|W_alu_result [12] & (!\plat|cpu|cpu|W_alu_result [10] & 
// \plat|cpu|cpu|W_alu_result [14]))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [13]),
	.datab(!\plat|cpu|cpu|W_alu_result [12]),
	.datac(!\plat|cpu|cpu|W_alu_result [10]),
	.datad(!\plat|cpu|cpu|W_alu_result [14]),
	.datae(!\plat|cpu|cpu|W_alu_result [8]),
	.dataf(!\plat|cpu|cpu|W_alu_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal0~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal0~0 .lut_mask = 64'h0020000000000000;
defparam \plat|mm_interconnect_0|router|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal0~2 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal0~2_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q  & (!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q  & (!\plat|cpu|cpu|W_alu_result [7] & 
// !\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|W_alu_result [7]),
	.datad(!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal0~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal0~2 .lut_mask = 64'h0000000080008000;
defparam \plat|mm_interconnect_0|router|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & ( (\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]) # 
// (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~3_combout ) ) ) # ( !\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & ( ((!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~3_combout ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~3_combout ),
	.datad(!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0FAF0FAF0FFF0FFF;
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N32
dffeas \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~2 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~2_combout  = ( \plat|cpu|cpu|d_read~DUPLICATE_q  & ( !\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & ( (\plat|cpu|cpu|W_alu_result [5] & (!\plat|cpu|cpu|W_alu_result [6] & 
// (!\plat|cpu|cpu|W_alu_result [11] & \plat|mm_interconnect_0|router|Equal0~0_combout ))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [5]),
	.datab(!\plat|cpu|cpu|W_alu_result [6]),
	.datac(!\plat|cpu|cpu|W_alu_result [11]),
	.datad(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datae(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~2 .lut_mask = 64'h0000004000000000;
defparam \plat|mm_interconnect_0|router|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|router|src_channel[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|src_channel[1]~0_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q  & ((!\plat|cpu|cpu|W_alu_result [7] & ((\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ))) # 
// (\plat|cpu|cpu|W_alu_result [7] & (\plat|cpu|cpu|W_alu_result [4] & !\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [4]),
	.datab(!\plat|cpu|cpu|W_alu_result [7]),
	.datac(!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|src_channel[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|src_channel[1]~0 .lut_mask = 64'h0000000010C010C0;
defparam \plat|mm_interconnect_0|router|src_channel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2_combout  = ( !\plat|mm_interconnect_0|router|src_channel[1]~0_combout  & ( (!\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q  & (!\plat|mm_interconnect_0|router|always1~2_combout  & 
// (!\plat|mm_interconnect_0|router|Equal0~1_combout ))) # (\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q  & (((!\plat|mm_interconnect_0|router|always1~2_combout  & !\plat|mm_interconnect_0|router|Equal0~1_combout )) # (\plat|cpu|cpu|W_alu_result [4]))) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|router|always1~2_combout ),
	.datac(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datad(!\plat|cpu|cpu|W_alu_result [4]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2 .lut_mask = 64'hC0D5C0D500000000;
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ( (!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & 
// (((\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2_combout )))) ) ) # ( !\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ( 
// (\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~2_combout ),
	.datad(!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00EE00EE02EE02EE;
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N35
dffeas \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal10~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal10~0_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q  & (!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q  & !\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q )) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal10~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal10~0 .lut_mask = 64'h0000000050005000;
defparam \plat|mm_interconnect_0|router|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~0_combout  = ( \plat|cpu|cpu|d_read~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|Equal10~0_combout  & ( (\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & (!\plat|cpu|cpu|W_alu_result [7] & 
// !\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q )) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result [7]),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datae(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~0 .lut_mask = 64'h0000000000005000;
defparam \plat|mm_interconnect_0|router|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|router|src_channel[1]~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|src_channel[1]~1_combout  = ( \plat|mm_interconnect_0|router|Equal0~1_combout  & ( \plat|mm_interconnect_0|router|Equal10~0_combout  & ( (!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & (((\plat|cpu|cpu|d_read~q  & 
// !\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q )) # (\plat|cpu|cpu|W_alu_result [7]))) ) ) ) # ( !\plat|mm_interconnect_0|router|Equal0~1_combout  & ( \plat|mm_interconnect_0|router|Equal10~0_combout  & ( (\plat|cpu|cpu|d_read~q  & 
// (!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & !\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q )) ) ) ) # ( \plat|mm_interconnect_0|router|Equal0~1_combout  & ( !\plat|mm_interconnect_0|router|Equal10~0_combout  & ( 
// (\plat|cpu|cpu|W_alu_result [7] & !\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [7]),
	.datab(!\plat|cpu|cpu|d_read~q ),
	.datac(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datae(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|src_channel[1]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|src_channel[1]~1 .lut_mask = 64'h0000505030007050;
defparam \plat|mm_interconnect_0|router|src_channel[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N30
cyclonev_lcell_comb \plat|ram|wren~0 (
// Equation(s):
// \plat|ram|wren~0_combout  = ( \plat|mm_interconnect_0|router|src_channel[1]~0_combout  & ( \plat|mm_interconnect_0|router|src_channel[1]~1_combout  ) ) # ( !\plat|mm_interconnect_0|router|src_channel[1]~0_combout  & ( 
// \plat|mm_interconnect_0|router|src_channel[1]~1_combout  ) ) # ( \plat|mm_interconnect_0|router|src_channel[1]~0_combout  & ( !\plat|mm_interconnect_0|router|src_channel[1]~1_combout  ) ) # ( !\plat|mm_interconnect_0|router|src_channel[1]~0_combout  & ( 
// !\plat|mm_interconnect_0|router|src_channel[1]~1_combout  & ( (((!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|router|always1~0_combout )) # (\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1])) # 
// (\plat|mm_interconnect_0|router|Equal0~2_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal0~2_combout ),
	.datab(!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datae(!\plat|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|ram|wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|ram|wren~0 .extended_lut = "off";
defparam \plat|ram|wren~0 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \plat|ram|wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N24
cyclonev_lcell_comb \plat|cpu|cpu|E_mem_byte_en~0 (
// Equation(s):
// \plat|cpu|cpu|E_mem_byte_en~0_combout  = ( \plat|cpu|cpu|Add2~61_sumout  & ( (!\plat|cpu|cpu|D_ctrl_mem16~1_combout  & (\plat|cpu|cpu|D_ctrl_mem8~1_combout )) # (\plat|cpu|cpu|D_ctrl_mem16~1_combout  & ((!\plat|cpu|cpu|D_ctrl_mem8~1_combout ) # 
// (!\plat|cpu|cpu|Add2~53_sumout ))) ) ) # ( !\plat|cpu|cpu|Add2~61_sumout  & ( (!\plat|cpu|cpu|Add2~53_sumout ) # (!\plat|cpu|cpu|D_ctrl_mem16~1_combout  $ (!\plat|cpu|cpu|D_ctrl_mem8~1_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|D_ctrl_mem16~1_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_mem8~1_combout ),
	.datad(!\plat|cpu|cpu|Add2~53_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_mem_byte_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_mem_byte_en~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_mem_byte_en~0 .lut_mask = 64'hFF3CFF3C3F3C3F3C;
defparam \plat|cpu|cpu|E_mem_byte_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N26
dffeas \plat|cpu|cpu|d_byteenable[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_mem_byte_en~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y12_N50
dffeas \plat|cpu|cpu|d_writedata[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [7],\plat|cpu|cpu|d_writedata [6]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],
\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~8 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~8_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [7] & ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~8 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N13
dffeas \plat|cpu|cpu|av_ld_byte0_data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~8_combout ),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data [7]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y17_N57
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[7]~13 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[7]~13_combout  = ( \plat|cpu|cpu|av_ld_byte0_data [7] & ( \plat|cpu|cpu|R_ctrl_ld~q  ) ) # ( \plat|cpu|cpu|av_ld_byte0_data [7] & ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & 
// (\plat|cpu|cpu|W_alu_result [7] & !\plat|cpu|cpu|R_ctrl_br_cmp~q )) ) ) ) # ( !\plat|cpu|cpu|av_ld_byte0_data [7] & ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (\plat|cpu|cpu|W_alu_result [7] & 
// !\plat|cpu|cpu|R_ctrl_br_cmp~q )) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result [7]),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|cpu|cpu|av_ld_byte0_data [7]),
	.dataf(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[7]~13 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[7]~13 .lut_mask = 64'h0A000A000000FFFF;
defparam \plat|cpu|cpu|W_rf_wr_data[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y14_N28
dffeas \plat|cpu|cpu|E_src2[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[11]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[5]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[11]~4 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[11]~4_combout  = ( \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & (\plat|cpu|cpu|E_src2 [11] & \plat|cpu|cpu|E_src1 [11])) # (\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & 
// (!\plat|cpu|cpu|E_src2 [11] $ (!\plat|cpu|cpu|E_src1 [11]))) ) ) # ( !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((\plat|cpu|cpu|E_src1 [11]) # (\plat|cpu|cpu|E_src2 [11]))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [11]),
	.datad(!\plat|cpu|cpu|E_src1 [11]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[11]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[11]~4 .lut_mask = 64'hA555A555055A055A;
defparam \plat|cpu|cpu|E_logic_result[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[11]~5 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[11]~5_combout  = ( \plat|cpu|cpu|Add2~17_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[11]~4_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result[11]~DUPLICATE_q )))) ) ) # ( !\plat|cpu|cpu|Add2~17_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & ((\plat|cpu|cpu|E_logic_result[11]~4_combout )))) # 
// (\plat|cpu|cpu|R_ctrl_shift_rot~q  & (((\plat|cpu|cpu|E_shift_rot_result[11]~DUPLICATE_q )))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result[11]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|E_logic_result[11]~4_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[11]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[11]~5 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|cpu|cpu|E_alu_result[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N55
dffeas \plat|cpu|cpu|W_alu_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[11]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal3~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal3~0_combout  = ( !\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q  & ( \plat|cpu|cpu|W_alu_result [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|W_alu_result [6]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal3~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal3~0 .lut_mask = 64'h00FF00FF00000000;
defparam \plat|mm_interconnect_0|router|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N8
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0] & ((!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1])))) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000023002300;
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N40
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ( \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0]))) ) ) ) # ( 
// \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ( !\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & 
// \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0]),
	.datae(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.dataf(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h000000AA00000AA0;
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout  & ( \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N31
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( ((\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout ) ) ) # ( 
// !\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( (\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// (\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h445544554F5F4F5F;
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N5
dffeas \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal5~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal5~0_combout  = ( !\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & (\plat|cpu|cpu|W_alu_result [5] & 
// \plat|mm_interconnect_0|router|Equal3~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result [5]),
	.datac(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal5~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal5~0 .lut_mask = 64'h0000000002020000;
defparam \plat|mm_interconnect_0|router|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0] & 
// (((\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|router|Equal5~0_combout )))) ) ) # ( !\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|router|Equal5~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00EE00EE04EE04EE;
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N1
dffeas \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( !\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1] & ( (!\plat|cpu|cpu|W_alu_result [11] & 
// (!\plat|cpu|cpu|W_alu_result [4] & (\plat|cpu|cpu|W_alu_result [5] & \plat|mm_interconnect_0|router|Equal3~0_combout ))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [11]),
	.datab(!\plat|cpu|cpu|W_alu_result [4]),
	.datac(!\plat|cpu|cpu|W_alu_result [5]),
	.datad(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datae(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0 .lut_mask = 64'h0000000800000000;
defparam \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N31
dffeas \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout  = ( !\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & ( !\plat|cpu|cpu|d_read~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N34
dffeas \plat|cpu|cpu|d_write (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_write .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N33
cyclonev_lcell_comb \plat|cpu|cpu|E_st_stall (
// Equation(s):
// \plat|cpu|cpu|E_st_stall~combout  = ( \plat|cpu|cpu|d_write_nxt~0_combout  ) # ( !\plat|cpu|cpu|d_write_nxt~0_combout  & ( (\plat|cpu|cpu|d_write~q  & ((!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ) # 
// ((\plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datad(!\plat|cpu|cpu|d_write~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_write_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_st_stall~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_st_stall .extended_lut = "off";
defparam \plat|cpu|cpu|E_st_stall .lut_mask = 64'h00AB00ABFFFFFFFF;
defparam \plat|cpu|cpu|E_st_stall .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N35
dffeas \plat|cpu|cpu|d_write~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_write~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_write~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_write~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N39
cyclonev_lcell_comb \plat|seven_seg0|always0~0 (
// Equation(s):
// \plat|seven_seg0|always0~0_combout  = ( \plat|cpu|cpu|d_write~DUPLICATE_q  & ( !\plat|cpu|cpu|W_alu_result [3] & ( (!\plat|cpu|cpu|W_alu_result [2] & !\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result [2]),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datae(!\plat|cpu|cpu|d_write~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|W_alu_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg0|always0~0 .extended_lut = "off";
defparam \plat|seven_seg0|always0~0 .lut_mask = 64'h0000F00000000000;
defparam \plat|seven_seg0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N9
cyclonev_lcell_comb \plat|seven_seg4|always0~0 (
// Equation(s):
// \plat|seven_seg4|always0~0_combout  = ( !\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & ( \plat|seven_seg0|always0~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & 
// (\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0])) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0]),
	.datae(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.dataf(!\plat|seven_seg0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg4|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg4|always0~0 .extended_lut = "off";
defparam \plat|seven_seg4|always0~0 .lut_mask = 64'h0000000005000000;
defparam \plat|seven_seg4|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N4
dffeas \plat|seven_seg4|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg4|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg4|data_out[6] .is_wysiwyg = "true";
defparam \plat|seven_seg4|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N45
cyclonev_lcell_comb \plat|seven_seg5|Equal0~0 (
// Equation(s):
// \plat|seven_seg5|Equal0~0_combout  = ( \plat|cpu|cpu|W_alu_result [2] ) # ( !\plat|cpu|cpu|W_alu_result [2] & ( \plat|cpu|cpu|W_alu_result [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|W_alu_result [3]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg5|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg5|Equal0~0 .extended_lut = "off";
defparam \plat|seven_seg5|Equal0~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \plat|seven_seg5|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N49
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg4|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal8~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal8~0_combout  = ( \plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q  & ( \plat|cpu|cpu|W_alu_result [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal8~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal8~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|router|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ( 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ))) ) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ( (!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1] & 
// \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datae(!\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h000000000A0A0AA0;
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000000000000FFFF;
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N20
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~7 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout  = ( \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0])))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~7 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~7 .lut_mask = 64'h0000000010401040;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout  & ( 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]) # ((\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout )) ) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout  & ( \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  ) ) ) # ( 
// \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0] & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout  & ( (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0000AAFF0F0FAFFF;
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N34
dffeas \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|router|Equal0~1_combout  & ( 
// (!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1] & ( 
// \plat|mm_interconnect_0|router|Equal0~1_combout  & ( (\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0] & 
// (\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0_combout  & \plat|mm_interconnect_0|router|Equal8~0_combout ))) ) ) ) # ( \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\plat|mm_interconnect_0|router|Equal0~1_combout  & ( (!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|Equal8~0_combout ),
	.datae(!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000EEEE0004EEEE;
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N1
dffeas \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal8~0_combout  & ( !\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1] & ( (!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|router|Equal0~0_combout  & (!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q  & !\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datac(!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|router|Equal8~0_combout ),
	.dataf(!\plat|mm_interconnect_0|seven_seg1_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0 .lut_mask = 64'h0000200000000000;
defparam \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0] & ( \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & ( 
// (\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout  & ((!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0]),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0000000051510000;
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y13_N14
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1] & ( 
// \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0] & 
// \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000001010C0C;
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N10
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N51
cyclonev_lcell_comb \plat|seven_seg1|always0~0 (
// Equation(s):
// \plat|seven_seg1|always0~0_combout  = ( \plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout  & ( \plat|seven_seg0|always0~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [1]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg1_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datae(!\plat|mm_interconnect_0|seven_seg1_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|seven_seg0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg1|always0~0 .extended_lut = "off";
defparam \plat|seven_seg1|always0~0 .lut_mask = 64'h00000000000000A0;
defparam \plat|seven_seg1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y15_N55
dffeas \plat|seven_seg1|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[6] .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y16_N53
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg1|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0])) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1] & ( 
// (!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout  & 
// !\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0200020003000300;
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N10
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~9 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0] $ (!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~9 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~9 .lut_mask = 64'h0000000010401040;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N1
dffeas \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [1] & ( ((\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout  & 
// \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout )) # (\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0]) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [1] & ( 
// (!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0] & (((\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout  & \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout )))) # 
// (\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]) # ((\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout  & 
// \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h444F444F555F555F;
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N5
dffeas \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal6~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal6~0_combout  = ( !\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q  & ( \plat|cpu|cpu|W_alu_result [5] & ( (\plat|mm_interconnect_0|router|Equal3~0_combout  & (\plat|mm_interconnect_0|router|Equal0~0_combout  & 
// \plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datad(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|W_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal6~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal6~0 .lut_mask = 64'h0000000000050000;
defparam \plat|mm_interconnect_0|router|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0] & 
// (((\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|router|Equal6~0_combout )))) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|router|Equal6~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00EE00EE04EE04EE;
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N2
dffeas \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( !\plat|cpu|cpu|W_alu_result [11] & ( (\plat|cpu|cpu|W_alu_result [5] & (\plat|mm_interconnect_0|router|Equal3~0_combout  & 
// (!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & \plat|cpu|cpu|W_alu_result [4]))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [5]),
	.datab(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg3_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|W_alu_result [4]),
	.datae(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.dataf(!\plat|cpu|cpu|W_alu_result [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0 .lut_mask = 64'h0000001000000000;
defparam \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1]))) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout  & 
// \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1])) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0003000301000100;
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N38
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ( (!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0] $ (((!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ))))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0000000022282228;
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000000000FF00FF;
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N43
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal10~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal10~1_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q  & (!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q  & (\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q  & 
// \plat|mm_interconnect_0|router|Equal8~0_combout ))) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|router|Equal8~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal10~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal10~1 .lut_mask = 64'h0000000000080008;
defparam \plat|mm_interconnect_0|router|Equal10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N38
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y15_N59
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1_combout  = ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [0] & ( \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1] & ( 
// (\plat|seven_seg0|always0~1_combout  & \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [0] & ( 
// !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1] & ( (\plat|seven_seg0|always0~1_combout  & (!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout )) ) ) )

	.dataa(!\plat|seven_seg0|always0~1_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datae(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [0]),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0050000000550000;
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N58
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout  = ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( 
// (\plat|mm_interconnect_0|router|Equal10~1_combout  & ((!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]))) ) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1] & ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & 
// (!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1] & \plat|mm_interconnect_0|router|Equal10~1_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|router|Equal10~1_combout ),
	.datae(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0 .lut_mask = 64'h0050000000AF0000;
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0_combout  = ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & ( \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [0] & ( 
// (\plat|seven_seg0|always0~1_combout  & (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & !\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout )) ) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [0] & ( (\plat|seven_seg0|always0~1_combout  & 
// (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout )) ) ) )

	.dataa(!\plat|seven_seg0|always0~1_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datae(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0005000005000000;
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N17
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout  & ( 
// ((!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1])) # (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ) ) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout  & ( (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & 
// !\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]) ) ) ) # ( \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0] & ( !\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout  & ( 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0000FF0F3030FF3F;
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N25
dffeas \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y15_N16
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ( 
// (!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1] & ( 
// \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ( (\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout  & (\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0] & 
// !\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) ) ) ) # ( \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ( 
// (!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|write~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0000FFF00300FFF0;
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N19
dffeas \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N0
cyclonev_lcell_comb \plat|seven_seg0|always0~1 (
// Equation(s):
// \plat|seven_seg0|always0~1_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( \plat|mm_interconnect_0|router|Equal8~0_combout  & ( (!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q  & (!\plat|cpu|cpu|W_alu_result [6] & 
// (\plat|cpu|cpu|W_alu_result [5] & !\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result [6]),
	.datac(!\plat|cpu|cpu|W_alu_result [5]),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg0|always0~1 .extended_lut = "off";
defparam \plat|seven_seg0|always0~1 .lut_mask = 64'h0000000000000800;
defparam \plat|seven_seg0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & (\plat|seven_seg0|always0~1_combout  & !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1]))) ) ) # ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter 
// [0] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|seven_seg0|always0~1_combout  & \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1])) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datab(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datac(!\plat|seven_seg0|always0~1_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0005000501000100;
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N37
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N6
cyclonev_lcell_comb \plat|seven_seg0|always0~2 (
// Equation(s):
// \plat|seven_seg0|always0~2_combout  = ( \plat|seven_seg0|always0~1_combout  & ( \plat|seven_seg0|always0~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|seven_seg0|always0~1_combout ),
	.dataf(!\plat|seven_seg0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg0|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg0|always0~2 .extended_lut = "off";
defparam \plat|seven_seg0|always0~2 .lut_mask = 64'h0000000000004040;
defparam \plat|seven_seg0|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N49
dffeas \plat|seven_seg0|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[6] .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y16_N47
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg0|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N44
dffeas \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N42
cyclonev_lcell_comb \plat|seven_seg3|always0~0 (
// Equation(s):
// \plat|seven_seg3|always0~0_combout  = ( \plat|seven_seg0|always0~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0] & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & \plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|seven_seg3_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|seven_seg0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg3|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg3|always0~0 .extended_lut = "off";
defparam \plat|seven_seg3|always0~0 .lut_mask = 64'h0000000000080008;
defparam \plat|seven_seg3|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N58
dffeas \plat|seven_seg3|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg3|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg3|data_out[6] .is_wysiwyg = "true";
defparam \plat|seven_seg3|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y16_N50
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg3|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~27 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~27_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [6] & ( \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [6] & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [6]) # 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [6] & ( \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ( (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [6] & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [6]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [6] & ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [6]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [6] & ( 
// !\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [6]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [6]),
	.datab(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [6]),
	.datae(!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [6]),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~27 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~27 .lut_mask = 64'hFAFAC8C8FA00C800;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal7~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal7~0_combout  = (!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & \plat|cpu|cpu|W_alu_result [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|W_alu_result [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal7~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal7~0 .lut_mask = 64'h00F000F000F000F0;
defparam \plat|mm_interconnect_0|router|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N53
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1_combout  = ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0] & ( 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout  & \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout )) ) ) ) # ( 
// \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1] & ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datae(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000030300030000;
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N19
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0_combout  = ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0] & ( \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1] & ( 
// (\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout  & \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0] & ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout  & (!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & 
// \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0]),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0404000005050000;
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N52
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1] & ( 
// (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ((!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ))) ) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout  & \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datae(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h000300FC00000000;
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N2
dffeas \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~8 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout  = ( \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & 
// (!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0]~DUPLICATE_q )))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~8 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~8 .lut_mask = 64'h0000000010401040;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1] & 
// (\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & (\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ))) # (\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1] & 
// (((\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & \plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout )) # (\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [0]))) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & ( ((\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & \plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout )) # 
// (\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [0]) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h03FF03FF03570357;
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N35
dffeas \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [0] ) ) ) # ( \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0_combout  & 
// (\plat|mm_interconnect_0|router|Equal7~0_combout  & (\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [0] & \plat|mm_interconnect_0|router|Equal0~1_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(!\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [0]),
	.datad(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datae(!\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0001FFFF0000F0F0;
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N1
dffeas \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal7~0_combout  & ( !\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|router|Equal0~0_combout  & (!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q  & !\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datac(!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0 .lut_mask = 64'h0000200000000000;
defparam \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0_combout  & ( \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000000000FF00FF;
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N31
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N6
cyclonev_lcell_comb \plat|seven_seg2|always0~0 (
// Equation(s):
// \plat|seven_seg2|always0~0_combout  = ( \plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout  & ( \plat|seven_seg0|always0~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1] & !\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0])) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|seven_seg2_s1_translator|wait_latency_counter [0]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg2_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|seven_seg0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg2|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg2|always0~0 .extended_lut = "off";
defparam \plat|seven_seg2|always0~0 .lut_mask = 64'h0000000000004040;
defparam \plat|seven_seg2|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N8
dffeas \plat|seven_seg2|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg2|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg2|data_out[6] .is_wysiwyg = "true";
defparam \plat|seven_seg2|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N17
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg2|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N31
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & !\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0])) ) ) # ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1] & ( 
// (!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// !\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0 .lut_mask = 64'h0200020003000300;
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N32
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1])))) ) ) # ( 
// !\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0010001001100110;
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N47
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~5 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout  = ( \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q )) ) ) ) # ( 
// \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & ( !\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1] & 
// (\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~5 .lut_mask = 64'h0000000C000000C0;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout  & ( ((\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [0] & 
// ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ) ) ) # ( 
// !\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout  & ( (\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h2323232323FF23FF;
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N17
dffeas \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal4~0 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal4~0_combout  = ( !\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q  & ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & (!\plat|cpu|cpu|W_alu_result [5] & 
// \plat|mm_interconnect_0|router|Equal3~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result [5]),
	.datac(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal4~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal4~0 .lut_mask = 64'h0000000004040000;
defparam \plat|mm_interconnect_0|router|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [0] & 
// (((\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|router|Equal4~0_combout )))) ) ) # ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_0|router|Equal4~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00EE00EE02EE02EE;
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y14_N14
dffeas \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  = ( \plat|mm_interconnect_0|router|Equal3~0_combout  & ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1] & (!\plat|cpu|cpu|W_alu_result [5] & !\plat|cpu|cpu|W_alu_result [11]))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|cpu|cpu|W_alu_result [5]),
	.datad(!\plat|cpu|cpu|W_alu_result [11]),
	.datae(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0 .lut_mask = 64'h0000000000004000;
defparam \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & 
// (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1] & ((!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout )))) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & !\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]))) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h010001000E000E00;
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000000000FF00FF;
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N53
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N54
cyclonev_lcell_comb \plat|seven_seg5|data_out[6]~feeder (
// Equation(s):
// \plat|seven_seg5|data_out[6]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg5|data_out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg5|data_out[6]~feeder .extended_lut = "off";
defparam \plat|seven_seg5|data_out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg5|data_out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N54
cyclonev_lcell_comb \plat|seven_seg5|always0~0 (
// Equation(s):
// \plat|seven_seg5|always0~0_combout  = ( \plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout  & ( \plat|seven_seg0|always0~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|seven_seg5_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|seven_seg0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg5|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg5|always0~0 .extended_lut = "off";
defparam \plat|seven_seg5|always0~0 .lut_mask = 64'h00000000000000C0;
defparam \plat|seven_seg5|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N56
dffeas \plat|seven_seg5|data_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg5|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[6] .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N14
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg5|data_out [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~28 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~28_combout  = ( \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [6] & ( ((\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [6])) # (\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]) ) ) # ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [6] & ( 
// (\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [6]) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [6]),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~28 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~28 .lut_mask = 64'h11111F1F11111F1F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~7_combout  = ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & ( \plat|ram|the_altsyncram|auto_generated|q_a [6] ) ) # ( !\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0] & ( \plat|ram|the_altsyncram|auto_generated|q_a [6] & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~27_combout ) # (((\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [6] & 
// \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\plat|mm_interconnect_0|rsp_mux|src_payload~28_combout )) ) ) ) # ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [6] & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~27_combout ) # (((\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [6] & 
// \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\plat|mm_interconnect_0|rsp_mux|src_payload~28_combout )) ) ) ) # ( !\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [6] & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~27_combout ) # (((\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [6] & 
// \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) # (\plat|mm_interconnect_0|rsp_mux|src_payload~28_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [6]),
	.datab(!\plat|mm_interconnect_0|rsp_mux|src_payload~27_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_payload~28_combout ),
	.datae(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 64'hCDFFCDFFCDFFFFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N59
dffeas \plat|cpu|cpu|av_ld_byte0_data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N12
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[6]~5 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[6]~5_combout  = ( \plat|cpu|cpu|W_alu_result [6] & ( \plat|cpu|cpu|av_ld_byte0_data [6] & ( ((!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & !\plat|cpu|cpu|R_ctrl_br_cmp~q )) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) ) # ( 
// !\plat|cpu|cpu|W_alu_result [6] & ( \plat|cpu|cpu|av_ld_byte0_data [6] & ( \plat|cpu|cpu|R_ctrl_ld~q  ) ) ) # ( \plat|cpu|cpu|W_alu_result [6] & ( !\plat|cpu|cpu|av_ld_byte0_data [6] & ( (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & 
// (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & !\plat|cpu|cpu|R_ctrl_ld~q )) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datae(!\plat|cpu|cpu|W_alu_result [6]),
	.dataf(!\plat|cpu|cpu|av_ld_byte0_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[6]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[6]~5 .lut_mask = 64'h0000A00000FFA0FF;
defparam \plat|cpu|cpu|W_rf_wr_data[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N42
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[5]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[5]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[5]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N44
dffeas \plat|cpu|cpu|d_writedata[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N11
dffeas \plat|seven_seg4|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg4|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg4|data_out[5] .is_wysiwyg = "true";
defparam \plat|seven_seg4|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[5]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[5]~feeder_combout  = ( \plat|seven_seg4|data_out [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|seven_seg4|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[5]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N34
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N40
dffeas \plat|seven_seg2|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg2|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg2|data_out[5] .is_wysiwyg = "true";
defparam \plat|seven_seg2|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N47
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg2|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N59
dffeas \plat|seven_seg5|data_out[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N44
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg5|data_out[5]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~26 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~26_combout  = ( \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [5] & ( \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [5]) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [5] & ( 
// \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [5] ) ) ) # ( \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [5] & ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [5]),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [5]),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~26 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~26 .lut_mask = 64'h00000F0F33333F3F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N40
dffeas \plat|seven_seg0|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[5] .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[5]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[5]~feeder_combout  = ( \plat|seven_seg0|data_out [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|seven_seg0|data_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[5]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N31
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N27
cyclonev_lcell_comb \plat|seven_seg1|data_out[5]~feeder (
// Equation(s):
// \plat|seven_seg1|data_out[5]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg1|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg1|data_out[5]~feeder .extended_lut = "off";
defparam \plat|seven_seg1|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg1|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N28
dffeas \plat|seven_seg1|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg1|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[5] .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N5
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg1|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N48
cyclonev_lcell_comb \plat|seven_seg3|data_out[5]~feeder (
// Equation(s):
// \plat|seven_seg3|data_out[5]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg3|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg3|data_out[5]~feeder .extended_lut = "off";
defparam \plat|seven_seg3|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg3|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N49
dffeas \plat|seven_seg3|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg3|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg3|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg3|data_out[5] .is_wysiwyg = "true";
defparam \plat|seven_seg3|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N2
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg3|data_out [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~25 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~25_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [5] & ( \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [5] & (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [5]) # 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [5] & ( \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ( (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [5] & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [5]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( 
// \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [5] & ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [5]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [5] & ( 
// !\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [5]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [5]),
	.datab(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [5]),
	.datad(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [5]),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~25 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~25 .lut_mask = 64'hFFF0CCC0AAA08880;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N56
dffeas \plat|cpu|cpu|d_writedata[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [5],\plat|cpu|cpu|d_writedata [4]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],
\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~6_combout  = ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & ( \plat|ram|the_altsyncram|auto_generated|q_a [5] ) ) # ( !\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg 
// [0] & ( \plat|ram|the_altsyncram|auto_generated|q_a [5] & ( ((!\plat|mm_interconnect_0|rsp_mux|src_payload~25_combout ) # ((\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [5] & 
// \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) # (\plat|mm_interconnect_0|rsp_mux|src_payload~26_combout ) ) ) ) # ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [5] & ( ((!\plat|mm_interconnect_0|rsp_mux|src_payload~25_combout ) # ((\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [5] & 
// \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) # (\plat|mm_interconnect_0|rsp_mux|src_payload~26_combout ) ) ) ) # ( !\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [5] & ( ((!\plat|mm_interconnect_0|rsp_mux|src_payload~25_combout ) # ((\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [5] & 
// \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) # (\plat|mm_interconnect_0|rsp_mux|src_payload~26_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [5]),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|rsp_mux|src_payload~26_combout ),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_payload~25_combout ),
	.datae(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 64'hFF1FFF1FFF1FFFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N37
dffeas \plat|cpu|cpu|av_ld_byte0_data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N15
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[5]~4 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[5]~4_combout  = ( \plat|cpu|cpu|W_alu_result [5] & ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte0_data [5]) ) ) ) # ( !\plat|cpu|cpu|W_alu_result [5] & ( 
// \plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & \plat|cpu|cpu|av_ld_byte0_data [5]) ) ) ) # ( \plat|cpu|cpu|W_alu_result [5] & ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & 
// ((!\plat|cpu|cpu|R_ctrl_br_cmp~q ))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|av_ld_byte0_data [5])) ) ) ) # ( !\plat|cpu|cpu|W_alu_result [5] & ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & 
// \plat|cpu|cpu|av_ld_byte0_data [5]) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(!\plat|cpu|cpu|av_ld_byte0_data [5]),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|cpu|cpu|W_alu_result [5]),
	.dataf(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[5]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[5]~4 .lut_mask = 64'h1111BB1111111111;
defparam \plat|cpu|cpu|W_rf_wr_data[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N32
dffeas \plat|cpu|cpu|E_src2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[6]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[5]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[6]~3 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[6]~3_combout  = ( \plat|cpu|cpu|E_src1[6]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu|cpu|E_src2 [6]))) ) ) # ( !\plat|cpu|cpu|E_src1[6]~DUPLICATE_q  
// & ( (!\plat|cpu|cpu|E_src2 [6] & (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu|cpu|E_src2 [6] & ((\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|E_src2 [6]),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[6]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[6]~3 .lut_mask = 64'h8833883311EE11EE;
defparam \plat|cpu|cpu|E_logic_result[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N57
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[6]~4 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[6]~4_combout  = ( \plat|cpu|cpu|Add2~13_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[6]~3_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [6])))) ) ) # ( !\plat|cpu|cpu|Add2~13_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & ((\plat|cpu|cpu|E_logic_result[6]~3_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [6])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [6]),
	.datad(!\plat|cpu|cpu|E_logic_result[6]~3_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[6]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[6]~4 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|cpu|cpu|E_alu_result[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N59
dffeas \plat|cpu|cpu|W_alu_result[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal0~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal0~1_combout  = ( \plat|mm_interconnect_0|router|Equal0~0_combout  & ( (!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q  & (!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q  & !\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|W_alu_result[6]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|W_alu_result[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal0~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal0~1 .lut_mask = 64'h00000000C000C000;
defparam \plat|mm_interconnect_0|router|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  = ( !\plat|mm_interconnect_0|router|always1~0_combout  & ( !\plat|mm_interconnect_0|router|src_channel[1]~1_combout  & ( (\plat|mm_interconnect_0|router|Equal0~2_combout  & 
// !\plat|mm_interconnect_0|router|src_channel[1]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|Equal0~2_combout ),
	.datad(!\plat|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datae(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 .lut_mask = 64'h0F00000000000000;
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N17
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N31
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( 
// ((\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout )) # (\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) ) ) # ( 
// !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & 
// \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ) ) ) ) # ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] & ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & 
// \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0303FFFF030303FF;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N26
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( 
// !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0] ) ) ) # ( \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] ) ) # ( 
// !\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0] & ( (\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & 
// (\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout  & \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0])) ) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~1_combout ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [0]),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0005FFFF0000FF00;
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N16
dffeas \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  = ( !\plat|mm_interconnect_0|router|src_channel[1]~0_combout  & ( (\plat|mm_interconnect_0|router|Equal0~1_combout  & (!\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1] & !\plat|mm_interconnect_0|router|always1~2_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.datab(!\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|router|always1~2_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .lut_mask = 64'h4000400000000000;
defparam \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  $ (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0])))) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 64'h0000000002080208;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N37
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]))) ) ) # ( 
// !\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1])) ) )

	.dataa(!\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0011001101000100;
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N41
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & !\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0])) ) ) # ( !\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1] & ( 
// (\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout  & (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & 
// !\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h1000100011001100;
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N38
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout  = ( !\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1] & ( (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & 
// (!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0] $ (((!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ) # (!\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ))))) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datac(!\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0132013200000000;
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout  & ( \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N26
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ( ((\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & 
// \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout )) # (\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]) ) ) # ( !\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ( 
// (!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0] & (((\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout )))) # 
// (\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & 
// \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout )))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h444F444F555F555F;
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N40
dffeas \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y15_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|router|Equal3~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|Equal3~1_combout  = ( !\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q  & ( !\plat|cpu|cpu|W_alu_result [5] & ( (\plat|mm_interconnect_0|router|Equal3~0_combout  & (\plat|mm_interconnect_0|router|Equal0~0_combout  & 
// !\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datad(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|W_alu_result [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|Equal3~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|Equal3~1 .lut_mask = 64'h0500000000000000;
defparam \plat|mm_interconnect_0|router|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout  & ( (!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0] & 
// (((\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ((\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|router|Equal3~1_combout )))) ) ) # ( !\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout  & ( 
// (\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ))) ) )

	.dataa(!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|router|Equal3~1_combout ),
	.datad(!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00EE00EE04EE04EE;
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y15_N38
dffeas \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout  = ( !\plat|cpu|cpu|W_alu_result [5] & ( \plat|mm_interconnect_0|router|Equal3~0_combout  & ( (!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1] & (!\plat|cpu|cpu|W_alu_result [4] & 
// (!\plat|cpu|cpu|W_alu_result [11] & \plat|mm_interconnect_0|router|Equal0~0_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|cpu|cpu|W_alu_result [4]),
	.datac(!\plat|cpu|cpu|W_alu_result [11]),
	.datad(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datae(!\plat|cpu|cpu|W_alu_result [5]),
	.dataf(!\plat|mm_interconnect_0|router|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0 .lut_mask = 64'h0000000000800000;
defparam \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N40
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~6 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  = ( \plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & 
// (\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout  & (!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & !\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ))) ) ) # ( 
// !\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout  & 
// (!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~6 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~6 .lut_mask = 64'h0010001010001000;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~4 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout  = ( \plat|mm_interconnect_0|router|Equal7~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (\plat|cpu|cpu|d_read~q  & 
// (\plat|mm_interconnect_0|router|Equal10~0_combout  & !\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|cpu|cpu|d_read~q ),
	.datac(!\plat|mm_interconnect_0|router|Equal10~0_combout ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~4 .lut_mask = 64'h0000000001000100;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~3 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  = ( \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|router|Equal10~1_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & 
// (!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1] & (!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ))) ) ) ) 
// # ( !\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|router|Equal10~1_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used 
// [1] & (\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & !\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|mm_interconnect_0|seven_seg0_s1_agent_rsp_fifo|mem_used [1]),
	.datac(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|Equal10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .lut_mask = 64'h0000000004004000;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1]~0_combout  = ( !\plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout  & ( (\plat|mm_interconnect_0|router|Equal7~0_combout  & 
// (\plat|mm_interconnect_0|router|always1~2_combout  & (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & !\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))) ) )

	.dataa(!\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.datab(!\plat|mm_interconnect_0|router|always1~2_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1]~0 .lut_mask = 64'h0100010000000000;
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~2_combout  = ( !\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0] & ( \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]),
	.dataf(!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~2 .lut_mask = 64'h00000000FFFF0000;
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N8
dffeas \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1]~0_combout  & ( !\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0] $ 
// (!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1 .lut_mask = 64'h000000000FF00FF0;
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N29
dffeas \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|router|always1~2_combout  & ( 
// (!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0] $ (((!\plat|mm_interconnect_0|router|Equal7~0_combout ) # 
// (\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ))))) ) ) ) # ( !\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|router|always1~2_combout  & ( 
// (!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]) ) ) ) # ( \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( 
// !\plat|mm_interconnect_0|router|always1~2_combout  & ( (!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]) ) ) ) # ( 
// !\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( !\plat|mm_interconnect_0|router|always1~2_combout  & ( (!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1] & 
// \plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|switch_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|router|Equal7~0_combout ),
	.datad(!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h2222222222222822;
defparam \plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N58
dffeas \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~13 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~13_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout  & ( !\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1] & ( 
// \plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.dataf(!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~13 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~13 .lut_mask = 64'h0000333300000000;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N11
dffeas \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|cmd_demux|sink_ready~13_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_0|cmd_demux|sink_ready~13_combout  ) # ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~13_combout  & ( 
// (\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]))) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h00CF00CFFFFFFFFF;
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N56
dffeas \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout  & ( (!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0] & 
// (((\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout )))) ) ) # ( !\plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.datad(!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00EE00EE04EE04EE;
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N59
dffeas \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout  & ( \plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (!\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & (!\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & ((!\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ) # (\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q 
// )))) ) ) ) # ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout  & ( !\plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout  & ( (!\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout  & 
// !\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datad(!\plat|mm_interconnect_0|switch_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.dataf(!\plat|mm_interconnect_0|switch_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 64'hA0A0000080A00000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout  = ( \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & ( !\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( 
// !\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q  ) ) ) # ( !\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & ( !\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( 
// (!\plat|cpu|cpu|d_write~DUPLICATE_q  & !\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|d_write~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 .lut_mask = 64'hF000FF0000000000;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~11 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout  = ( \plat|mm_interconnect_0|router|Equal10~0_combout  & ( \plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & 
// (!\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q  & (!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & \plat|cpu|cpu|d_read~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datad(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|router|Equal10~0_combout ),
	.dataf(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~11 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~11 .lut_mask = 64'h0000000000000040;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N29
dffeas \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2_combout  = ( \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0_combout  & ( !\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N1
dffeas \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~3 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~3_combout  = ( \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( !\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q  & ( (\plat|cpu|cpu|W_alu_result [5] & (!\plat|cpu|cpu|W_alu_result [6] & 
// (\plat|mm_interconnect_0|router|Equal0~0_combout  & !\plat|cpu|cpu|W_alu_result [11]))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [5]),
	.datab(!\plat|cpu|cpu|W_alu_result [6]),
	.datac(!\plat|mm_interconnect_0|router|Equal0~0_combout ),
	.datad(!\plat|cpu|cpu|W_alu_result [11]),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.dataf(!\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~3 .lut_mask = 64'h0000040000000000;
defparam \plat|mm_interconnect_0|router|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|router|always1~3_combout  & ( \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0]) ) ) ) # ( !\plat|mm_interconnect_0|router|always1~3_combout  & ( 
// \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0]) ) ) ) # ( 
// \plat|mm_interconnect_0|router|always1~3_combout  & ( !\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1] & 
// (!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0] $ (((!\plat|cpu|cpu|W_alu_result [4]) # (!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ))))) ) ) ) # ( !\plat|mm_interconnect_0|router|always1~3_combout  & ( 
// !\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|cpu|cpu|W_alu_result [4]),
	.datad(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datae(!\plat|mm_interconnect_0|router|always1~3_combout ),
	.dataf(!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h2222222822222222;
defparam \plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0_combout  = ( \plat|mm_interconnect_0|router|always1~0_combout  & ( (!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1] & 
// (!\plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0_combout  & \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout )) ) )

	.dataa(!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0_combout ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0 .lut_mask = 64'h0000000000A000A0;
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0_combout  & 
// !\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1]) ) ) # ( !\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0_combout  & 
// \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1]~0_combout ),
	.datad(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1 .lut_mask = 64'h000F000F0F000F00;
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N59
dffeas \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = ( \plat|mm_interconnect_0|router|always1~0_combout  & ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1] & (!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0] $ 
// (!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [1]),
	.datab(!\plat|mm_interconnect_0|switch2_s1_translator|wait_latency_counter [0]),
	.datac(!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datae(!\plat|mm_interconnect_0|router|always1~0_combout ),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 64'h0000000000002080;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N14
dffeas \plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ((\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [0] & ((!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0]) # 
// (\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout )

	.dataa(!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datad(!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h0FDF0FDF0FDF0FDF;
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N7
dffeas \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0_combout  & ( (!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [0] & 
// (((\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout )))) ) ) # ( !\plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout ),
	.datad(!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00EE00EE04EE04EE;
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y14_N28
dffeas \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~2 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  = ( \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1] & ( \plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (\plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout  & !\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) ) ) ) # ( !\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1] & ( 
// \plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0_combout  & ( (!\plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout  & (\plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0_combout  & 
// ((\plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout )))) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout  & ((!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ) # 
// ((\plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0_combout  & \plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout )))) ) ) ) # ( !\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1] & ( 
// !\plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0_combout  & ( (\plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0_combout  & \plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|sink_ready~11_combout ),
	.datab(!\plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(!\plat|mm_interconnect_0|switch2_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout ),
	.datae(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|mm_interconnect_0|switch2_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~2 .lut_mask = 64'h0033000050735050;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1_combout  = ( !\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout  & ( \plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( 
// !\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  ) ) ) # ( !\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout  & ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( 
// (!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ) # ((!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & (\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout  & \plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~0_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1 .lut_mask = 64'hAAAE0000AAAA0000;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N1
dffeas \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  = ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & ( (\plat|cpu|cpu|d_write~DUPLICATE_q  & 
// !\plat|cpu|cpu|d_read~DUPLICATE_q ) ) ) ) # ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & ( (\plat|cpu|cpu|d_read~DUPLICATE_q ) # (\plat|cpu|cpu|d_write~DUPLICATE_q ) ) ) ) # 
// ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( !\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & ( (\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q  & (\plat|cpu|cpu|d_write~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & !\plat|cpu|cpu|d_read~DUPLICATE_q ))) ) ) ) # ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( !\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & ( 
// ((\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q  & (\plat|cpu|cpu|d_write~DUPLICATE_q  & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ))) # (\plat|cpu|cpu|d_read~DUPLICATE_q ) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_translator|end_begintransfer~q ),
	.datab(!\plat|cpu|cpu|d_write~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 .lut_mask = 64'h01FF010033FF3300;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout  = ( \plat|cpu|cpu|d_write~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  & (((!\plat|mm_interconnect_0|cmd_demux|WideOr0~combout  
// & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q )) # (\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ))) ) ) # ( !\plat|cpu|cpu|d_write~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  & \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_write~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 .lut_mask = 64'h00AA00AA08AA08AA;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N32
dffeas \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N9
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_s1_agent|m0_write~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  = ( \plat|cpu|cpu|d_write~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q  & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_write~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_agent|m0_write~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_s1_agent|m0_write~0 .lut_mask = 64'h0000000000F000F0;
defparam \plat|mm_interconnect_0|btn_s1_agent|m0_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  & !\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1]))) ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0] & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & (\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  & 
// \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1])) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0003000301000100;
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N7
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~10 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout  = ( \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q )) ) ) ) # ( 
// !\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout  & ( (!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0] & \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q )) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg4_s1_translator|wait_latency_counter [0]),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datae(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~10 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~10 .lut_mask = 64'h00000000000A00A0;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|router|Equal0~1_combout  & ( !\plat|mm_interconnect_0|router|src_channel[1]~0_combout  & ( (!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] 
// & (\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q  & \plat|cpu|cpu|W_alu_result [4])) ) ) ) # ( !\plat|mm_interconnect_0|router|Equal0~1_combout  & ( !\plat|mm_interconnect_0|router|src_channel[1]~0_combout  & ( 
// (!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|router|always1~2_combout ) # ((\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q  & \plat|cpu|cpu|W_alu_result [4])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|W_alu_result [4]),
	.datad(!\plat|mm_interconnect_0|router|always1~2_combout ),
	.datae(!\plat|mm_interconnect_0|router|Equal0~1_combout ),
	.dataf(!\plat|mm_interconnect_0|router|src_channel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'hAA02020200000000;
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout  & ( 
// (!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (!\plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout  & (!\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout  & !\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ))) ) ) 
// ) # ( !\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  & ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout  & ( (!\plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout  & 
// (!\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout  & !\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|sink_ready~10_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.datae(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 64'hC000800000000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N6
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|WideOr0 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|WideOr0~combout  = ( !\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & ( (\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout  & (!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & 
// (!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & \plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0 .lut_mask = 64'h0040004000000000;
defparam \plat|mm_interconnect_0|cmd_demux|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout  = ( \plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & ( (\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ) 
// ) ) # ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~combout  & ( (\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & (((\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & \plat|cpu|cpu|d_read~q )) # 
// (\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datab(!\plat|cpu|cpu|d_read~q ),
	.datac(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .lut_mask = 64'h010F010F000F000F;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N47
dffeas \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y15_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  = ( \plat|cpu|cpu|d_read~DUPLICATE_q  & ( !\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout  & ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h0000000000FF00FF;
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N0
cyclonev_lcell_comb \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~3_combout  = (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datad(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~3 .lut_mask = 64'h000F000F000F000F;
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y16_N38
dffeas \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~3_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N37
dffeas \plat|seven_seg1|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[4] .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N58
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg1|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N21
cyclonev_lcell_comb \plat|seven_seg0|data_out[4]~feeder (
// Equation(s):
// \plat|seven_seg0|data_out[4]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg0|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg0|data_out[4]~feeder .extended_lut = "off";
defparam \plat|seven_seg0|data_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg0|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N23
dffeas \plat|seven_seg0|data_out[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg0|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N17
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg0|data_out[4]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N49
dffeas \plat|seven_seg3|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg3|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg3|data_out[4] .is_wysiwyg = "true";
defparam \plat|seven_seg3|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N56
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg3|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~23 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~23_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [4] & ( \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [4] & (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [4])))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [4] & ( \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [4] & ((!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [4]))) ) ) ) # ( 
// \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [4] & ( !\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [4]))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [4] & ( 
// !\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [4]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [4]),
	.datab(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [4]),
	.datae(!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [4]),
	.dataf(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~23 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~23 .lut_mask = 64'hFFCCF0C0AA88A080;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y16_N0
cyclonev_lcell_comb \plat|seven_seg4|data_out[4]~feeder (
// Equation(s):
// \plat|seven_seg4|data_out[4]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg4|data_out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg4|data_out[4]~feeder .extended_lut = "off";
defparam \plat|seven_seg4|data_out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg4|data_out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y16_N1
dffeas \plat|seven_seg4|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg4|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg4|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg4|data_out[4] .is_wysiwyg = "true";
defparam \plat|seven_seg4|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N7
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg4|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N38
dffeas \plat|seven_seg2|data_out[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg2|data_out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg2|data_out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|seven_seg2|data_out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N29
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg2|data_out[4]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N25
dffeas \plat|seven_seg5|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[4] .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N26
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg5|data_out [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~24 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~24_combout  = ( \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [4] & ( \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [4]) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [4] & ( 
// \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [4] ) ) ) # ( \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [4] & ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [4]),
	.datab(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [4]),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~24 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~24 .lut_mask = 64'h0000333355557777;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N45
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~5_combout  = ( \plat|mm_interconnect_0|rsp_mux|src_payload~24_combout  & ( \plat|ram|the_altsyncram|auto_generated|q_a [4] ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_payload~24_combout  & ( 
// \plat|ram|the_altsyncram|auto_generated|q_a [4] & ( ((!\plat|mm_interconnect_0|rsp_mux|src_payload~23_combout ) # ((\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [4]))) # (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( \plat|mm_interconnect_0|rsp_mux|src_payload~24_combout  & ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [4] ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_payload~24_combout  & ( !\plat|ram|the_altsyncram|auto_generated|q_a [4] & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~23_combout ) # 
// ((\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [4])) ) ) )

	.dataa(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|rsp_mux|src_payload~23_combout ),
	.datad(!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [4]),
	.datae(!\plat|mm_interconnect_0|rsp_mux|src_payload~24_combout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 64'hF0F3FFFFF5F7FFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N46
dffeas \plat|cpu|cpu|av_ld_byte0_data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N48
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[4]~3 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[4]~3_combout  = ( \plat|cpu|cpu|av_ld_byte0_data [4] & ( ((!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (\plat|cpu|cpu|W_alu_result [4] & !\plat|cpu|cpu|R_ctrl_br_cmp~q ))) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_byte0_data [4] & ( (!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & (\plat|cpu|cpu|W_alu_result [4] & (!\plat|cpu|cpu|R_ctrl_ld~q  & !\plat|cpu|cpu|R_ctrl_br_cmp~q ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result [4]),
	.datac(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte0_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[4]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[4]~3 .lut_mask = 64'h200020002F0F2F0F;
defparam \plat|cpu|cpu|W_rf_wr_data[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N33
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[3]~3 (
// Equation(s):
// \plat|cpu|cpu|R_src1[3]~3_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # ((\plat|cpu|cpu|D_iw [7])))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~5_sumout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|R_src1~1_combout  & 
// ((\plat|cpu|cpu|D_iw [7])))) # (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~5_sumout )))) ) )

	.dataa(!\plat|cpu|cpu|R_src1~0_combout ),
	.datab(!\plat|cpu|cpu|R_src1~1_combout ),
	.datac(!\plat|cpu|cpu|Add0~5_sumout ),
	.datad(!\plat|cpu|cpu|D_iw [7]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[3]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[3]~3 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu|cpu|R_src1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N35
dffeas \plat|cpu|cpu|E_src1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N51
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[3]~1 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[3]~1_combout  = ( \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( !\plat|cpu|cpu|E_src1 [3] $ (!\plat|cpu|cpu|E_src2 [3]) ) ) ) # ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( 
// \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( (\plat|cpu|cpu|E_src1 [3] & \plat|cpu|cpu|E_src2 [3]) ) ) ) # ( \plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( (\plat|cpu|cpu|E_src2 [3]) # (\plat|cpu|cpu|E_src1 [3]) 
// ) ) ) # ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & ( (!\plat|cpu|cpu|E_src1 [3] & !\plat|cpu|cpu|E_src2 [3]) ) ) )

	.dataa(!\plat|cpu|cpu|E_src1 [3]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [3]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[3]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[3]~1 .lut_mask = 64'hA0A05F5F05055A5A;
defparam \plat|cpu|cpu|E_logic_result[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N15
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[3]~1 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[3]~1_combout  = (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\plat|cpu|cpu|E_shift_rot_result [2]))) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & (\plat|cpu|cpu|E_shift_rot_result [4]))

	.dataa(!\plat|cpu|cpu|E_shift_rot_result [4]),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[3]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[3]~1 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N16
dffeas \plat|cpu|cpu|E_shift_rot_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[3]~1_combout ),
	.asdata(\plat|cpu|cpu|E_src1[3]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[3]~2 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[3]~2_combout  = ( \plat|cpu|cpu|R_ctrl_logic~q  & ( \plat|cpu|cpu|Add2~5_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|E_logic_result[3]~1_combout )) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// ((\plat|cpu|cpu|E_shift_rot_result [3]))) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_logic~q  & ( \plat|cpu|cpu|Add2~5_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q ) # (\plat|cpu|cpu|E_shift_rot_result [3]) ) ) ) # ( \plat|cpu|cpu|R_ctrl_logic~q  & ( 
// !\plat|cpu|cpu|Add2~5_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|E_logic_result[3]~1_combout )) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((\plat|cpu|cpu|E_shift_rot_result [3]))) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_logic~q  & ( 
// !\plat|cpu|cpu|Add2~5_sumout  & ( (\plat|cpu|cpu|E_shift_rot_result [3] & \plat|cpu|cpu|R_ctrl_shift_rot~q ) ) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[3]~1_combout ),
	.datab(!\plat|cpu|cpu|E_shift_rot_result [3]),
	.datac(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.dataf(!\plat|cpu|cpu|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[3]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[3]~2 .lut_mask = 64'h03035353F3F35353;
defparam \plat|cpu|cpu|E_alu_result[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N5
dffeas \plat|cpu|cpu|W_alu_result[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N47
dffeas \plat|cpu|cpu|d_writedata[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N38
dffeas \plat|seven_seg2|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg2|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg2|data_out[3] .is_wysiwyg = "true";
defparam \plat|seven_seg2|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N29
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg2|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N55
dffeas \plat|seven_seg5|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[3] .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N26
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg5|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~22 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~22_combout  = ( \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [3] & ( \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [3]) # (\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [3] & ( 
// \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [3] ) ) ) # ( \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [3] & ( 
// !\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [3]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [3]),
	.dataf(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~22 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~22 .lut_mask = 64'h000055550F0F5F5F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N34
dffeas \plat|seven_seg4|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg4|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg4|data_out[3] .is_wysiwyg = "true";
defparam \plat|seven_seg4|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[3]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[3]~feeder_combout  = ( \plat|seven_seg4|data_out [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|seven_seg4|data_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[3]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N34
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y14_N12
cyclonev_lcell_comb \plat|seven_seg1|data_out[3]~feeder (
// Equation(s):
// \plat|seven_seg1|data_out[3]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg1|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg1|data_out[3]~feeder .extended_lut = "off";
defparam \plat|seven_seg1|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg1|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y14_N13
dffeas \plat|seven_seg1|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg1|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[3] .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y16_N5
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg1|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N23
dffeas \plat|seven_seg0|data_out[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N4
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg0|data_out[3]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N45
cyclonev_lcell_comb \plat|seven_seg3|data_out[3]~feeder (
// Equation(s):
// \plat|seven_seg3|data_out[3]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg3|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg3|data_out[3]~feeder .extended_lut = "off";
defparam \plat|seven_seg3|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg3|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N46
dffeas \plat|seven_seg3|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg3|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg3|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg3|data_out[3] .is_wysiwyg = "true";
defparam \plat|seven_seg3|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y16_N5
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg3|data_out [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y16_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~21 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~21_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [3] & ( \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [3] & (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [3])))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [3] & ( \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [3] & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [3]))) ) ) ) # ( 
// \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [3] & ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [3]))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [3] & ( 
// !\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [3]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [3]),
	.datac(!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [3]),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [3]),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~21 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~21 .lut_mask = 64'hEEEEEE00E0E0E000;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N50
dffeas \plat|cpu|cpu|d_writedata[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [3],\plat|cpu|cpu|d_writedata [2]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [11],\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result [7],\plat|cpu|cpu|W_alu_result [6],
\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result [4],\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~4_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [3] & ( \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (((!\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ) # (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [3])) # 
// (\plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [3] & ( \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// ((!\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ) # (\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [3])) # (\plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|q_a [3] & ( 
// !\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( ((!\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ) # (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) # 
// (\plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [3] & ( !\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ) # (\plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_payload~22_combout ),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [3]),
	.datac(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_payload~21_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|q_a [3]),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 64'hFF55FF5FFF77FF7F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N4
dffeas \plat|cpu|cpu|av_ld_byte0_data[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N45
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[3]~2 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[3]~2_combout  = ( \plat|cpu|cpu|av_ld_byte0_data [3] & ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( \plat|cpu|cpu|R_ctrl_ld~q  ) ) ) # ( \plat|cpu|cpu|av_ld_byte0_data [3] & ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  
// & ( ((\plat|cpu|cpu|W_alu_result [3] & !\plat|cpu|cpu|R_ctrl_br_cmp~q )) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) ) # ( !\plat|cpu|cpu|av_ld_byte0_data [3] & ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & 
// (\plat|cpu|cpu|W_alu_result [3] & !\plat|cpu|cpu|R_ctrl_br_cmp~q )) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result [3]),
	.datad(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datae(!\plat|cpu|cpu|av_ld_byte0_data [3]),
	.dataf(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[3]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[3]~2 .lut_mask = 64'h0A005F5500005555;
defparam \plat|cpu|cpu|W_rf_wr_data[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N5
dffeas \plat|cpu|cpu|E_src1[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N58
dffeas \plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[23]~26_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N57
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[22]~27 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[22]~27_combout  = ( \plat|cpu|cpu|E_shift_rot_result [21] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [21] & ( 
// (\plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q  & \plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result[23]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[22]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[22]~27 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[22]~27 .lut_mask = 64'h05050505F5F5F5F5;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[22]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N58
dffeas \plat|cpu|cpu|E_shift_rot_result[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[22]~27_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [22]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N57
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[23]~26 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[23]~26_combout  = ( \plat|cpu|cpu|E_shift_rot_result [24] & ( (\plat|cpu|cpu|E_shift_rot_result [22]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [24] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [22]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[23]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[23]~26 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[23]~26 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[23]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N59
dffeas \plat|cpu|cpu|E_shift_rot_result[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[23]~26_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [23]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N49
dffeas \plat|cpu|cpu|E_shift_rot_result[25]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[25]~24_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[25]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N51
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[24]~25 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[24]~25_combout  = ( \plat|cpu|cpu|E_shift_rot_result[25]~DUPLICATE_q  & ( (\plat|cpu|cpu|E_shift_rot_result [23]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result[25]~DUPLICATE_q  & 
// ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [23]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[24]~25 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[24]~25 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N53
dffeas \plat|cpu|cpu|E_shift_rot_result[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[24]~25_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [24]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N48
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[25]~24 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[25]~24_combout  = ( \plat|cpu|cpu|E_shift_rot_result [24] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [26]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [24] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [26]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[25]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[25]~24 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[25]~24 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[25]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N50
dffeas \plat|cpu|cpu|E_shift_rot_result[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[25]~24_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [25]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[26]~31 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[26]~31_combout  = ( \plat|cpu|cpu|E_shift_rot_result [27] & ( (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [25]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [27] & ( 
// (\plat|cpu|cpu|E_shift_rot_result [25] & !\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result [25]),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[26]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[26]~31 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[26]~31 .lut_mask = 64'h4444444477777777;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[26]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N5
dffeas \plat|cpu|cpu|E_shift_rot_result[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[26]~31_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [26]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N0
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[27]~30 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[27]~30_combout  = ( \plat|cpu|cpu|E_shift_rot_result [28] & ( (\plat|cpu|cpu|E_shift_rot_result [26]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [28] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [26]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[27]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[27]~30 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[27]~30 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[27]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N1
dffeas \plat|cpu|cpu|E_shift_rot_result[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[27]~30_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [27]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N45
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[28]~29 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[28]~29_combout  = ( \plat|cpu|cpu|E_shift_rot_result [27] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [29]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [27] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [29]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[28]~29 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[28]~29 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N47
dffeas \plat|cpu|cpu|E_shift_rot_result[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[28]~29_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [28]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N42
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[29]~28 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[29]~28_combout  = ( \plat|cpu|cpu|E_shift_rot_result [30] & ( (\plat|cpu|cpu|E_shift_rot_result [28]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [30] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [28]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[29]~28 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[29]~28 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[29]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N44
dffeas \plat|cpu|cpu|E_shift_rot_result[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[29]~28_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [29]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[30]~19 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[30]~19_combout  = ( \plat|cpu|cpu|E_shift_rot_result [29] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [31]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [29] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [31]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[30]~19 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[30]~19 .lut_mask = 64'h05050505AFAFAFAF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[30]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N40
dffeas \plat|cpu|cpu|E_shift_rot_result[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[30]~19_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [30]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[31]~17 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[31]~17_combout  = ( \plat|cpu|cpu|E_shift_rot_fill_bit~0_combout  & ( (\plat|cpu|cpu|E_shift_rot_result [30]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_fill_bit~0_combout  & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [30]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[31]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[31]~17 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[31]~17 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[31]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N8
dffeas \plat|cpu|cpu|E_shift_rot_result[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[31]~17_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [31]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N24
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~0 (
// Equation(s):
// \plat|cpu|cpu|Equal62~0_combout  = ( !\plat|cpu|cpu|D_iw [11] & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [13] & \plat|cpu|cpu|D_iw [12]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [13]),
	.datad(!\plat|cpu|cpu|D_iw [12]),
	.datae(!\plat|cpu|cpu|D_iw [11]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~0 .lut_mask = 64'h0000000000400000;
defparam \plat|cpu|cpu|Equal62~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N18
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_shift_rot~0_combout  = ( \plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [12] & (\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [11] & !\plat|cpu|cpu|D_iw [13]))) ) ) ) # 
// ( !\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [12] & (\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [13])) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [12]),
	.datab(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [11]),
	.datad(!\plat|cpu|cpu|D_iw [13]),
	.datae(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_shift_rot~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_shift_rot~0 .lut_mask = 64'h1100010000000000;
defparam \plat|cpu|cpu|D_ctrl_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N12
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_shift_logical~0_combout  = ( \plat|cpu|cpu|D_ctrl_shift_rot~0_combout  & ( \plat|cpu|cpu|Equal0~0_combout  ) ) # ( !\plat|cpu|cpu|D_ctrl_shift_rot~0_combout  & ( (\plat|cpu|cpu|Equal0~0_combout  & \plat|cpu|cpu|Equal62~0_combout ) ) )

	.dataa(!\plat|cpu|cpu|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Equal62~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_shift_rot~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_shift_logical~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_shift_logical~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_shift_logical~0 .lut_mask = 64'h0505050555555555;
defparam \plat|cpu|cpu|D_ctrl_shift_logical~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N13
dffeas \plat|cpu|cpu|R_ctrl_shift_logical (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_shift_logical~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N30
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_fill_bit~0_combout  = ( \plat|cpu|cpu|E_shift_rot_result [0] & ( (!\plat|cpu|cpu|R_ctrl_shift_logical~q  & ((\plat|cpu|cpu|E_shift_rot_result [31]) # (\plat|cpu|cpu|R_ctrl_rot_right~q ))) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result 
// [0] & ( (!\plat|cpu|cpu|R_ctrl_rot_right~q  & (\plat|cpu|cpu|E_shift_rot_result [31] & !\plat|cpu|cpu|R_ctrl_shift_logical~q )) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_rot_right~q ),
	.datab(!\plat|cpu|cpu|E_shift_rot_result [31]),
	.datac(!\plat|cpu|cpu|R_ctrl_shift_logical~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_fill_bit~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_fill_bit~0 .lut_mask = 64'h2020202070707070;
defparam \plat|cpu|cpu|E_shift_rot_fill_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N9
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[0]~15 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[0]~15_combout  = ( \plat|cpu|cpu|E_shift_rot_fill_bit~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [1]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_fill_bit~0_combout  & ( 
// (\plat|cpu|cpu|E_shift_rot_result [1] & \plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result [1]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_fill_bit~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[0]~15 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[0]~15 .lut_mask = 64'h05050505F5F5F5F5;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N10
dffeas \plat|cpu|cpu|E_shift_rot_result[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[0]~15_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[1]~13 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[1]~13_combout  = ( \plat|cpu|cpu|E_shift_rot_result [0] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [2]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [0] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [2]) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datab(!\plat|cpu|cpu|E_shift_rot_result [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[1]~13 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[1]~13 .lut_mask = 64'h11111111BBBBBBBB;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N38
dffeas \plat|cpu|cpu|E_shift_rot_result[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[1]~13_combout ),
	.asdata(\plat|cpu|cpu|E_src1[1]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N12
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[2]~0 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[2]~0_combout  = ( \plat|cpu|cpu|E_shift_rot_result [3] & ( (\plat|cpu|cpu|E_shift_rot_result [1]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [3] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [1]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[2]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[2]~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N14
dffeas \plat|cpu|cpu|E_shift_rot_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[2]~0_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[2]~0 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[2]~0_combout  = ( \plat|cpu|cpu|E_src2[2]~DUPLICATE_q  & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|E_src1 [2]) # (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ))) ) ) # ( !\plat|cpu|cpu|E_src2[2]~DUPLICATE_q  
// & ( (!\plat|cpu|cpu|E_src1 [2] & (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu|cpu|E_src1 [2] & ((\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|E_src1 [2]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[2]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[2]~0 .lut_mask = 64'hA055A05505FA05FA;
defparam \plat|cpu|cpu|E_logic_result[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[2]~0 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[2]~0_combout  = ( \plat|cpu|cpu|Add2~1_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[2]~0_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [2])))) ) ) # ( !\plat|cpu|cpu|Add2~1_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & ((\plat|cpu|cpu|E_logic_result[2]~0_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [2])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [2]),
	.datad(!\plat|cpu|cpu|E_logic_result[2]~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[2]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[2]~0 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|cpu|cpu|E_alu_result[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N29
dffeas \plat|cpu|cpu|W_alu_result[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N25
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N58
dffeas \plat|seven_seg5|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[2] .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N35
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg5|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N24
cyclonev_lcell_comb \plat|pio_0|data_out[2]~feeder (
// Equation(s):
// \plat|pio_0|data_out[2]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_0|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_0|data_out[2]~feeder .extended_lut = "off";
defparam \plat|pio_0|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|pio_0|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N45
cyclonev_lcell_comb \plat|pio_0|always0~0 (
// Equation(s):
// \plat|pio_0|always0~0_combout  = ( \plat|seven_seg0|always0~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ))) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|pio_0_s1_translator|wait_latency_counter [1]),
	.datad(!\plat|mm_interconnect_0|pio_0_s1_agent|m0_write~0_combout ),
	.datae(gnd),
	.dataf(!\plat|seven_seg0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|pio_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|pio_0|always0~0 .extended_lut = "off";
defparam \plat|pio_0|always0~0 .lut_mask = 64'h0000000000400040;
defparam \plat|pio_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N25
dffeas \plat|pio_0|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|pio_0|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_0|data_out[2] .is_wysiwyg = "true";
defparam \plat|pio_0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N32
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_0|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~2_combout  = ( \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [2] & ( \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [2]) # (\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [2] & ( 
// \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [2] ) ) ) # ( \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [2] & ( 
// !\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [2]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [2]),
	.dataf(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 64'h000055550F0F5F5F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N54
cyclonev_lcell_comb \plat|seven_seg2|data_out[2]~feeder (
// Equation(s):
// \plat|seven_seg2|data_out[2]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg2|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg2|data_out[2]~feeder .extended_lut = "off";
defparam \plat|seven_seg2|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg2|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N55
dffeas \plat|seven_seg2|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg2|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg2|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg2|data_out[2] .is_wysiwyg = "true";
defparam \plat|seven_seg2|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N37
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg2|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N16
dffeas \plat|seven_seg4|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg4|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg4|data_out[2] .is_wysiwyg = "true";
defparam \plat|seven_seg4|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y12_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[2]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[2]~feeder_combout  = ( \plat|seven_seg4|data_out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|seven_seg4|data_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[2]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y12_N40
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~20 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~20_combout  = ( \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [2] ) ) # ( 
// !\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [2] & ( (\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [2] & 
// \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( !\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [2] & ( 
// (\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [2] & \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// !\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [2] & ( (\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [2] & \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [2]),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~20 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~20 .lut_mask = 64'h050505050505FFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N57
cyclonev_lcell_comb \plat|seven_seg1|data_out[2]~feeder (
// Equation(s):
// \plat|seven_seg1|data_out[2]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg1|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg1|data_out[2]~feeder .extended_lut = "off";
defparam \plat|seven_seg1|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg1|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N59
dffeas \plat|seven_seg1|data_out[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg1|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N32
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg1|data_out[2]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N12
cyclonev_lcell_comb \plat|seven_seg3|data_out[2]~feeder (
// Equation(s):
// \plat|seven_seg3|data_out[2]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg3|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg3|data_out[2]~feeder .extended_lut = "off";
defparam \plat|seven_seg3|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg3|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N13
dffeas \plat|seven_seg3|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg3|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg3|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg3|data_out[2] .is_wysiwyg = "true";
defparam \plat|seven_seg3|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N38
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg3|data_out [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N3
cyclonev_lcell_comb \plat|seven_seg0|data_out[2]~feeder (
// Equation(s):
// \plat|seven_seg0|data_out[2]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg0|data_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg0|data_out[2]~feeder .extended_lut = "off";
defparam \plat|seven_seg0|data_out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg0|data_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N5
dffeas \plat|seven_seg0|data_out[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg0|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N52
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg0|data_out[2]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~19 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~19_combout  = ( \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [2] & ( \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [2] & ( 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [2])))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [2] & ( \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [2] & ( 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [2]))) ) ) ) # 
// ( \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [2] & ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [2] & ( (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [2]))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [2] & ( 
// !\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [2] & ( (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [2]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [2]),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [2]),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~19 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~19 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~3_combout  = ( \plat|ram|the_altsyncram|auto_generated|q_a [2] & ( \plat|mm_interconnect_0|rsp_mux|src_payload~19_combout  & ( ((\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # 
// (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [2] & ( \plat|mm_interconnect_0|rsp_mux|src_payload~19_combout  & ( 
// (\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ) # (\plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ) ) ) ) # ( \plat|ram|the_altsyncram|auto_generated|q_a [2] & ( !\plat|mm_interconnect_0|rsp_mux|src_payload~19_combout  ) ) # ( 
// !\plat|ram|the_altsyncram|auto_generated|q_a [2] & ( !\plat|mm_interconnect_0|rsp_mux|src_payload~19_combout  ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|rsp_mux|src_payload~20_combout ),
	.datad(gnd),
	.datae(!\plat|ram|the_altsyncram|auto_generated|q_a [2]),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|src_payload~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 64'hFFFFFFFF5F5F7F7F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N49
dffeas \plat|cpu|cpu|av_ld_byte0_data[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y15_N21
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[2]~1 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[2]~1_combout  = ( \plat|cpu|cpu|av_ld_byte0_data [2] & ( ((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (\plat|cpu|cpu|W_alu_result [2] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) # (\plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_byte0_data [2] & ( (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & (!\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|W_alu_result [2] & !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datac(!\plat|cpu|cpu|W_alu_result [2]),
	.datad(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|av_ld_byte0_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[2]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[2]~1 .lut_mask = 64'h080008003B333B33;
defparam \plat|cpu|cpu|W_rf_wr_data[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y15_N21
cyclonev_lcell_comb \plat|cpu|cpu|E_src1[18]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src1[18]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src1[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[18]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src1[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src1[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y15_N22
dffeas \plat|cpu|cpu|E_src1[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src1[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y13_N38
dffeas \plat|cpu|cpu|E_shift_rot_result[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[18]~20_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N12
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[19]~23 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[19]~23_combout  = ( \plat|cpu|cpu|E_shift_rot_result[20]~DUPLICATE_q  & ( (\plat|cpu|cpu|E_shift_rot_result [18]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result[20]~DUPLICATE_q  & 
// ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [18]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[19]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[19]~23 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[19]~23 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[19]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N13
dffeas \plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[19]~23_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [19]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[18]~20 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[18]~20_combout  = ( \plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q  & ( (\plat|cpu|cpu|E_shift_rot_result [17]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q  & 
// ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [17]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[18]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[18]~20 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[18]~20 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[18]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N37
dffeas \plat|cpu|cpu|E_shift_rot_result[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[18]~20_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [18]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[18]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N15
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[17]~18 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[17]~18_combout  = ( \plat|cpu|cpu|E_shift_rot_result[18]~DUPLICATE_q  & ( (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [16]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result[18]~DUPLICATE_q  & 
// ( (\plat|cpu|cpu|E_shift_rot_result [16] & !\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_shift_rot_result [16]),
	.datac(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[17]~18 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[17]~18 .lut_mask = 64'h303030303F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N16
dffeas \plat|cpu|cpu|E_shift_rot_result[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[17]~18_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [17]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N18
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[16]~16 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[16]~16_combout  = ( \plat|cpu|cpu|E_shift_rot_result [17] & ( (\plat|cpu|cpu|E_shift_rot_result [15]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [17] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [15]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[16]~16 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[16]~16 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N19
dffeas \plat|cpu|cpu|E_shift_rot_result[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[16]~16_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [16]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N21
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[15]~14 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[15]~14_combout  = ( \plat|cpu|cpu|E_shift_rot_result [16] & ( (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [14]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [16] & ( 
// (\plat|cpu|cpu|E_shift_rot_result [14] & !\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result [14]),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[15]~14 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[15]~14 .lut_mask = 64'h4444444477777777;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N23
dffeas \plat|cpu|cpu|E_shift_rot_result[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[15]~14_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [15]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N0
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[14]~8 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[14]~8_combout  = ( \plat|cpu|cpu|E_shift_rot_result [13] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [15]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [13] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [15]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[14]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[14]~8 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[14]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N2
dffeas \plat|cpu|cpu|E_shift_rot_result[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[14]~8_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [14]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[13]~9 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[13]~9_combout  = ( \plat|cpu|cpu|E_shift_rot_result [12] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [14]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [12] & ( 
// (\plat|cpu|cpu|E_shift_rot_result [14] & \plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result [14]),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[13]~9 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[13]~9 .lut_mask = 64'h11111111DDDDDDDD;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N5
dffeas \plat|cpu|cpu|E_shift_rot_result[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[13]~9_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [13]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N48
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[12]~10 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[12]~10_combout  = ( \plat|cpu|cpu|E_shift_rot_result [13] & ( (\plat|cpu|cpu|E_shift_rot_result [11]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [13] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [11]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[12]~10 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[12]~10 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N49
dffeas \plat|cpu|cpu|E_shift_rot_result[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[12]~10_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N51
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[11]~4 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[11]~4_combout  = ( \plat|cpu|cpu|E_shift_rot_result [12] & ( (\plat|cpu|cpu|E_shift_rot_result [10]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [12] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [10]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[11]~4 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[11]~4 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N53
dffeas \plat|cpu|cpu|E_shift_rot_result[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[11]~4_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [11]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N6
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[10]~5 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[10]~5_combout  = ( \plat|cpu|cpu|E_shift_rot_result [9] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [11]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [9] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [11]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[10]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[10]~5 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N8
dffeas \plat|cpu|cpu|E_shift_rot_result[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[10]~5_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N9
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[9]~7 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[9]~7_combout  = (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & (\plat|cpu|cpu|E_shift_rot_result [8])) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\plat|cpu|cpu|E_shift_rot_result [10])))

	.dataa(!\plat|cpu|cpu|E_shift_rot_result [8]),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[9]~7 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[9]~7 .lut_mask = 64'h4747474747474747;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N11
dffeas \plat|cpu|cpu|E_shift_rot_result[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[9]~7_combout ),
	.asdata(\plat|cpu|cpu|E_src1[9]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[8]~6 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[8]~6_combout  = ( \plat|cpu|cpu|E_shift_rot_result [9] & ( (\plat|cpu|cpu|E_shift_rot_result [7]) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [9] & ( 
// (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [7]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[8]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[8]~6 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N55
dffeas \plat|cpu|cpu|E_shift_rot_result[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[8]~6_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [8]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[7]~11 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[7]~11_combout  = ( \plat|cpu|cpu|E_shift_rot_result [6] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [8]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [6] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [8]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_shift_rot_result [8]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[7]~11 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[7]~11 .lut_mask = 64'h00330033CCFFCCFF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N49
dffeas \plat|cpu|cpu|E_src1[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|R_src1[7]~13_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N29
dffeas \plat|cpu|cpu|E_shift_rot_result[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[7]~11_combout ),
	.asdata(\plat|cpu|cpu|E_src1[7]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N24
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[6]~3 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[6]~3_combout  = (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & ((\plat|cpu|cpu|E_shift_rot_result [5]))) # (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & (\plat|cpu|cpu|E_shift_rot_result [7]))

	.dataa(!\plat|cpu|cpu|E_shift_rot_result [7]),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[6]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[6]~3 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N32
dffeas \plat|cpu|cpu|E_src1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[6]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N26
dffeas \plat|cpu|cpu|E_shift_rot_result[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[6]~3_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [6]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N21
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[5]~2 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[5]~2_combout  = ( \plat|cpu|cpu|E_shift_rot_result [6] & ( (\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [4]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [6] & ( 
// (\plat|cpu|cpu|E_shift_rot_result [4] & !\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_result [4]),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[5]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[5]~2 .lut_mask = 64'h4444444477777777;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N23
dffeas \plat|cpu|cpu|E_shift_rot_result[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[5]~2_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y13_N18
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_result_nxt[4]~12 (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_result_nxt[4]~12_combout  = ( \plat|cpu|cpu|E_shift_rot_result [3] & ( (!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ) # (\plat|cpu|cpu|E_shift_rot_result [5]) ) ) # ( !\plat|cpu|cpu|E_shift_rot_result [3] & ( 
// (\plat|cpu|cpu|R_ctrl_shift_rot_right~q  & \plat|cpu|cpu|E_shift_rot_result [5]) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot_right~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_result [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_result_nxt[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[4]~12 .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[4]~12 .lut_mask = 64'h03030303CFCFCFCF;
defparam \plat|cpu|cpu|E_shift_rot_result_nxt[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N20
dffeas \plat|cpu|cpu|E_shift_rot_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[4]~12_combout ),
	.asdata(\plat|cpu|cpu|E_src1 [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N25
dffeas \plat|cpu|cpu|E_src2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_lo[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[4]~12 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[4]~12_combout  = ( \plat|cpu|cpu|R_logic_op [1] & ( (!\plat|cpu|cpu|E_src2 [4] & (\plat|cpu|cpu|E_src1 [4])) # (\plat|cpu|cpu|E_src2 [4] & ((!\plat|cpu|cpu|E_src1 [4]) # (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ))) ) ) # ( 
// !\plat|cpu|cpu|R_logic_op [1] & ( (!\plat|cpu|cpu|E_src2 [4] & (!\plat|cpu|cpu|E_src1 [4] & !\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q )) # (\plat|cpu|cpu|E_src2 [4] & (\plat|cpu|cpu|E_src1 [4] & \plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_src2 [4]),
	.datac(!\plat|cpu|cpu|E_src1 [4]),
	.datad(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_logic_op [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[4]~12 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[4]~12 .lut_mask = 64'hC003C0033F3C3F3C;
defparam \plat|cpu|cpu|E_logic_result[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y15_N9
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[4]~13 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[4]~13_combout  = ( \plat|cpu|cpu|Add2~49_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & ((!\plat|cpu|cpu|R_ctrl_logic~q ) # ((\plat|cpu|cpu|E_logic_result[4]~12_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [4])))) ) ) # ( !\plat|cpu|cpu|Add2~49_sumout  & ( (!\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|R_ctrl_logic~q  & ((\plat|cpu|cpu|E_logic_result[4]~12_combout )))) # (\plat|cpu|cpu|R_ctrl_shift_rot~q  & 
// (((\plat|cpu|cpu|E_shift_rot_result [4])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result [4]),
	.datad(!\plat|cpu|cpu|E_logic_result[4]~12_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[4]~13 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[4]~13 .lut_mask = 64'h034703478BCF8BCF;
defparam \plat|cpu|cpu|E_alu_result[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N10
dffeas \plat|cpu|cpu|W_alu_result[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_alu_result[4]~13_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N57
cyclonev_lcell_comb \plat|timer_0|counter_is_running~feeder (
// Equation(s):
// \plat|timer_0|counter_is_running~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|counter_is_running~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|counter_is_running~feeder .extended_lut = "off";
defparam \plat|timer_0|counter_is_running~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \plat|timer_0|counter_is_running~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N58
dffeas \plat|timer_0|counter_is_running (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|counter_is_running~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|counter_is_running~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|counter_is_running .is_wysiwyg = "true";
defparam \plat|timer_0|counter_is_running .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N30
cyclonev_lcell_comb \plat|timer_0|read_mux_out[1]~1 (
// Equation(s):
// \plat|timer_0|read_mux_out[1]~1_combout  = ( \plat|timer_0|counter_is_running~q  & ( (!\plat|cpu|cpu|W_alu_result [4] & (!\plat|cpu|cpu|W_alu_result [2] & !\plat|cpu|cpu|W_alu_result [3])) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [4]),
	.datab(!\plat|cpu|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|W_alu_result [3]),
	.datae(gnd),
	.dataf(!\plat|timer_0|counter_is_running~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|read_mux_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|read_mux_out[1]~1 .extended_lut = "off";
defparam \plat|timer_0|read_mux_out[1]~1 .lut_mask = 64'h0000000088008800;
defparam \plat|timer_0|read_mux_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N31
dffeas \plat|timer_0|readdata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|read_mux_out[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|readdata[1] .is_wysiwyg = "true";
defparam \plat|timer_0|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N23
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|readdata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N41
dffeas \plat|cpu|cpu|d_writedata[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N42
cyclonev_lcell_comb \plat|seven_seg3|data_out[1]~feeder (
// Equation(s):
// \plat|seven_seg3|data_out[1]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg3|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg3|data_out[1]~feeder .extended_lut = "off";
defparam \plat|seven_seg3|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg3|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N44
dffeas \plat|seven_seg3|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg3|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg3|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg3|data_out[1] .is_wysiwyg = "true";
defparam \plat|seven_seg3|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[1]~feeder (
// Equation(s):
// \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[1]~feeder_combout  = ( \plat|seven_seg3|data_out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|seven_seg3|data_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[1]~feeder .extended_lut = "off";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N49
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N56
dffeas \plat|seven_seg5|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[1] .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N20
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg5|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~17 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~17_combout  = ( \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1] & (!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]) # 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [1])))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1] & ((!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [1]))) ) ) ) # ( 
// \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [1] & ( !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [1]))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [1] & ( 
// !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]) # (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [1]) ) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [1]),
	.datab(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [1]),
	.datad(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [1]),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~17 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~17 .lut_mask = 64'hFCFCFC00A8A8A800;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N18
cyclonev_lcell_comb \plat|seven_seg0|data_out[1]~feeder (
// Equation(s):
// \plat|seven_seg0|data_out[1]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg0|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg0|data_out[1]~feeder .extended_lut = "off";
defparam \plat|seven_seg0|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg0|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N19
dffeas \plat|seven_seg0|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg0|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[1] .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y13_N41
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg0|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y14_N7
dffeas \plat|seven_seg4|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg4|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg4|data_out[1] .is_wysiwyg = "true";
defparam \plat|seven_seg4|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y13_N38
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg4|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y15_N52
dffeas \plat|pio_0|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_0|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_0|data_out[1] .is_wysiwyg = "true";
defparam \plat|pio_0|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N16
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_0|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~18 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~18_combout  = ( \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [1] & ( 
// (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & (!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & 
// ((!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [1])))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [1] & ( 
// \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [1] & ( (!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [1]))) ) ) ) # ( \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [1] & ( !\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [1] & ( 
// (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre 
// [1]))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [1] & ( !\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [1] & ( (!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # 
// (!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [1]) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [1]),
	.datac(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [1]),
	.dataf(!\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~18 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~18 .lut_mask = 64'hEEEEE0E0EE00E000;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N26
dffeas \plat|seven_seg1|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[1] .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N47
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg1|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N10
dffeas \plat|seven_seg2|data_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg2|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg2|data_out[1] .is_wysiwyg = "true";
defparam \plat|seven_seg2|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N44
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg2|data_out [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~0_combout  = ( \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [1] & ( \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0] & ( 
// (\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [1]) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [1] & ( 
// \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [1] ) ) ) # ( \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [1] & ( 
// !\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0] & ( \plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [1]),
	.datac(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [1]),
	.dataf(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 64'h00000F0F33333F3F;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \plat|ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(!\plat|ram|wren~0_combout ),
	.portare(\plat|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(!\plat|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\plat|cpu|cpu|d_writedata [1],\plat|cpu|cpu|d_writedata [0]}),
	.portaaddr({\plat|cpu|cpu|W_alu_result [13],\plat|cpu|cpu|W_alu_result[12]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[11]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result[10]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [9],\plat|cpu|cpu|W_alu_result [8],\plat|cpu|cpu|W_alu_result [7],
\plat|cpu|cpu|W_alu_result [6],\plat|cpu|cpu|W_alu_result [5],\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ,\plat|cpu|cpu|W_alu_result [3],\plat|cpu|cpu|W_alu_result [2]}),
	.portabyteenamasks({\plat|cpu|cpu|d_byteenable [0]}),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\plat|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .init_file = "platform_RAM.hex";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "platform:plat|platform_RAM:ram|altsyncram:the_altsyncram|altsyncram_r7m1:auto_generated|ALTSYNCRAM";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \plat|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_payload~1_combout  = ( \plat|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( \plat|ram|the_altsyncram|auto_generated|q_a [1] ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( 
// \plat|ram|the_altsyncram|auto_generated|q_a [1] & ( (!\plat|mm_interconnect_0|rsp_mux|src_payload~17_combout ) # ((!\plat|mm_interconnect_0|rsp_mux|src_payload~18_combout ) # (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) ) ) ) # 
// ( \plat|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( !\plat|ram|the_altsyncram|auto_generated|q_a [1] ) ) # ( !\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout  & ( !\plat|ram|the_altsyncram|auto_generated|q_a [1] & ( 
// (!\plat|mm_interconnect_0|rsp_mux|src_payload~17_combout ) # (!\plat|mm_interconnect_0|rsp_mux|src_payload~18_combout ) ) ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_payload~17_combout ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|rsp_mux|src_payload~18_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.dataf(!\plat|ram|the_altsyncram|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 64'hFAFAFFFFFBFBFFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_payload~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N31
dffeas \plat|cpu|cpu|av_ld_byte0_data[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N48
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[1]~0 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[1]~0_combout  = ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (\plat|cpu|cpu|av_ld_byte0_data [1] & \plat|cpu|cpu|R_ctrl_ld~q ) ) ) # ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & 
// (!\plat|cpu|cpu|R_ctrl_br_cmp~q  & ((\plat|cpu|cpu|W_alu_result [1])))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (((\plat|cpu|cpu|av_ld_byte0_data [1])))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datab(!\plat|cpu|cpu|av_ld_byte0_data [1]),
	.datac(!\plat|cpu|cpu|W_alu_result [1]),
	.datad(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datae(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[1]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wr_data[1]~0 .lut_mask = 64'h0A3300330A330033;
defparam \plat|cpu|cpu|W_rf_wr_data[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N57
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[11]~6 (
// Equation(s):
// \plat|cpu|cpu|R_src1[11]~6_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # ((\plat|cpu|cpu|D_iw[15]~DUPLICATE_q )))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~17_sumout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|R_src1~1_combout  & 
// ((\plat|cpu|cpu|D_iw[15]~DUPLICATE_q )))) # (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~17_sumout )))) ) )

	.dataa(!\plat|cpu|cpu|R_src1~0_combout ),
	.datab(!\plat|cpu|cpu|R_src1~1_combout ),
	.datac(!\plat|cpu|cpu|Add0~17_sumout ),
	.datad(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[11]~6 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[11]~6 .lut_mask = 64'h052705278DAF8DAF;
defparam \plat|cpu|cpu|R_src1[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N58
dffeas \plat|cpu|cpu|E_src1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[11]~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N39
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[9]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[9]~feeder_combout  = ( \plat|cpu|cpu|Add2~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[9]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|F_pc[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N40
dffeas \plat|cpu|cpu|F_pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[9]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~17_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N39
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~1 (
// Equation(s):
// \plat|cpu|cpu|F_iw~1_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [13] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [13] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(!\plat|cpu|cpu|intr_req~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~1 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \plat|cpu|cpu|F_iw~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N40
dffeas \plat|cpu|cpu|D_iw[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N24
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [12] & ( (!\plat|cpu|cpu|D_iw [13] & (!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [16]))) # (\plat|cpu|cpu|D_iw [13] & 
// (((\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [16])) # (\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ))) ) ) ) # ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [12] & ( (!\plat|cpu|cpu|D_iw [13] & (((\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  
// & !\plat|cpu|cpu|D_iw[11]~DUPLICATE_q )) # (\plat|cpu|cpu|D_iw [16]))) # (\plat|cpu|cpu|D_iw [13] & (\plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & ((!\plat|cpu|cpu|D_iw [16]) # (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q )))) ) ) ) # ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  
// & ( !\plat|cpu|cpu|D_iw [12] & ( (!\plat|cpu|cpu|D_iw [16] & ((!\plat|cpu|cpu|D_iw [13] & ((\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ))) # (\plat|cpu|cpu|D_iw [13] & (!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q )))) # (\plat|cpu|cpu|D_iw [16] & 
// ((!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [13] & \plat|cpu|cpu|D_iw[11]~DUPLICATE_q )) # (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & ((!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ))))) ) ) ) # ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( 
// !\plat|cpu|cpu|D_iw [12] & ( (!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [13] & (!\plat|cpu|cpu|D_iw [16] $ (\plat|cpu|cpu|D_iw[11]~DUPLICATE_q )))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [16]),
	.datac(!\plat|cpu|cpu|D_iw [13]),
	.datad(!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 64'h802019CA703D212F;
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N8
dffeas \plat|cpu|cpu|D_iw[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N0
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[0]~2 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[0]~2_combout  = ( \plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw [22] ) ) # ( !\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw [17] ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|D_iw [17]),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|D_iw [22]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[0]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[0]~2 .lut_mask = 64'h3333333300FF00FF;
defparam \plat|cpu|cpu|D_dst_regnum[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N42
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[0]~3 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[0]~3_combout  = ( \plat|cpu|cpu|D_dst_regnum[0]~2_combout  & ( \plat|cpu|cpu|Equal0~9_combout  ) ) # ( !\plat|cpu|cpu|D_dst_regnum[0]~2_combout  & ( \plat|cpu|cpu|Equal0~9_combout  ) ) # ( \plat|cpu|cpu|D_dst_regnum[0]~2_combout 
//  & ( !\plat|cpu|cpu|Equal0~9_combout  ) ) # ( !\plat|cpu|cpu|D_dst_regnum[0]~2_combout  & ( !\plat|cpu|cpu|Equal0~9_combout  & ( (!\plat|cpu|cpu|D_ctrl_exception~0_combout ) # ((\plat|cpu|cpu|Equal0~0_combout  & 
// ((\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # (\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout )))) ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_exception~0_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datad(!\plat|cpu|cpu|Equal0~0_combout ),
	.datae(!\plat|cpu|cpu|D_dst_regnum[0]~2_combout ),
	.dataf(!\plat|cpu|cpu|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[0]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[0]~3 .lut_mask = 64'hCCDFFFFFFFFFFFFF;
defparam \plat|cpu|cpu|D_dst_regnum[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N44
dffeas \plat|cpu|cpu|R_dst_regnum[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_dst_regnum[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y14_N17
dffeas \plat|cpu|cpu|E_src2[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[10]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[5]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N6
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[8]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[8]~feeder_combout  = \plat|cpu|cpu|Add2~21_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|Add2~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[8]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[8]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|cpu|cpu|F_pc[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N8
dffeas \plat|cpu|cpu|F_pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[8]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~21_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N45
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~3 (
// Equation(s):
// \plat|cpu|cpu|F_iw~3_combout  = (\plat|rom|the_altsyncram|auto_generated|q_a [15]) # (\plat|cpu|cpu|intr_req~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(!\plat|rom|the_altsyncram|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~3 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~3 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \plat|cpu|cpu|F_iw~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N46
dffeas \plat|cpu|cpu|D_iw[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[15]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N51
cyclonev_lcell_comb \plat|cpu|cpu|E_src2[9]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_src2[9]~feeder_combout  = ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_src2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[9]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_src2[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_src2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N53
dffeas \plat|cpu|cpu|E_src2[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_src2[9]~feeder_combout ),
	.asdata(\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_src2[5]~0_combout ),
	.sload(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N12
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[7]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[7]~feeder_combout  = \plat|cpu|cpu|Add2~29_sumout 

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|Add2~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[7]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \plat|cpu|cpu|F_pc[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N14
dffeas \plat|cpu|cpu|F_pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[7]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~29_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N6
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~2 (
// Equation(s):
// \plat|cpu|cpu|F_iw~2_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [14] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [14] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~2 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N7
dffeas \plat|cpu|cpu|D_iw[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[14]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N0
cyclonev_lcell_comb \plat|cpu|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \plat|cpu|cpu|D_logic_op_raw[0]~1_combout  = ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|cpu|cpu|Equal0~0_combout  & ( \plat|cpu|cpu|D_iw[14]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|cpu|cpu|Equal0~0_combout  & ( 
// \plat|cpu|cpu|D_iw[14]~DUPLICATE_q  ) ) ) # ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|cpu|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_logic_op_raw[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_logic_op_raw[0]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_logic_op_raw[0]~1 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \plat|cpu|cpu|D_logic_op_raw[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N9
cyclonev_lcell_comb \plat|cpu|cpu|D_logic_op[0]~1 (
// Equation(s):
// \plat|cpu|cpu|D_logic_op[0]~1_combout  = ( \plat|cpu|cpu|D_ctrl_alu_force_xor~2_combout  ) # ( !\plat|cpu|cpu|D_ctrl_alu_force_xor~2_combout  & ( \plat|cpu|cpu|D_logic_op_raw[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|D_logic_op_raw[0]~1_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_alu_force_xor~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_logic_op[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_logic_op[0]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_logic_op[0]~1 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \plat|cpu|cpu|D_logic_op[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N11
dffeas \plat|cpu|cpu|R_logic_op[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_logic_op[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_logic_op[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N39
cyclonev_lcell_comb \plat|cpu|cpu|E_logic_result[7]~11 (
// Equation(s):
// \plat|cpu|cpu|E_logic_result[7]~11_combout  = ( \plat|cpu|cpu|E_src1 [7] & ( !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q  $ (((!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ) # (!\plat|cpu|cpu|E_src2 [7]))) ) ) # ( !\plat|cpu|cpu|E_src1 [7] & ( 
// (!\plat|cpu|cpu|E_src2 [7] & (!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q  & !\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q )) # (\plat|cpu|cpu|E_src2 [7] & ((\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|R_logic_op[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src2 [7]),
	.datad(!\plat|cpu|cpu|R_logic_op[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_logic_result[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_logic_result[7]~11 .extended_lut = "off";
defparam \plat|cpu|cpu|E_logic_result[7]~11 .lut_mask = 64'hA00FA00F05FA05FA;
defparam \plat|cpu|cpu|E_logic_result[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y13_N28
dffeas \plat|cpu|cpu|E_shift_rot_result[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_result_nxt[7]~11_combout ),
	.asdata(\plat|cpu|cpu|E_src1[7]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_result[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_result[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_result[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y15_N57
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_result[7]~12 (
// Equation(s):
// \plat|cpu|cpu|E_alu_result[7]~12_combout  = ( \plat|cpu|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu|cpu|Add2~45_sumout  & ( \plat|cpu|cpu|E_shift_rot_result[7]~DUPLICATE_q  ) ) ) # ( !\plat|cpu|cpu|R_ctrl_shift_rot~q  & ( \plat|cpu|cpu|Add2~45_sumout  & ( 
// (!\plat|cpu|cpu|R_ctrl_logic~q ) # (\plat|cpu|cpu|E_logic_result[7]~11_combout ) ) ) ) # ( \plat|cpu|cpu|R_ctrl_shift_rot~q  & ( !\plat|cpu|cpu|Add2~45_sumout  & ( \plat|cpu|cpu|E_shift_rot_result[7]~DUPLICATE_q  ) ) ) # ( 
// !\plat|cpu|cpu|R_ctrl_shift_rot~q  & ( !\plat|cpu|cpu|Add2~45_sumout  & ( (\plat|cpu|cpu|E_logic_result[7]~11_combout  & \plat|cpu|cpu|R_ctrl_logic~q ) ) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[7]~11_combout ),
	.datab(!\plat|cpu|cpu|R_ctrl_logic~q ),
	.datac(!\plat|cpu|cpu|E_shift_rot_result[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.dataf(!\plat|cpu|cpu|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_result[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_result[7]~12 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_result[7]~12 .lut_mask = 64'h11110F0FDDDD0F0F;
defparam \plat|cpu|cpu|E_alu_result[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y15_N46
dffeas \plat|cpu|cpu|W_alu_result[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|E_alu_result[7]~12_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|E_alu_result~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_alu_result[7]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_alu_result[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N36
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~12 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout  = ( !\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & ( !\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & ( (!\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q  & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & (\plat|cpu|cpu|d_read~DUPLICATE_q  & \plat|mm_interconnect_0|router|Equal10~0_combout ))) ) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datac(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|router|Equal10~0_combout ),
	.datae(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~12 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~12 .lut_mask = 64'h0002000000000000;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0_combout  & ( (!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [0] & 
// (((\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1])))) # (\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0] & 
// ((\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1]) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout )))) ) ) # ( !\plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0_combout  & ( 
// (\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1] & ((!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [0]) # (!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [0]),
	.datab(!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|cmd_demux|sink_ready~12_combout ),
	.datad(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h00EE00EE04EE04EE;
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N23
dffeas \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1]~0_combout  & 
// !\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1]) ) ) # ( !\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & ( (\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1]~0_combout  & 
// \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1]) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0055005555005500;
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N29
dffeas \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N18
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0_combout  = ( \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|router|always1~3_combout  & ( 
// (!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0] $ (((\plat|cpu|cpu|W_alu_result [4]) # (\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1]))))) ) ) ) # ( 
// !\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|router|always1~3_combout  & ( (!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0]) 
// ) ) ) # ( \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( !\plat|mm_interconnect_0|router|always1~3_combout  & ( (!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1] & 
// \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0]) ) ) ) # ( !\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( !\plat|mm_interconnect_0|router|always1~3_combout  & ( 
// (!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1] & \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0]) ) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1]),
	.datab(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1]),
	.datac(!\plat|cpu|cpu|W_alu_result [4]),
	.datad(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0]),
	.datae(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|router|always1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0 .lut_mask = 64'h00CC00CC00CC804C;
defparam \plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \plat|mm_interconnect_0|router|always1~1_combout  = ( \plat|mm_interconnect_0|router|Equal10~0_combout  & ( !\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q  & ( (\plat|cpu|cpu|d_read~DUPLICATE_q  & 
// (!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q  & !\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|W_alu_result[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|W_alu_result[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|router|Equal10~0_combout ),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|router|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|router|always1~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|router|always1~1 .lut_mask = 64'h0000404000000000;
defparam \plat|mm_interconnect_0|router|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N24
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1]~0_combout  = ( !\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0_combout  & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & \plat|mm_interconnect_0|router|always1~1_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|btn_s1_translator|av_waitrequest_generated~0_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1]~0 .lut_mask = 64'h000C000C00000000;
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N42
cyclonev_lcell_comb \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~2_combout  = ( \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1]~0_combout  & ( !\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~2 .lut_mask = 64'h00000000FF00FF00;
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N43
dffeas \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & ( \plat|mm_interconnect_0|router|always1~1_combout  & ( (!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1] & 
// (!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1] & (!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ (!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout )))) ) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|btn_s1_agent_rsp_fifo|mem_used [1]),
	.datad(!\plat|mm_interconnect_0|btn_s1_translator|wait_latency_counter [1]),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.dataf(!\plat|mm_interconnect_0|router|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 64'h0000000000006000;
defparam \plat|mm_interconnect_0|cmd_demux|sink_ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N53
dffeas \plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N32
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N44
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N3
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout  = ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] & ( (!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg [0] & !\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q )) ) )

	.dataa(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~1 .lut_mask = 64'h8080808000000000;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout  = ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// (!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & (!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0] & !\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 64'h8000800000000000;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N57
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|WideOr1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  = ( \plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout  & ( (!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0] & (\plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & 
// (!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0] & !\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]))) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datac(!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .lut_mask = 64'h0000000020002000;
defparam \plat|mm_interconnect_0|rsp_mux|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N24
cyclonev_lcell_comb \plat|cpu|cpu|d_read_nxt (
// Equation(s):
// \plat|cpu|cpu|d_read_nxt~combout  = ( \plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( ((\plat|cpu|cpu|E_new_inst~q  & \plat|cpu|cpu|R_ctrl_ld~q )) # (\plat|cpu|cpu|d_read~q ) ) ) # ( !\plat|mm_interconnect_0|rsp_mux|WideOr1~combout  & ( 
// (\plat|cpu|cpu|E_new_inst~q  & \plat|cpu|cpu|R_ctrl_ld~q ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_new_inst~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datad(!\plat|cpu|cpu|d_read~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_read_nxt~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_read_nxt .extended_lut = "off";
defparam \plat|cpu|cpu|d_read_nxt .lut_mask = 64'h0303030303FF03FF;
defparam \plat|cpu|cpu|d_read_nxt .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N25
dffeas \plat|cpu|cpu|d_read~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_read~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  = ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & ( \plat|cpu|cpu|d_write~DUPLICATE_q  & ( (!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ) # 
// ((\plat|cpu|cpu|d_read~DUPLICATE_q  & !\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q )) ) ) ) # ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & ( !\plat|cpu|cpu|d_write~DUPLICATE_q  & ( 
// (\plat|cpu|cpu|d_read~DUPLICATE_q  & !\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ) ) ) )

	.dataa(!\plat|cpu|cpu|d_read~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_translator|read_accepted~q ),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.dataf(!\plat|cpu|cpu|d_write~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 .lut_mask = 64'h000055000000F5F0;
defparam \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N53
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N51
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & \plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ) ) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1] & ( 
// \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout )) ) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datac(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .lut_mask = 64'h0000000001012222;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N52
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y15_N15
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout  = ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( (\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout  & 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0] & ((!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ) # (\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q )))) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datab(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|cp_valid~0_combout ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .lut_mask = 64'h000000000D000D00;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y15_N16
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N21
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  = ( \plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ( 
// (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q  & (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  $ (!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ))) ) ) ) # ( 
// !\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout  & ( \plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout  & ( (\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & 
// !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ) ) ) )

	.dataa(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datae(!\plat|mm_interconnect_0|btn_s1_agent|m0_write~0_combout ),
	.dataf(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h00000000505050A0;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y15_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout  & ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0_combout ),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .lut_mask = 64'h000000000000FFFF;
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y15_N32
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N24
cyclonev_lcell_comb \plat|timer_0|period_l_wr_strobe~0 (
// Equation(s):
// \plat|timer_0|period_l_wr_strobe~0_combout  = ( \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q  & ( \plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout  & ( 
// (!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q  & (!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q  & (\plat|cpu|cpu|d_write~DUPLICATE_q  & 
// !\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_translator|write_accepted~q ),
	.datab(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|d_write~DUPLICATE_q ),
	.datad(!\plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter [1]),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~DUPLICATE_q ),
	.dataf(!\plat|mm_interconnect_0|timer_0_s1_agent|m0_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|period_l_wr_strobe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|period_l_wr_strobe~0 .extended_lut = "off";
defparam \plat|timer_0|period_l_wr_strobe~0 .lut_mask = 64'h0000000000000800;
defparam \plat|timer_0|period_l_wr_strobe~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N0
cyclonev_lcell_comb \plat|timer_0|force_reload~0 (
// Equation(s):
// \plat|timer_0|force_reload~0_combout  = ( \plat|timer_0|period_l_wr_strobe~0_combout  & ( (!\plat|cpu|cpu|W_alu_result [4] & \plat|cpu|cpu|W_alu_result [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|W_alu_result [4]),
	.datad(!\plat|cpu|cpu|W_alu_result [3]),
	.datae(gnd),
	.dataf(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|force_reload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|force_reload~0 .extended_lut = "off";
defparam \plat|timer_0|force_reload~0 .lut_mask = 64'h0000000000F000F0;
defparam \plat|timer_0|force_reload~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N2
dffeas \plat|timer_0|force_reload (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|force_reload~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|force_reload~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|force_reload .is_wysiwyg = "true";
defparam \plat|timer_0|force_reload .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N54
cyclonev_lcell_comb \plat|timer_0|always0~1 (
// Equation(s):
// \plat|timer_0|always0~1_combout  = ( \plat|timer_0|counter_is_running~q  ) # ( !\plat|timer_0|counter_is_running~q  & ( \plat|timer_0|force_reload~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|force_reload~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|counter_is_running~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|always0~1 .extended_lut = "off";
defparam \plat|timer_0|always0~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|timer_0|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N19
dffeas \plat|timer_0|internal_counter[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N1
dffeas \plat|timer_0|force_reload~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|force_reload~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|force_reload~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|force_reload~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|force_reload~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N30
cyclonev_lcell_comb \plat|timer_0|always0~0 (
// Equation(s):
// \plat|timer_0|always0~0_combout  = ( \plat|timer_0|force_reload~DUPLICATE_q  & ( \plat|timer_0|Equal0~3_combout  ) ) # ( !\plat|timer_0|force_reload~DUPLICATE_q  & ( \plat|timer_0|Equal0~3_combout  ) ) # ( \plat|timer_0|force_reload~DUPLICATE_q  & ( 
// !\plat|timer_0|Equal0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|timer_0|force_reload~DUPLICATE_q ),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|always0~0 .extended_lut = "off";
defparam \plat|timer_0|always0~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|timer_0|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N0
cyclonev_lcell_comb \plat|timer_0|Add0~73 (
// Equation(s):
// \plat|timer_0|Add0~73_sumout  = SUM(( !\plat|timer_0|internal_counter [0] ) + ( VCC ) + ( !VCC ))
// \plat|timer_0|Add0~74  = CARRY(( !\plat|timer_0|internal_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~73_sumout ),
	.cout(\plat|timer_0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~73 .extended_lut = "off";
defparam \plat|timer_0|Add0~73 .lut_mask = 64'h000000000000FF00;
defparam \plat|timer_0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N48
cyclonev_lcell_comb \plat|timer_0|internal_counter~10 (
// Equation(s):
// \plat|timer_0|internal_counter~10_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~73_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|timer_0|always0~0_combout ),
	.dataf(!\plat|timer_0|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~10 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~10 .lut_mask = 64'hFFFF000000000000;
defparam \plat|timer_0|internal_counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N50
dffeas \plat|timer_0|internal_counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~10_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[0] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N3
cyclonev_lcell_comb \plat|timer_0|Add0~69 (
// Equation(s):
// \plat|timer_0|Add0~69_sumout  = SUM(( !\plat|timer_0|internal_counter[1]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~74  ))
// \plat|timer_0|Add0~70  = CARRY(( !\plat|timer_0|internal_counter[1]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~69_sumout ),
	.cout(\plat|timer_0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~69 .extended_lut = "off";
defparam \plat|timer_0|Add0~69 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N57
cyclonev_lcell_comb \plat|timer_0|internal_counter~9 (
// Equation(s):
// \plat|timer_0|internal_counter~9_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~69_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|Add0~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~9 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~9 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|timer_0|internal_counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N58
dffeas \plat|timer_0|internal_counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N6
cyclonev_lcell_comb \plat|timer_0|Add0~65 (
// Equation(s):
// \plat|timer_0|Add0~65_sumout  = SUM(( !\plat|timer_0|internal_counter[2]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~70  ))
// \plat|timer_0|Add0~66  = CARRY(( !\plat|timer_0|internal_counter[2]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~65_sumout ),
	.cout(\plat|timer_0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~65 .extended_lut = "off";
defparam \plat|timer_0|Add0~65 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N54
cyclonev_lcell_comb \plat|timer_0|internal_counter~8 (
// Equation(s):
// \plat|timer_0|internal_counter~8_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~65_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|Add0~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~8 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~8 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|timer_0|internal_counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N55
dffeas \plat|timer_0|internal_counter[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N9
cyclonev_lcell_comb \plat|timer_0|Add0~61 (
// Equation(s):
// \plat|timer_0|Add0~61_sumout  = SUM(( !\plat|timer_0|internal_counter[3]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~66  ))
// \plat|timer_0|Add0~62  = CARRY(( !\plat|timer_0|internal_counter[3]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~61_sumout ),
	.cout(\plat|timer_0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~61 .extended_lut = "off";
defparam \plat|timer_0|Add0~61 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N3
cyclonev_lcell_comb \plat|timer_0|internal_counter~7 (
// Equation(s):
// \plat|timer_0|internal_counter~7_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~61_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|Add0~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~7 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~7 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|timer_0|internal_counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N4
dffeas \plat|timer_0|internal_counter[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N12
cyclonev_lcell_comb \plat|timer_0|Add0~57 (
// Equation(s):
// \plat|timer_0|Add0~57_sumout  = SUM(( !\plat|timer_0|internal_counter [4] ) + ( VCC ) + ( \plat|timer_0|Add0~62  ))
// \plat|timer_0|Add0~58  = CARRY(( !\plat|timer_0|internal_counter [4] ) + ( VCC ) + ( \plat|timer_0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~57_sumout ),
	.cout(\plat|timer_0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~57 .extended_lut = "off";
defparam \plat|timer_0|Add0~57 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N21
cyclonev_lcell_comb \plat|timer_0|internal_counter~6 (
// Equation(s):
// \plat|timer_0|internal_counter~6_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~57_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|Add0~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~6 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~6 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|timer_0|internal_counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N22
dffeas \plat|timer_0|internal_counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[4] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N15
cyclonev_lcell_comb \plat|timer_0|Add0~29 (
// Equation(s):
// \plat|timer_0|Add0~29_sumout  = SUM(( \plat|timer_0|internal_counter[5]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~58  ))
// \plat|timer_0|Add0~30  = CARRY(( \plat|timer_0|internal_counter[5]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~29_sumout ),
	.cout(\plat|timer_0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~29 .extended_lut = "off";
defparam \plat|timer_0|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N17
dffeas \plat|timer_0|internal_counter[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N18
cyclonev_lcell_comb \plat|timer_0|Add0~21 (
// Equation(s):
// \plat|timer_0|Add0~21_sumout  = SUM(( \plat|timer_0|internal_counter[6]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~30  ))
// \plat|timer_0|Add0~22  = CARRY(( \plat|timer_0|internal_counter[6]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~21_sumout ),
	.cout(\plat|timer_0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~21 .extended_lut = "off";
defparam \plat|timer_0|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N20
dffeas \plat|timer_0|internal_counter[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N21
cyclonev_lcell_comb \plat|timer_0|Add0~17 (
// Equation(s):
// \plat|timer_0|Add0~17_sumout  = SUM(( \plat|timer_0|internal_counter [7] ) + ( VCC ) + ( \plat|timer_0|Add0~22  ))
// \plat|timer_0|Add0~18  = CARRY(( \plat|timer_0|internal_counter [7] ) + ( VCC ) + ( \plat|timer_0|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~17_sumout ),
	.cout(\plat|timer_0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~17 .extended_lut = "off";
defparam \plat|timer_0|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \plat|timer_0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N23
dffeas \plat|timer_0|internal_counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[7] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N24
cyclonev_lcell_comb \plat|timer_0|Add0~1 (
// Equation(s):
// \plat|timer_0|Add0~1_sumout  = SUM(( !\plat|timer_0|internal_counter [8] ) + ( VCC ) + ( \plat|timer_0|Add0~18  ))
// \plat|timer_0|Add0~2  = CARRY(( !\plat|timer_0|internal_counter [8] ) + ( VCC ) + ( \plat|timer_0|Add0~18  ))

	.dataa(gnd),
	.datab(!\plat|timer_0|internal_counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~1_sumout ),
	.cout(\plat|timer_0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~1 .extended_lut = "off";
defparam \plat|timer_0|Add0~1 .lut_mask = 64'h000000000000CCCC;
defparam \plat|timer_0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N24
cyclonev_lcell_comb \plat|timer_0|internal_counter~0 (
// Equation(s):
// \plat|timer_0|internal_counter~0_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~0 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|timer_0|internal_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N25
dffeas \plat|timer_0|internal_counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[8] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N27
cyclonev_lcell_comb \plat|timer_0|Add0~13 (
// Equation(s):
// \plat|timer_0|Add0~13_sumout  = SUM(( \plat|timer_0|internal_counter [9] ) + ( VCC ) + ( \plat|timer_0|Add0~2  ))
// \plat|timer_0|Add0~14  = CARRY(( \plat|timer_0|internal_counter [9] ) + ( VCC ) + ( \plat|timer_0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|internal_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~13_sumout ),
	.cout(\plat|timer_0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~13 .extended_lut = "off";
defparam \plat|timer_0|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \plat|timer_0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N29
dffeas \plat|timer_0|internal_counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[9] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N30
cyclonev_lcell_comb \plat|timer_0|Add0~25 (
// Equation(s):
// \plat|timer_0|Add0~25_sumout  = SUM(( \plat|timer_0|internal_counter [10] ) + ( VCC ) + ( \plat|timer_0|Add0~14  ))
// \plat|timer_0|Add0~26  = CARRY(( \plat|timer_0|internal_counter [10] ) + ( VCC ) + ( \plat|timer_0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~25_sumout ),
	.cout(\plat|timer_0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~25 .extended_lut = "off";
defparam \plat|timer_0|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N31
dffeas \plat|timer_0|internal_counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[10] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N33
cyclonev_lcell_comb \plat|timer_0|Add0~5 (
// Equation(s):
// \plat|timer_0|Add0~5_sumout  = SUM(( \plat|timer_0|internal_counter [11] ) + ( VCC ) + ( \plat|timer_0|Add0~26  ))
// \plat|timer_0|Add0~6  = CARRY(( \plat|timer_0|internal_counter [11] ) + ( VCC ) + ( \plat|timer_0|Add0~26  ))

	.dataa(!\plat|timer_0|internal_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~5_sumout ),
	.cout(\plat|timer_0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~5 .extended_lut = "off";
defparam \plat|timer_0|Add0~5 .lut_mask = 64'h0000000000005555;
defparam \plat|timer_0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N35
dffeas \plat|timer_0|internal_counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[11] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N36
cyclonev_lcell_comb \plat|timer_0|Add0~9 (
// Equation(s):
// \plat|timer_0|Add0~9_sumout  = SUM(( \plat|timer_0|internal_counter [12] ) + ( VCC ) + ( \plat|timer_0|Add0~6  ))
// \plat|timer_0|Add0~10  = CARRY(( \plat|timer_0|internal_counter [12] ) + ( VCC ) + ( \plat|timer_0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~9_sumout ),
	.cout(\plat|timer_0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~9 .extended_lut = "off";
defparam \plat|timer_0|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \plat|timer_0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N38
dffeas \plat|timer_0|internal_counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[12] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N39
cyclonev_lcell_comb \plat|timer_0|Add0~53 (
// Equation(s):
// \plat|timer_0|Add0~53_sumout  = SUM(( !\plat|timer_0|internal_counter[13]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~10  ))
// \plat|timer_0|Add0~54  = CARRY(( !\plat|timer_0|internal_counter[13]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~53_sumout ),
	.cout(\plat|timer_0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~53 .extended_lut = "off";
defparam \plat|timer_0|Add0~53 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N18
cyclonev_lcell_comb \plat|timer_0|internal_counter~5 (
// Equation(s):
// \plat|timer_0|internal_counter~5_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~53_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|Add0~53_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~5 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~5 .lut_mask = 64'hF0F0F0F000000000;
defparam \plat|timer_0|internal_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N20
dffeas \plat|timer_0|internal_counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[13] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N13
dffeas \plat|timer_0|internal_counter[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[16]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N42
cyclonev_lcell_comb \plat|timer_0|Add0~33 (
// Equation(s):
// \plat|timer_0|Add0~33_sumout  = SUM(( \plat|timer_0|internal_counter [14] ) + ( VCC ) + ( \plat|timer_0|Add0~54  ))
// \plat|timer_0|Add0~34  = CARRY(( \plat|timer_0|internal_counter [14] ) + ( VCC ) + ( \plat|timer_0|Add0~54  ))

	.dataa(gnd),
	.datab(!\plat|timer_0|internal_counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~33_sumout ),
	.cout(\plat|timer_0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~33 .extended_lut = "off";
defparam \plat|timer_0|Add0~33 .lut_mask = 64'h0000000000003333;
defparam \plat|timer_0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N44
dffeas \plat|timer_0|internal_counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[14] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N45
cyclonev_lcell_comb \plat|timer_0|Add0~49 (
// Equation(s):
// \plat|timer_0|Add0~49_sumout  = SUM(( !\plat|timer_0|internal_counter [15] ) + ( VCC ) + ( \plat|timer_0|Add0~34  ))
// \plat|timer_0|Add0~50  = CARRY(( !\plat|timer_0|internal_counter [15] ) + ( VCC ) + ( \plat|timer_0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~49_sumout ),
	.cout(\plat|timer_0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~49 .extended_lut = "off";
defparam \plat|timer_0|Add0~49 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N15
cyclonev_lcell_comb \plat|timer_0|internal_counter~4 (
// Equation(s):
// \plat|timer_0|internal_counter~4_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~49_sumout  ) )

	.dataa(!\plat|timer_0|Add0~49_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~4 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~4 .lut_mask = 64'hAAAAAAAA00000000;
defparam \plat|timer_0|internal_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N16
dffeas \plat|timer_0|internal_counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[15] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N48
cyclonev_lcell_comb \plat|timer_0|Add0~45 (
// Equation(s):
// \plat|timer_0|Add0~45_sumout  = SUM(( !\plat|timer_0|internal_counter[16]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~50  ))
// \plat|timer_0|Add0~46  = CARRY(( !\plat|timer_0|internal_counter[16]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~45_sumout ),
	.cout(\plat|timer_0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~45 .extended_lut = "off";
defparam \plat|timer_0|Add0~45 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N12
cyclonev_lcell_comb \plat|timer_0|internal_counter~3 (
// Equation(s):
// \plat|timer_0|internal_counter~3_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~45_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~3 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~3 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|timer_0|internal_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N14
dffeas \plat|timer_0|internal_counter[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[16] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N51
cyclonev_lcell_comb \plat|timer_0|Add0~41 (
// Equation(s):
// \plat|timer_0|Add0~41_sumout  = SUM(( !\plat|timer_0|internal_counter [17] ) + ( VCC ) + ( \plat|timer_0|Add0~46  ))
// \plat|timer_0|Add0~42  = CARRY(( !\plat|timer_0|internal_counter [17] ) + ( VCC ) + ( \plat|timer_0|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~41_sumout ),
	.cout(\plat|timer_0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~41 .extended_lut = "off";
defparam \plat|timer_0|Add0~41 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N9
cyclonev_lcell_comb \plat|timer_0|internal_counter~2 (
// Equation(s):
// \plat|timer_0|internal_counter~2_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~41_sumout  ) )

	.dataa(!\plat|timer_0|Add0~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~2 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~2 .lut_mask = 64'hAAAAAAAA00000000;
defparam \plat|timer_0|internal_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N10
dffeas \plat|timer_0|internal_counter[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[17] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N7
dffeas \plat|timer_0|internal_counter[18]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[18]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N54
cyclonev_lcell_comb \plat|timer_0|Add0~37 (
// Equation(s):
// \plat|timer_0|Add0~37_sumout  = SUM(( !\plat|timer_0|internal_counter[18]~DUPLICATE_q  ) + ( VCC ) + ( \plat|timer_0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|internal_counter[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|timer_0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|timer_0|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Add0~37 .extended_lut = "off";
defparam \plat|timer_0|Add0~37 .lut_mask = 64'h000000000000F0F0;
defparam \plat|timer_0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N6
cyclonev_lcell_comb \plat|timer_0|internal_counter~1 (
// Equation(s):
// \plat|timer_0|internal_counter~1_combout  = ( !\plat|timer_0|always0~0_combout  & ( !\plat|timer_0|Add0~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|timer_0|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\plat|timer_0|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|internal_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|internal_counter~1 .extended_lut = "off";
defparam \plat|timer_0|internal_counter~1 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|timer_0|internal_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N8
dffeas \plat|timer_0|internal_counter[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[18] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N0
cyclonev_lcell_comb \plat|timer_0|Equal0~1 (
// Equation(s):
// \plat|timer_0|Equal0~1_combout  = ( \plat|timer_0|internal_counter [18] & ( (\plat|timer_0|internal_counter [13] & (\plat|timer_0|internal_counter [16] & (\plat|timer_0|internal_counter [17] & \plat|timer_0|internal_counter [15]))) ) )

	.dataa(!\plat|timer_0|internal_counter [13]),
	.datab(!\plat|timer_0|internal_counter [16]),
	.datac(!\plat|timer_0|internal_counter [17]),
	.datad(!\plat|timer_0|internal_counter [15]),
	.datae(gnd),
	.dataf(!\plat|timer_0|internal_counter [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~1 .extended_lut = "off";
defparam \plat|timer_0|Equal0~1 .lut_mask = 64'h0000000000010001;
defparam \plat|timer_0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N16
dffeas \plat|timer_0|internal_counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[5] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N19
dffeas \plat|timer_0|internal_counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|timer_0|always0~0_combout ),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[6] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N42
cyclonev_lcell_comb \plat|timer_0|Equal0~0 (
// Equation(s):
// \plat|timer_0|Equal0~0_combout  = ( !\plat|timer_0|internal_counter [6] & ( !\plat|timer_0|internal_counter [10] & ( (!\plat|timer_0|internal_counter [7] & (!\plat|timer_0|internal_counter [14] & (!\plat|timer_0|internal_counter [9] & 
// !\plat|timer_0|internal_counter [5]))) ) ) )

	.dataa(!\plat|timer_0|internal_counter [7]),
	.datab(!\plat|timer_0|internal_counter [14]),
	.datac(!\plat|timer_0|internal_counter [9]),
	.datad(!\plat|timer_0|internal_counter [5]),
	.datae(!\plat|timer_0|internal_counter [6]),
	.dataf(!\plat|timer_0|internal_counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~0 .extended_lut = "off";
defparam \plat|timer_0|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \plat|timer_0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N56
dffeas \plat|timer_0|internal_counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[2] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N59
dffeas \plat|timer_0|internal_counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~9_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[1] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N5
dffeas \plat|timer_0|internal_counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[3] .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N27
cyclonev_lcell_comb \plat|timer_0|Equal0~2 (
// Equation(s):
// \plat|timer_0|Equal0~2_combout  = ( \plat|timer_0|internal_counter [0] & ( (\plat|timer_0|internal_counter [2] & (\plat|timer_0|internal_counter [1] & (\plat|timer_0|internal_counter [4] & \plat|timer_0|internal_counter [3]))) ) )

	.dataa(!\plat|timer_0|internal_counter [2]),
	.datab(!\plat|timer_0|internal_counter [1]),
	.datac(!\plat|timer_0|internal_counter [4]),
	.datad(!\plat|timer_0|internal_counter [3]),
	.datae(gnd),
	.dataf(!\plat|timer_0|internal_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~2 .extended_lut = "off";
defparam \plat|timer_0|Equal0~2 .lut_mask = 64'h0000000000010001;
defparam \plat|timer_0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N26
dffeas \plat|timer_0|internal_counter[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|internal_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|timer_0|always0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|internal_counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|internal_counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|timer_0|internal_counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N51
cyclonev_lcell_comb \plat|timer_0|Equal0~3 (
// Equation(s):
// \plat|timer_0|Equal0~3_combout  = ( \plat|timer_0|Equal0~2_combout  & ( \plat|timer_0|internal_counter[8]~DUPLICATE_q  & ( (\plat|timer_0|Equal0~1_combout  & (!\plat|timer_0|internal_counter [12] & (\plat|timer_0|Equal0~0_combout  & 
// !\plat|timer_0|internal_counter [11]))) ) ) )

	.dataa(!\plat|timer_0|Equal0~1_combout ),
	.datab(!\plat|timer_0|internal_counter [12]),
	.datac(!\plat|timer_0|Equal0~0_combout ),
	.datad(!\plat|timer_0|internal_counter [11]),
	.datae(!\plat|timer_0|Equal0~2_combout ),
	.dataf(!\plat|timer_0|internal_counter[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|Equal0~3 .extended_lut = "off";
defparam \plat|timer_0|Equal0~3 .lut_mask = 64'h0000000000000400;
defparam \plat|timer_0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N27
cyclonev_lcell_comb \plat|timer_0|delayed_unxcounter_is_zeroxx0~feeder (
// Equation(s):
// \plat|timer_0|delayed_unxcounter_is_zeroxx0~feeder_combout  = ( \plat|timer_0|Equal0~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|delayed_unxcounter_is_zeroxx0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|delayed_unxcounter_is_zeroxx0~feeder .extended_lut = "off";
defparam \plat|timer_0|delayed_unxcounter_is_zeroxx0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|timer_0|delayed_unxcounter_is_zeroxx0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N29
dffeas \plat|timer_0|delayed_unxcounter_is_zeroxx0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|delayed_unxcounter_is_zeroxx0~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|delayed_unxcounter_is_zeroxx0 .is_wysiwyg = "true";
defparam \plat|timer_0|delayed_unxcounter_is_zeroxx0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N33
cyclonev_lcell_comb \plat|timer_0|timeout_occurred~0 (
// Equation(s):
// \plat|timer_0|timeout_occurred~0_combout  = ( \plat|timer_0|delayed_unxcounter_is_zeroxx0~q  & ( \plat|timer_0|Equal0~3_combout  & ( !\plat|timer_0|timeout_occurred~q  ) ) ) # ( \plat|timer_0|delayed_unxcounter_is_zeroxx0~q  & ( 
// !\plat|timer_0|Equal0~3_combout  & ( !\plat|timer_0|timeout_occurred~q  ) ) ) # ( !\plat|timer_0|delayed_unxcounter_is_zeroxx0~q  & ( !\plat|timer_0|Equal0~3_combout  & ( !\plat|timer_0|timeout_occurred~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|timer_0|timeout_occurred~q ),
	.datad(gnd),
	.datae(!\plat|timer_0|delayed_unxcounter_is_zeroxx0~q ),
	.dataf(!\plat|timer_0|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|timeout_occurred~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred~0 .extended_lut = "off";
defparam \plat|timer_0|timeout_occurred~0 .lut_mask = 64'hF0F0F0F00000F0F0;
defparam \plat|timer_0|timeout_occurred~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N33
cyclonev_lcell_comb \plat|timer_0|timeout_occurred~1 (
// Equation(s):
// \plat|timer_0|timeout_occurred~1_combout  = ( \plat|timer_0|period_l_wr_strobe~0_combout  & ( (!\plat|timer_0|timeout_occurred~0_combout  & (((\plat|cpu|cpu|W_alu_result [3]) # (\plat|cpu|cpu|W_alu_result [2])) # (\plat|cpu|cpu|W_alu_result [4]))) ) ) # ( 
// !\plat|timer_0|period_l_wr_strobe~0_combout  & ( !\plat|timer_0|timeout_occurred~0_combout  ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [4]),
	.datab(!\plat|cpu|cpu|W_alu_result [2]),
	.datac(!\plat|timer_0|timeout_occurred~0_combout ),
	.datad(!\plat|cpu|cpu|W_alu_result [3]),
	.datae(gnd),
	.dataf(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|timeout_occurred~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred~1 .extended_lut = "off";
defparam \plat|timer_0|timeout_occurred~1 .lut_mask = 64'hF0F0F0F070F070F0;
defparam \plat|timer_0|timeout_occurred~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N34
dffeas \plat|timer_0|timeout_occurred (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|timeout_occurred~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|timeout_occurred~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|timeout_occurred .is_wysiwyg = "true";
defparam \plat|timer_0|timeout_occurred .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N12
cyclonev_lcell_comb \plat|timer_0|control_register~0 (
// Equation(s):
// \plat|timer_0|control_register~0_combout  = ( \plat|timer_0|control_register~q  & ( \plat|timer_0|period_l_wr_strobe~0_combout  & ( ((!\plat|cpu|cpu|W_alu_result [2]) # ((\plat|cpu|cpu|d_writedata [0]) # (\plat|cpu|cpu|W_alu_result [3]))) # 
// (\plat|cpu|cpu|W_alu_result [4]) ) ) ) # ( !\plat|timer_0|control_register~q  & ( \plat|timer_0|period_l_wr_strobe~0_combout  & ( (!\plat|cpu|cpu|W_alu_result [4] & (\plat|cpu|cpu|W_alu_result [2] & (!\plat|cpu|cpu|W_alu_result [3] & 
// \plat|cpu|cpu|d_writedata [0]))) ) ) ) # ( \plat|timer_0|control_register~q  & ( !\plat|timer_0|period_l_wr_strobe~0_combout  ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [4]),
	.datab(!\plat|cpu|cpu|W_alu_result [2]),
	.datac(!\plat|cpu|cpu|W_alu_result [3]),
	.datad(!\plat|cpu|cpu|d_writedata [0]),
	.datae(!\plat|timer_0|control_register~q ),
	.dataf(!\plat|timer_0|period_l_wr_strobe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|control_register~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|control_register~0 .extended_lut = "off";
defparam \plat|timer_0|control_register~0 .lut_mask = 64'h0000FFFF0020DFFF;
defparam \plat|timer_0|control_register~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N14
dffeas \plat|timer_0|control_register (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|control_register~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|control_register~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|control_register .is_wysiwyg = "true";
defparam \plat|timer_0|control_register .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N3
cyclonev_lcell_comb \plat|timer_0|read_mux_out[0]~0 (
// Equation(s):
// \plat|timer_0|read_mux_out[0]~0_combout  = ( \plat|cpu|cpu|W_alu_result [2] & ( (!\plat|cpu|cpu|W_alu_result [4] & (\plat|timer_0|control_register~q  & !\plat|cpu|cpu|W_alu_result [3])) ) ) # ( !\plat|cpu|cpu|W_alu_result [2] & ( 
// (!\plat|cpu|cpu|W_alu_result [4] & (\plat|timer_0|timeout_occurred~q  & !\plat|cpu|cpu|W_alu_result [3])) ) )

	.dataa(!\plat|cpu|cpu|W_alu_result [4]),
	.datab(!\plat|timer_0|timeout_occurred~q ),
	.datac(!\plat|timer_0|control_register~q ),
	.datad(!\plat|cpu|cpu|W_alu_result [3]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_alu_result [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|timer_0|read_mux_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|timer_0|read_mux_out[0]~0 .extended_lut = "off";
defparam \plat|timer_0|read_mux_out[0]~0 .lut_mask = 64'h220022000A000A00;
defparam \plat|timer_0|read_mux_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N4
dffeas \plat|timer_0|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|timer_0|read_mux_out[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|timer_0|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|timer_0|readdata[0] .is_wysiwyg = "true";
defparam \plat|timer_0|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y13_N29
dffeas \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|timer_0|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N18
cyclonev_lcell_comb \plat|seven_seg3|data_out[0]~feeder (
// Equation(s):
// \plat|seven_seg3|data_out[0]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg3|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg3|data_out[0]~feeder .extended_lut = "off";
defparam \plat|seven_seg3|data_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg3|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N19
dffeas \plat|seven_seg3|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg3|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg3|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg3|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg3|data_out[0] .is_wysiwyg = "true";
defparam \plat|seven_seg3|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N28
dffeas \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg3|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y14_N58
dffeas \plat|seven_seg4|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg4|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg4|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg4|data_out[0] .is_wysiwyg = "true";
defparam \plat|seven_seg4|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N53
dffeas \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg4|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N41
dffeas \plat|seven_seg5|data_out[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N50
dffeas \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg5|data_out[0]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N48
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~2 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~2_combout  = ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [0])))) # 
// (\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [0] & (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) 
// # (!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [0])))) ) ) ) # ( \plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [0] & ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [0])))) # 
// (\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [0] & (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) 
// # (!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [0])))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [0] & ( !\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0] & ( 
// (!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) # ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [0])))) # 
// (\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [0] & (!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ((!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ) 
// # (!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [0])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|seven_seg3_s1_translator|av_readdata_pre [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg4_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datac(!\plat|mm_interconnect_0|seven_seg4_s1_translator|av_readdata_pre [0]),
	.datad(!\plat|mm_interconnect_0|seven_seg3_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datae(!\plat|mm_interconnect_0|seven_seg5_s1_translator|av_readdata_pre [0]),
	.dataf(!\plat|mm_interconnect_0|seven_seg5_s1_translator|read_latency_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~2 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N27
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout  = ( \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|rsp_mux|src_data[0]~2_combout  & ( 
// !\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  ) ) ) # ( !\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|rsp_mux|src_data[0]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre [0]),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 .lut_mask = 64'h00000000FFFFF0F0;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \switch2~input (
	.i(switch2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch2~input_o ));
// synopsys translate_off
defparam \switch2~input .bus_hold = "false";
defparam \switch2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y14_N22
dffeas \plat|switch2|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switch2~input_o ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|switch2|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|switch2|readdata[0] .is_wysiwyg = "true";
defparam \plat|switch2|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N10
dffeas \plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|switch2|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N25
dffeas \plat|pio_0|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|pio_0|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|pio_0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|pio_0|data_out[0] .is_wysiwyg = "true";
defparam \plat|pio_0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N17
dffeas \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|pio_0|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N33
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = ( \plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( ((\plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre [0] & 
// \plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0])) # (\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0]) ) ) # ( !\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (\plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre [0] & \plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0]) ) )

	.dataa(!\plat|mm_interconnect_0|switch2_s1_translator|av_readdata_pre [0]),
	.datab(!\plat|mm_interconnect_0|pio_0_s1_translator|av_readdata_pre [0]),
	.datac(!\plat|mm_interconnect_0|switch2_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 64'h0505050537373737;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \switch~input (
	.i(switch),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch~input_o ));
// synopsys translate_off
defparam \switch~input .bus_hold = "false";
defparam \switch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y16_N59
dffeas \plat|switch|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switch~input_o ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|switch|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|switch|readdata[0] .is_wysiwyg = "true";
defparam \plat|switch|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y16_N56
dffeas \plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|switch|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N29
dffeas \plat|seven_seg1|data_out[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N16
dffeas \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg1|data_out[0]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N54
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout  = ( \plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [0] & ( 
// (\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]) # (\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre [0] & ( 
// \plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0] ) ) ) # ( \plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre [0] & ( 
// !\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0] ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_0|seven_seg1_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|switch_s1_translator|read_latency_shift_reg [0]),
	.datad(gnd),
	.datae(!\plat|mm_interconnect_0|switch_s1_translator|av_readdata_pre [0]),
	.dataf(!\plat|mm_interconnect_0|seven_seg1_s1_translator|av_readdata_pre [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 .lut_mask = 64'h00000F0F33333F3F;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \btn~input (
	.i(btn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn~input_o ));
// synopsys translate_off
defparam \btn~input .bus_hold = "false";
defparam \btn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y12_N47
dffeas \plat|btn|readdata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\btn~input_o ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|btn|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|btn|readdata[0] .is_wysiwyg = "true";
defparam \plat|btn|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N40
dffeas \plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|btn|readdata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N21
cyclonev_lcell_comb \plat|seven_seg2|data_out[0]~feeder (
// Equation(s):
// \plat|seven_seg2|data_out[0]~feeder_combout  = ( \plat|cpu|cpu|d_writedata [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|d_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|seven_seg2|data_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|seven_seg2|data_out[0]~feeder .extended_lut = "off";
defparam \plat|seven_seg2|data_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|seven_seg2|data_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N22
dffeas \plat|seven_seg2|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg2|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg2|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg2|data_out[0] .is_wysiwyg = "true";
defparam \plat|seven_seg2|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N37
dffeas \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg2|data_out [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N26
dffeas \plat|seven_seg0|data_out[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N41
dffeas \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|seven_seg0|data_out[0]~DUPLICATE_q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|seven_seg5|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N39
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  = ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [0] & ( \plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [0]) # ((!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre [0] & (!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [0]) # 
// (!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( \plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [0] & ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  & 
// ( (!\plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [0]) # ((!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre [0] & (!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [0]) # 
// (!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0])))) ) ) ) # ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [0] & ( !\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q  
// & ( (!\plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre [0] & ((!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [0]) # ((!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0])))) # 
// (\plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre [0] & (!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0] & ((!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [0]) # 
// (!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0])))) ) ) )

	.dataa(!\plat|mm_interconnect_0|btn_s1_translator|av_readdata_pre [0]),
	.datab(!\plat|mm_interconnect_0|seven_seg2_s1_translator|av_readdata_pre [0]),
	.datac(!\plat|mm_interconnect_0|btn_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|seven_seg2_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|mm_interconnect_0|seven_seg0_s1_translator|av_readdata_pre [0]),
	.dataf(!\plat|mm_interconnect_0|seven_seg0_s1_translator|read_latency_shift_reg[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 .lut_mask = 64'hFAC8FAC8FAC80000;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y15_N12
cyclonev_lcell_comb \plat|mm_interconnect_0|rsp_mux|src_data[0] (
// Equation(s):
// \plat|mm_interconnect_0|rsp_mux|src_data [0] = ( \plat|ram|the_altsyncram|auto_generated|q_a [0] & ( \plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ) # 
// (((\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) # (\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout )) # (\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0])) ) ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [0] & ( 
// \plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  & ( (!\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ) # ((\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) # (\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout )) ) ) ) # ( 
// \plat|ram|the_altsyncram|auto_generated|q_a [0] & ( !\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  ) ) # ( !\plat|ram|the_altsyncram|auto_generated|q_a [0] & ( !\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  ) )

	.dataa(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.datab(!\plat|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.datac(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.datad(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.datae(!\plat|ram|the_altsyncram|auto_generated|q_a [0]),
	.dataf(!\plat|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|rsp_mux|src_data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0] .extended_lut = "off";
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0] .lut_mask = 64'hFFFFFFFFAFFFBFFF;
defparam \plat|mm_interconnect_0|rsp_mux|src_data[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y15_N13
dffeas \plat|cpu|cpu|av_ld_byte0_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_0|rsp_mux|src_data [0]),
	.asdata(\plat|cpu|cpu|av_ld_byte1_data [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|av_ld_rshift8~0_combout ),
	.ena(\plat|cpu|cpu|av_ld_byte0_data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N9
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~0 (
// Equation(s):
// \plat|cpu|cpu|Equal127~0_combout  = ( !\plat|cpu|cpu|E_logic_result[21]~17_combout  & ( (!\plat|cpu|cpu|E_logic_result[18]~20_combout  & (!\plat|cpu|cpu|E_logic_result[20]~18_combout  & !\plat|cpu|cpu|E_logic_result[19]~19_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_logic_result[18]~20_combout ),
	.datac(!\plat|cpu|cpu|E_logic_result[20]~18_combout ),
	.datad(!\plat|cpu|cpu|E_logic_result[19]~19_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_logic_result[21]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~0 .lut_mask = 64'hC000C00000000000;
defparam \plat|cpu|cpu|Equal127~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y15_N30
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~1 (
// Equation(s):
// \plat|cpu|cpu|Equal127~1_combout  = ( !\plat|cpu|cpu|E_logic_result[16]~14_combout  & ( \plat|cpu|cpu|Equal127~0_combout  & ( (!\plat|cpu|cpu|E_logic_result[15]~15_combout  & (!\plat|cpu|cpu|E_logic_result[17]~13_combout  & 
// !\plat|cpu|cpu|E_logic_result[1]~16_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[15]~15_combout ),
	.datab(!\plat|cpu|cpu|E_logic_result[17]~13_combout ),
	.datac(!\plat|cpu|cpu|E_logic_result[1]~16_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_logic_result[16]~14_combout ),
	.dataf(!\plat|cpu|cpu|Equal127~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~1 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~1 .lut_mask = 64'h0000000080800000;
defparam \plat|cpu|cpu|Equal127~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N25
dffeas \plat|cpu|cpu|R_compare_op[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N29
dffeas \plat|cpu|cpu|R_compare_op[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|D_logic_op_raw[0]~1_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N57
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~2 (
// Equation(s):
// \plat|cpu|cpu|Equal127~2_combout  = ( !\plat|cpu|cpu|E_logic_result[3]~1_combout  & ( (!\plat|cpu|cpu|E_logic_result[5]~2_combout  & (!\plat|cpu|cpu|E_logic_result[10]~5_combout  & !\plat|cpu|cpu|E_logic_result[2]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_logic_result[5]~2_combout ),
	.datac(!\plat|cpu|cpu|E_logic_result[10]~5_combout ),
	.datad(!\plat|cpu|cpu|E_logic_result[2]~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_logic_result[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~2 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~2 .lut_mask = 64'hC000C00000000000;
defparam \plat|cpu|cpu|Equal127~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N9
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~3 (
// Equation(s):
// \plat|cpu|cpu|Equal127~3_combout  = ( \plat|cpu|cpu|Equal127~2_combout  & ( !\plat|cpu|cpu|E_logic_result[9]~7_combout  & ( (!\plat|cpu|cpu|E_logic_result[8]~6_combout  & (!\plat|cpu|cpu|E_logic_result[7]~11_combout  & 
// !\plat|cpu|cpu|E_logic_result[6]~3_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[8]~6_combout ),
	.datab(!\plat|cpu|cpu|E_logic_result[7]~11_combout ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_logic_result[6]~3_combout ),
	.datae(!\plat|cpu|cpu|Equal127~2_combout ),
	.dataf(!\plat|cpu|cpu|E_logic_result[9]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~3 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~3 .lut_mask = 64'h0000880000000000;
defparam \plat|cpu|cpu|Equal127~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N42
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~4 (
// Equation(s):
// \plat|cpu|cpu|Equal127~4_combout  = ( \plat|cpu|cpu|Equal127~3_combout  & ( (!\plat|cpu|cpu|E_logic_result[13]~9_combout  & (!\plat|cpu|cpu|E_logic_result[14]~8_combout  & (!\plat|cpu|cpu|E_logic_result[12]~10_combout  & 
// !\plat|cpu|cpu|E_logic_result[4]~12_combout ))) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[13]~9_combout ),
	.datab(!\plat|cpu|cpu|E_logic_result[14]~8_combout ),
	.datac(!\plat|cpu|cpu|E_logic_result[12]~10_combout ),
	.datad(!\plat|cpu|cpu|E_logic_result[4]~12_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal127~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~4 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~4 .lut_mask = 64'h0000000080008000;
defparam \plat|cpu|cpu|Equal127~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N0
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~5 (
// Equation(s):
// \plat|cpu|cpu|Equal127~5_combout  = ( !\plat|cpu|cpu|E_logic_result[30]~30_combout  & ( (!\plat|cpu|cpu|E_logic_result[0]~29_combout  & (!\plat|cpu|cpu|E_logic_result[31]~31_combout  & !\plat|cpu|cpu|E_logic_result[11]~4_combout )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_logic_result[0]~29_combout ),
	.datac(!\plat|cpu|cpu|E_logic_result[31]~31_combout ),
	.datad(!\plat|cpu|cpu|E_logic_result[11]~4_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_logic_result[30]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~5 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~5 .lut_mask = 64'hC000C00000000000;
defparam \plat|cpu|cpu|Equal127~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N12
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~6 (
// Equation(s):
// \plat|cpu|cpu|Equal127~6_combout  = ( \plat|cpu|cpu|Equal127~5_combout  & ( !\plat|cpu|cpu|E_logic_result[27]~27_combout  & ( (!\plat|cpu|cpu|E_logic_result[28]~26_combout  & (!\plat|cpu|cpu|E_logic_result[29]~25_combout  & 
// !\plat|cpu|cpu|E_logic_result[26]~28_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[28]~26_combout ),
	.datab(!\plat|cpu|cpu|E_logic_result[29]~25_combout ),
	.datac(!\plat|cpu|cpu|E_logic_result[26]~28_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|Equal127~5_combout ),
	.dataf(!\plat|cpu|cpu|E_logic_result[27]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~6 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~6 .lut_mask = 64'h0000808000000000;
defparam \plat|cpu|cpu|Equal127~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N54
cyclonev_lcell_comb \plat|cpu|cpu|Equal127~7 (
// Equation(s):
// \plat|cpu|cpu|Equal127~7_combout  = ( !\plat|cpu|cpu|E_logic_result[25]~21_combout  & ( \plat|cpu|cpu|Equal127~6_combout  & ( (!\plat|cpu|cpu|E_logic_result[23]~23_combout  & (!\plat|cpu|cpu|E_logic_result[24]~22_combout  & 
// !\plat|cpu|cpu|E_logic_result[22]~24_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|E_logic_result[23]~23_combout ),
	.datab(!\plat|cpu|cpu|E_logic_result[24]~22_combout ),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_logic_result[22]~24_combout ),
	.datae(!\plat|cpu|cpu|E_logic_result[25]~21_combout ),
	.dataf(!\plat|cpu|cpu|Equal127~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal127~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal127~7 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal127~7 .lut_mask = 64'h0000000088000000;
defparam \plat|cpu|cpu|Equal127~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N39
cyclonev_lcell_comb \plat|cpu|cpu|Add2~57 (
// Equation(s):
// \plat|cpu|cpu|Add2~57_sumout  = SUM(( \plat|cpu|cpu|E_alu_sub~q  ) + ( GND ) + ( \plat|cpu|cpu|Add2~66  ))

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\plat|cpu|cpu|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\plat|cpu|cpu|Add2~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add2~57 .extended_lut = "off";
defparam \plat|cpu|cpu|Add2~57 .lut_mask = 64'h0000FFFF00003333;
defparam \plat|cpu|cpu|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N30
cyclonev_lcell_comb \plat|cpu|cpu|E_cmp_result~0 (
// Equation(s):
// \plat|cpu|cpu|E_cmp_result~0_combout  = ( \plat|cpu|cpu|Equal127~7_combout  & ( \plat|cpu|cpu|Add2~57_sumout  & ( (!\plat|cpu|cpu|Equal127~1_combout  & (\plat|cpu|cpu|R_compare_op [1])) # (\plat|cpu|cpu|Equal127~1_combout  & 
// ((!\plat|cpu|cpu|Equal127~4_combout  & (\plat|cpu|cpu|R_compare_op [1])) # (\plat|cpu|cpu|Equal127~4_combout  & ((!\plat|cpu|cpu|R_compare_op [0]))))) ) ) ) # ( !\plat|cpu|cpu|Equal127~7_combout  & ( \plat|cpu|cpu|Add2~57_sumout  & ( 
// \plat|cpu|cpu|R_compare_op [1] ) ) ) # ( \plat|cpu|cpu|Equal127~7_combout  & ( !\plat|cpu|cpu|Add2~57_sumout  & ( (!\plat|cpu|cpu|Equal127~1_combout  & (((\plat|cpu|cpu|R_compare_op [0])))) # (\plat|cpu|cpu|Equal127~1_combout  & 
// ((!\plat|cpu|cpu|Equal127~4_combout  & ((\plat|cpu|cpu|R_compare_op [0]))) # (\plat|cpu|cpu|Equal127~4_combout  & (!\plat|cpu|cpu|R_compare_op [1])))) ) ) ) # ( !\plat|cpu|cpu|Equal127~7_combout  & ( !\plat|cpu|cpu|Add2~57_sumout  & ( 
// \plat|cpu|cpu|R_compare_op [0] ) ) )

	.dataa(!\plat|cpu|cpu|Equal127~1_combout ),
	.datab(!\plat|cpu|cpu|R_compare_op [1]),
	.datac(!\plat|cpu|cpu|R_compare_op [0]),
	.datad(!\plat|cpu|cpu|Equal127~4_combout ),
	.datae(!\plat|cpu|cpu|Equal127~7_combout ),
	.dataf(!\plat|cpu|cpu|Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_cmp_result~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_cmp_result~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_cmp_result~0 .lut_mask = 64'h0F0F0F4E33333372;
defparam \plat|cpu|cpu|E_cmp_result~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N31
dffeas \plat|cpu|cpu|W_cmp_result (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_cmp_result~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N33
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~14 (
// Equation(s):
// \plat|cpu|cpu|Equal62~14_combout  = ( \plat|cpu|cpu|D_iw [13] & ( \plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [12] & \plat|cpu|cpu|D_iw[16]~DUPLICATE_q ))) ) ) 
// )

	.dataa(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [12]),
	.datad(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [13]),
	.dataf(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~14 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~14 .lut_mask = 64'h0000000000000008;
defparam \plat|cpu|cpu|Equal62~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N27
cyclonev_lcell_comb \plat|cpu|cpu|D_op_wrctl (
// Equation(s):
// \plat|cpu|cpu|D_op_wrctl~combout  = ( \plat|cpu|cpu|Equal62~14_combout  & ( \plat|cpu|cpu|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal62~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_op_wrctl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_op_wrctl .extended_lut = "off";
defparam \plat|cpu|cpu|D_op_wrctl .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|cpu|cpu|D_op_wrctl .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N29
dffeas \plat|cpu|cpu|R_ctrl_wrctl_inst (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N33
cyclonev_lcell_comb \plat|cpu|cpu|Equal132~0 (
// Equation(s):
// \plat|cpu|cpu|Equal132~0_combout  = ( !\plat|cpu|cpu|D_iw [9] & ( !\plat|cpu|cpu|D_iw [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|D_iw [10]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal132~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal132~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal132~0 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|cpu|cpu|Equal132~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N15
cyclonev_lcell_comb \plat|cpu|cpu|Equal134~0 (
// Equation(s):
// \plat|cpu|cpu|Equal134~0_combout  = ( \plat|cpu|cpu|Equal132~0_combout  & ( (!\plat|cpu|cpu|D_iw [6] & (!\plat|cpu|cpu|D_iw [8] & \plat|cpu|cpu|D_iw [7])) ) )

	.dataa(!\plat|cpu|cpu|D_iw [6]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw [8]),
	.datad(!\plat|cpu|cpu|D_iw [7]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal132~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal134~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal134~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal134~0 .lut_mask = 64'h0000000000A000A0;
defparam \plat|cpu|cpu|Equal134~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N6
cyclonev_lcell_comb \plat|cpu|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout  = ( \plat|cpu|cpu|W_bstatus_reg~q  & ( \plat|cpu|cpu|Equal134~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_break~q  & ((!\plat|cpu|cpu|R_ctrl_wrctl_inst~q ) # ((\plat|cpu|cpu|E_src1 [0])))) # 
// (\plat|cpu|cpu|R_ctrl_break~q  & (((\plat|cpu|cpu|W_status_reg_pie~q )))) ) ) ) # ( !\plat|cpu|cpu|W_bstatus_reg~q  & ( \plat|cpu|cpu|Equal134~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_break~q  & (\plat|cpu|cpu|R_ctrl_wrctl_inst~q  & (\plat|cpu|cpu|E_src1 
// [0]))) # (\plat|cpu|cpu|R_ctrl_break~q  & (((\plat|cpu|cpu|W_status_reg_pie~q )))) ) ) ) # ( \plat|cpu|cpu|W_bstatus_reg~q  & ( !\plat|cpu|cpu|Equal134~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_break~q ) # (\plat|cpu|cpu|W_status_reg_pie~q ) ) ) ) # ( 
// !\plat|cpu|cpu|W_bstatus_reg~q  & ( !\plat|cpu|cpu|Equal134~0_combout  & ( (\plat|cpu|cpu|W_status_reg_pie~q  & \plat|cpu|cpu|R_ctrl_break~q ) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.datab(!\plat|cpu|cpu|E_src1 [0]),
	.datac(!\plat|cpu|cpu|W_status_reg_pie~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_break~q ),
	.datae(!\plat|cpu|cpu|W_bstatus_reg~q ),
	.dataf(!\plat|cpu|cpu|Equal134~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_bstatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 64'h000FFF0F110FBB0F;
defparam \plat|cpu|cpu|W_bstatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N7
dffeas \plat|cpu|cpu|W_bstatus_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N30
cyclonev_lcell_comb \plat|cpu|cpu|Equal135~0 (
// Equation(s):
// \plat|cpu|cpu|Equal135~0_combout  = (\plat|cpu|cpu|D_iw [6] & (!\plat|cpu|cpu|D_iw [8] & (\plat|cpu|cpu|Equal132~0_combout  & \plat|cpu|cpu|D_iw [7])))

	.dataa(!\plat|cpu|cpu|D_iw [6]),
	.datab(!\plat|cpu|cpu|D_iw [8]),
	.datac(!\plat|cpu|cpu|Equal132~0_combout ),
	.datad(!\plat|cpu|cpu|D_iw [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal135~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal135~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal135~0 .lut_mask = 64'h0004000400040004;
defparam \plat|cpu|cpu|Equal135~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N24
cyclonev_lcell_comb \plat|cpu|cpu|W_ienable_reg[0]~0 (
// Equation(s):
// \plat|cpu|cpu|W_ienable_reg[0]~0_combout  = ( \plat|cpu|cpu|Equal135~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_wrctl_inst~q  & (((\plat|cpu|cpu|W_ienable_reg [0])))) # (\plat|cpu|cpu|R_ctrl_wrctl_inst~q  & ((!\plat|cpu|cpu|E_valid_from_R~q  & 
// ((\plat|cpu|cpu|W_ienable_reg [0]))) # (\plat|cpu|cpu|E_valid_from_R~q  & (\plat|cpu|cpu|E_src1 [0])))) ) ) # ( !\plat|cpu|cpu|Equal135~0_combout  & ( \plat|cpu|cpu|W_ienable_reg [0] ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.datab(!\plat|cpu|cpu|E_src1 [0]),
	.datac(!\plat|cpu|cpu|E_valid_from_R~q ),
	.datad(!\plat|cpu|cpu|W_ienable_reg [0]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal135~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_ienable_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_ienable_reg[0]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|W_ienable_reg[0]~0 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \plat|cpu|cpu|W_ienable_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N25
dffeas \plat|cpu|cpu|W_ienable_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|W_ienable_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N45
cyclonev_lcell_comb \plat|cpu|cpu|W_ipending_reg_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|W_ipending_reg_nxt~0_combout  = ( \plat|cpu|cpu|W_ienable_reg [0] & ( (\plat|timer_0|timeout_occurred~q  & \plat|timer_0|control_register~q ) ) )

	.dataa(!\plat|timer_0|timeout_occurred~q ),
	.datab(!\plat|timer_0|control_register~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_ienable_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_ipending_reg_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_ipending_reg_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|W_ipending_reg_nxt~0 .lut_mask = 64'h0000000011111111;
defparam \plat|cpu|cpu|W_ipending_reg_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N46
dffeas \plat|cpu|cpu|W_ipending_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|W_ipending_reg_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N48
cyclonev_lcell_comb \plat|cpu|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \plat|cpu|cpu|E_control_rd_data[0]~1_combout  = ( !\plat|cpu|cpu|D_iw [7] & ( (!\plat|cpu|cpu|D_iw [6] & (\plat|cpu|cpu|D_iw [8] & (\plat|cpu|cpu|W_ipending_reg [0] & ((\plat|cpu|cpu|Equal132~0_combout ))))) ) ) # ( \plat|cpu|cpu|D_iw [7] & ( 
// (!\plat|cpu|cpu|D_iw [8] & (\plat|cpu|cpu|Equal132~0_combout  & ((!\plat|cpu|cpu|D_iw [6] & (\plat|cpu|cpu|W_bstatus_reg~q )) # (\plat|cpu|cpu|D_iw [6] & ((\plat|cpu|cpu|W_ienable_reg [0])))))) ) )

	.dataa(!\plat|cpu|cpu|D_iw [6]),
	.datab(!\plat|cpu|cpu|D_iw [8]),
	.datac(!\plat|cpu|cpu|W_bstatus_reg~q ),
	.datad(!\plat|cpu|cpu|W_ienable_reg [0]),
	.datae(!\plat|cpu|cpu|D_iw [7]),
	.dataf(!\plat|cpu|cpu|Equal132~0_combout ),
	.datag(!\plat|cpu|cpu|W_ipending_reg [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_control_rd_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_control_rd_data[0]~1 .extended_lut = "on";
defparam \plat|cpu|cpu|E_control_rd_data[0]~1 .lut_mask = 64'h000000000202084C;
defparam \plat|cpu|cpu|E_control_rd_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N18
cyclonev_lcell_comb \plat|cpu|cpu|Equal132~1 (
// Equation(s):
// \plat|cpu|cpu|Equal132~1_combout  = ( !\plat|cpu|cpu|D_iw [6] & ( (!\plat|cpu|cpu|D_iw [7] & (\plat|cpu|cpu|Equal132~0_combout  & !\plat|cpu|cpu|D_iw [8])) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|D_iw [7]),
	.datac(!\plat|cpu|cpu|Equal132~0_combout ),
	.datad(!\plat|cpu|cpu|D_iw [8]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal132~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal132~1 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal132~1 .lut_mask = 64'h0C000C0000000000;
defparam \plat|cpu|cpu|Equal132~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N21
cyclonev_lcell_comb \plat|cpu|cpu|Equal133~0 (
// Equation(s):
// \plat|cpu|cpu|Equal133~0_combout  = ( \plat|cpu|cpu|D_iw [6] & ( (\plat|cpu|cpu|Equal132~0_combout  & (!\plat|cpu|cpu|D_iw [7] & !\plat|cpu|cpu|D_iw [8])) ) )

	.dataa(!\plat|cpu|cpu|Equal132~0_combout ),
	.datab(!\plat|cpu|cpu|D_iw [7]),
	.datac(!\plat|cpu|cpu|D_iw [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal133~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal133~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal133~0 .lut_mask = 64'h0000000040404040;
defparam \plat|cpu|cpu|Equal133~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N36
cyclonev_lcell_comb \plat|cpu|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|W_estatus_reg_inst_nxt~0_combout  = ( \plat|cpu|cpu|W_estatus_reg~q  & ( \plat|cpu|cpu|Equal133~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_exception~q  & ((!\plat|cpu|cpu|R_ctrl_wrctl_inst~q ) # ((\plat|cpu|cpu|E_src1 [0])))) # 
// (\plat|cpu|cpu|R_ctrl_exception~q  & (((\plat|cpu|cpu|W_status_reg_pie~q )))) ) ) ) # ( !\plat|cpu|cpu|W_estatus_reg~q  & ( \plat|cpu|cpu|Equal133~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_exception~q  & (\plat|cpu|cpu|R_ctrl_wrctl_inst~q  & 
// (\plat|cpu|cpu|E_src1 [0]))) # (\plat|cpu|cpu|R_ctrl_exception~q  & (((\plat|cpu|cpu|W_status_reg_pie~q )))) ) ) ) # ( \plat|cpu|cpu|W_estatus_reg~q  & ( !\plat|cpu|cpu|Equal133~0_combout  & ( (!\plat|cpu|cpu|R_ctrl_exception~q ) # 
// (\plat|cpu|cpu|W_status_reg_pie~q ) ) ) ) # ( !\plat|cpu|cpu|W_estatus_reg~q  & ( !\plat|cpu|cpu|Equal133~0_combout  & ( (\plat|cpu|cpu|W_status_reg_pie~q  & \plat|cpu|cpu|R_ctrl_exception~q ) ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.datab(!\plat|cpu|cpu|E_src1 [0]),
	.datac(!\plat|cpu|cpu|W_status_reg_pie~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_exception~q ),
	.datae(!\plat|cpu|cpu|W_estatus_reg~q ),
	.dataf(!\plat|cpu|cpu|Equal133~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_estatus_reg_inst_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 64'h000FFF0F110FBB0F;
defparam \plat|cpu|cpu|W_estatus_reg_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N38
dffeas \plat|cpu|cpu|W_estatus_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N54
cyclonev_lcell_comb \plat|cpu|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \plat|cpu|cpu|E_control_rd_data[0]~0_combout  = ( \plat|cpu|cpu|Equal133~0_combout  & ( (!\plat|cpu|cpu|Equal132~1_combout  & ((\plat|cpu|cpu|W_estatus_reg~q ))) # (\plat|cpu|cpu|Equal132~1_combout  & (\plat|cpu|cpu|W_status_reg_pie~q )) ) ) # ( 
// !\plat|cpu|cpu|Equal133~0_combout  & ( (!\plat|cpu|cpu|Equal132~1_combout  & ((\plat|cpu|cpu|E_control_rd_data[0]~1_combout ))) # (\plat|cpu|cpu|Equal132~1_combout  & (\plat|cpu|cpu|W_status_reg_pie~q )) ) )

	.dataa(!\plat|cpu|cpu|W_status_reg_pie~q ),
	.datab(!\plat|cpu|cpu|E_control_rd_data[0]~1_combout ),
	.datac(!\plat|cpu|cpu|Equal132~1_combout ),
	.datad(!\plat|cpu|cpu|W_estatus_reg~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal133~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_control_rd_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_control_rd_data[0]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_control_rd_data[0]~0 .lut_mask = 64'h3535353505F505F5;
defparam \plat|cpu|cpu|E_control_rd_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N55
dffeas \plat|cpu|cpu|W_control_rd_data[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_control_rd_data[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y16_N54
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wr_data[0]~31 (
// Equation(s):
// \plat|cpu|cpu|W_rf_wr_data[0]~31_combout  = ( !\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & ((\plat|cpu|cpu|W_alu_result [0]))) # (\plat|cpu|cpu|R_ctrl_br_cmp~q  & 
// (\plat|cpu|cpu|W_cmp_result~q ))))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|av_ld_byte0_data [0])) ) ) # ( \plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_ld~q  & (((!\plat|cpu|cpu|R_ctrl_br_cmp~q  & 
// ((\plat|cpu|cpu|W_control_rd_data [0]))) # (\plat|cpu|cpu|R_ctrl_br_cmp~q  & (\plat|cpu|cpu|W_cmp_result~q ))))) # (\plat|cpu|cpu|R_ctrl_ld~q  & (\plat|cpu|cpu|av_ld_byte0_data [0])) ) )

	.dataa(!\plat|cpu|cpu|av_ld_byte0_data [0]),
	.datab(!\plat|cpu|cpu|W_cmp_result~q ),
	.datac(!\plat|cpu|cpu|W_control_rd_data [0]),
	.datad(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datae(!\plat|cpu|cpu|R_ctrl_rd_ctl_reg~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|R_ctrl_br_cmp~q ),
	.datag(!\plat|cpu|cpu|W_alu_result [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wr_data[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wr_data[0]~31 .extended_lut = "on";
defparam \plat|cpu|cpu|W_rf_wr_data[0]~31 .lut_mask = 64'h0F550F5533553355;
defparam \plat|cpu|cpu|W_rf_wr_data[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N0
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[8]~8 (
// Equation(s):
// \plat|cpu|cpu|R_src1[8]~8_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # ((\plat|cpu|cpu|D_iw [12])))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~25_sumout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|R_src1~1_combout  & 
// (\plat|cpu|cpu|D_iw [12]))) # (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~25_sumout )))) ) )

	.dataa(!\plat|cpu|cpu|R_src1~0_combout ),
	.datab(!\plat|cpu|cpu|R_src1~1_combout ),
	.datac(!\plat|cpu|cpu|D_iw [12]),
	.datad(!\plat|cpu|cpu|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[8]~8 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[8]~8 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|cpu|cpu|R_src1[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N1
dffeas \plat|cpu|cpu|E_src1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N9
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[6]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[6]~feeder_combout  = \plat|cpu|cpu|Add2~25_sumout 

	.dataa(!\plat|cpu|cpu|Add2~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[6]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|cpu|cpu|F_pc[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N11
dffeas \plat|cpu|cpu|F_pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[6]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~25_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N42
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~6 (
// Equation(s):
// \plat|cpu|cpu|F_iw~6_combout  = ( \plat|cpu|cpu|intr_req~combout  & ( \plat|rom|the_altsyncram|auto_generated|q_a [3] ) ) # ( !\plat|cpu|cpu|intr_req~combout  & ( \plat|rom|the_altsyncram|auto_generated|q_a [3] ) ) # ( \plat|cpu|cpu|intr_req~combout  & ( 
// !\plat|rom|the_altsyncram|auto_generated|q_a [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|intr_req~combout ),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~6 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~6 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N43
dffeas \plat|cpu|cpu|D_iw[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~6_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[3]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N51
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_st~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_st~0_combout  = ( \plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [1] & ((!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ) # (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ))) ) )

	.dataa(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [1]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_st~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_st~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_st~0 .lut_mask = 64'h00000000FA00FA00;
defparam \plat|cpu|cpu|D_ctrl_st~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y11_N52
dffeas \plat|cpu|cpu|R_ctrl_st (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N51
cyclonev_lcell_comb \plat|cpu|cpu|d_write_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|d_write_nxt~0_combout  = ( \plat|cpu|cpu|E_new_inst~q  & ( \plat|cpu|cpu|R_ctrl_st~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_st~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_new_inst~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_write_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_write_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|d_write_nxt~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \plat|cpu|cpu|d_write_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N14
dffeas \plat|cpu|cpu|av_ld_waiting_for_data (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \plat|cpu|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N12
cyclonev_lcell_comb \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout  = ( \plat|cpu|cpu|R_ctrl_ld~q  & ( (!\plat|cpu|cpu|av_ld_waiting_for_data~q  & (\plat|cpu|cpu|E_new_inst~q )) # (\plat|cpu|cpu|av_ld_waiting_for_data~q  & 
// ((!\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout ))) ) ) # ( !\plat|cpu|cpu|R_ctrl_ld~q  & ( (!\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout  & \plat|cpu|cpu|av_ld_waiting_for_data~q ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_new_inst~q ),
	.datac(!\plat|cpu|cpu|av_ld_aligning_data_nxt~0_combout ),
	.datad(!\plat|cpu|cpu|av_ld_waiting_for_data~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 64'h00F000F033F033F0;
defparam \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N9
cyclonev_lcell_comb \plat|cpu|cpu|E_stall~0 (
// Equation(s):
// \plat|cpu|cpu|E_stall~0_combout  = ( \plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout  & ( \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & ((\plat|cpu|cpu|E_new_inst~q ) # (\plat|cpu|cpu|E_valid_from_R~q ))) ) ) ) # ( 
// !\plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout  & ( \plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & ((\plat|cpu|cpu|E_new_inst~q ) # (\plat|cpu|cpu|E_valid_from_R~q ))) ) ) ) # ( 
// \plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout  & ( !\plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout  & ( (\plat|cpu|cpu|R_ctrl_ld~q  & (((\plat|cpu|cpu|E_valid_from_R~q  & !\plat|cpu|cpu|D_ctrl_mem32~0_combout )) # (\plat|cpu|cpu|E_new_inst~q ))) ) ) 
// ) # ( !\plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout  & ( !\plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout  & ( (\plat|cpu|cpu|E_new_inst~q  & \plat|cpu|cpu|R_ctrl_ld~q ) ) ) )

	.dataa(!\plat|cpu|cpu|E_valid_from_R~q ),
	.datab(!\plat|cpu|cpu|D_ctrl_mem32~0_combout ),
	.datac(!\plat|cpu|cpu|E_new_inst~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_ld~q ),
	.datae(!\plat|cpu|cpu|av_ld_aligning_data_nxt~1_combout ),
	.dataf(!\plat|cpu|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_stall~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_stall~0 .lut_mask = 64'h000F004F005F005F;
defparam \plat|cpu|cpu|E_stall~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N30
cyclonev_lcell_comb \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 (
// Equation(s):
// \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  = ( \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  & ( \plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  ) ) # ( 
// \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout  & ( !\plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout  & ( (!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ) # 
// ((!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ) # ((!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # (\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ))) ) ) )

	.dataa(!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout ),
	.datab(!\plat|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.datac(!\plat|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datad(!\plat|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datae(!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~1_combout ),
	.dataf(!\plat|mm_interconnect_0|cmd_demux|WideOr0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 .extended_lut = "off";
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 .lut_mask = 64'h0000FEFF0000FFFF;
defparam \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_valid_from_R~0 (
// Equation(s):
// \plat|cpu|cpu|E_valid_from_R~0_combout  = ( \plat|cpu|cpu|E_stall~0_combout  & ( \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  ) ) # ( !\plat|cpu|cpu|E_stall~0_combout  & ( 
// \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & ( ((\plat|cpu|cpu|d_write_nxt~0_combout ) # (\plat|cpu|cpu|R_valid~q )) # (\plat|cpu|cpu|E_stall~2_combout ) ) ) ) # ( \plat|cpu|cpu|E_stall~0_combout  & ( 
// !\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  ) ) # ( !\plat|cpu|cpu|E_stall~0_combout  & ( !\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & ( (((\plat|cpu|cpu|d_write~q ) # 
// (\plat|cpu|cpu|d_write_nxt~0_combout )) # (\plat|cpu|cpu|R_valid~q )) # (\plat|cpu|cpu|E_stall~2_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|E_stall~2_combout ),
	.datab(!\plat|cpu|cpu|R_valid~q ),
	.datac(!\plat|cpu|cpu|d_write_nxt~0_combout ),
	.datad(!\plat|cpu|cpu|d_write~q ),
	.datae(!\plat|cpu|cpu|E_stall~0_combout ),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_valid_from_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_valid_from_R~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_valid_from_R~0 .lut_mask = 64'h7FFFFFFF7F7FFFFF;
defparam \plat|cpu|cpu|E_valid_from_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N38
dffeas \plat|cpu|cpu|E_valid_from_R (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y14_N57
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_jmp_direct~0_combout  = ( !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [2] & ( (!\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw[4]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [1]),
	.datab(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_jmp_direct~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_jmp_direct~0 .lut_mask = 64'h8080000000000000;
defparam \plat|cpu|cpu|D_ctrl_jmp_direct~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y14_N58
dffeas \plat|cpu|cpu|R_ctrl_jmp_direct (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N33
cyclonev_lcell_comb \plat|cpu|cpu|R_src1~1 (
// Equation(s):
// \plat|cpu|cpu|R_src1~1_combout  = ( \plat|cpu|cpu|R_ctrl_jmp_direct~q  & ( \plat|cpu|cpu|E_valid_from_R~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_valid_from_R~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_jmp_direct~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1~1 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1~1 .lut_mask = 64'h0000000000FF00FF;
defparam \plat|cpu|cpu|R_src1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y14_N3
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[7]~13 (
// Equation(s):
// \plat|cpu|cpu|R_src1[7]~13_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((!\plat|cpu|cpu|R_src1~1_combout ) # ((\plat|cpu|cpu|D_iw[11]~DUPLICATE_q )))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~45_sumout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] & ( (!\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|R_src1~1_combout  & 
// (\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ))) # (\plat|cpu|cpu|R_src1~0_combout  & (((\plat|cpu|cpu|Add0~45_sumout )))) ) )

	.dataa(!\plat|cpu|cpu|R_src1~0_combout ),
	.datab(!\plat|cpu|cpu|R_src1~1_combout ),
	.datac(!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[7]~13 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[7]~13 .lut_mask = 64'h025702578ADF8ADF;
defparam \plat|cpu|cpu|R_src1[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N50
dffeas \plat|cpu|cpu|E_src1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|R_src1[7]~13_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N15
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[5]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[5]~feeder_combout  = ( \plat|cpu|cpu|Add2~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[5]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|F_pc[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N17
dffeas \plat|cpu|cpu|F_pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[5]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~45_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N12
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~7 (
// Equation(s):
// \plat|cpu|cpu|F_iw~7_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [4] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [4] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~7 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~7 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N13
dffeas \plat|cpu|cpu|D_iw[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~7_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N18
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~10 (
// Equation(s):
// \plat|cpu|cpu|Equal0~10_combout  = ( !\plat|cpu|cpu|D_iw [1] & ( \plat|cpu|cpu|D_iw [5] & ( (!\plat|cpu|cpu|D_iw [0] & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [2]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [0]),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [2]),
	.datae(!\plat|cpu|cpu|D_iw [1]),
	.dataf(!\plat|cpu|cpu|D_iw [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~10 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~10 .lut_mask = 64'h0000000000800000;
defparam \plat|cpu|cpu|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N54
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_retaddr~3_combout  = ( \plat|cpu|cpu|D_iw [11] & ( \plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [13] & !\plat|cpu|cpu|D_iw[14]~DUPLICATE_q )) ) ) ) # ( !\plat|cpu|cpu|D_iw [11] & 
// ( \plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [12] & (!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [13] & !\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [12]),
	.datab(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [13]),
	.datad(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [11]),
	.dataf(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_retaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_retaddr~3 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_retaddr~3 .lut_mask = 64'h0000000008000C00;
defparam \plat|cpu|cpu|D_ctrl_retaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N42
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_retaddr~2_combout  = ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [12] & ( (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [16] & \plat|cpu|cpu|D_iw [13])) ) ) ) # ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & 
// ( !\plat|cpu|cpu|D_iw [12] & ( (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [16] & \plat|cpu|cpu|D_iw [13])) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [16]),
	.datac(!\plat|cpu|cpu|D_iw [13]),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_retaddr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_retaddr~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_retaddr~2 .lut_mask = 64'h0101040400000000;
defparam \plat|cpu|cpu|D_ctrl_retaddr~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N12
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_exception~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_exception~1_combout  = ( !\plat|cpu|cpu|D_ctrl_exception~4_combout  & ( (!\plat|cpu|cpu|D_ctrl_exception~5_combout  & (!\plat|cpu|cpu|Equal0~11_combout  & (!\plat|cpu|cpu|Equal0~12_combout  & !\plat|cpu|cpu|D_ctrl_exception~6_combout 
// ))) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_exception~5_combout ),
	.datab(!\plat|cpu|cpu|Equal0~11_combout ),
	.datac(!\plat|cpu|cpu|Equal0~12_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_exception~6_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_exception~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_exception~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_exception~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_exception~1 .lut_mask = 64'h8000800000000000;
defparam \plat|cpu|cpu|D_ctrl_exception~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N15
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout  = ( \plat|cpu|cpu|D_ctrl_exception~1_combout  & ( (!\plat|cpu|cpu|Equal0~9_combout  & ((!\plat|cpu|cpu|Equal0~0_combout ) # ((!\plat|cpu|cpu|Equal62~8_combout  & !\plat|cpu|cpu|D_ctrl_retaddr~2_combout )))) 
// ) )

	.dataa(!\plat|cpu|cpu|Equal62~8_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_retaddr~2_combout ),
	.datac(!\plat|cpu|cpu|Equal0~9_combout ),
	.datad(!\plat|cpu|cpu|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_exception~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 64'h00000000F080F080;
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N36
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_retaddr~1_combout  = ( \plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout  & ( ((\plat|cpu|cpu|Equal0~0_combout  & ((!\plat|cpu|cpu|D_ctrl_retaddr~0_combout ) # (\plat|cpu|cpu|D_ctrl_retaddr~3_combout )))) # 
// (\plat|cpu|cpu|Equal0~10_combout ) ) ) # ( !\plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout  )

	.dataa(!\plat|cpu|cpu|Equal0~10_combout ),
	.datab(!\plat|cpu|cpu|Equal0~0_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_retaddr~0_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_retaddr~3_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_retaddr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_retaddr~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_retaddr~1 .lut_mask = 64'hFFFFFFFF75777577;
defparam \plat|cpu|cpu|D_ctrl_retaddr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N37
dffeas \plat|cpu|cpu|R_ctrl_retaddr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_retaddr~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y13_N50
dffeas \plat|cpu|cpu|R_ctrl_br (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y14_N54
cyclonev_lcell_comb \plat|cpu|cpu|R_src1~0 (
// Equation(s):
// \plat|cpu|cpu|R_src1~0_combout  = ( \plat|cpu|cpu|R_ctrl_br~q  & ( ((\plat|cpu|cpu|R_ctrl_retaddr~q  & \plat|cpu|cpu|R_valid~q )) # (\plat|cpu|cpu|E_valid_from_R~q ) ) ) # ( !\plat|cpu|cpu|R_ctrl_br~q  & ( (\plat|cpu|cpu|R_ctrl_retaddr~q  & 
// \plat|cpu|cpu|R_valid~q ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_retaddr~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_valid~q ),
	.datad(!\plat|cpu|cpu|E_valid_from_R~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_ctrl_br~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1~0 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1~0 .lut_mask = 64'h0505050505FF05FF;
defparam \plat|cpu|cpu|R_src1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N30
cyclonev_lcell_comb \plat|cpu|cpu|R_src1[6]~5 (
// Equation(s):
// \plat|cpu|cpu|R_src1[6]~5_combout  = ( \plat|cpu|cpu|R_src1~1_combout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((\plat|cpu|cpu|D_iw [10]))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|Add0~13_sumout )) ) ) ) # ( !\plat|cpu|cpu|R_src1~1_combout  & ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (!\plat|cpu|cpu|R_src1~0_combout ) # 
// (\plat|cpu|cpu|Add0~13_sumout ) ) ) ) # ( \plat|cpu|cpu|R_src1~1_combout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (!\plat|cpu|cpu|R_src1~0_combout  & ((\plat|cpu|cpu|D_iw [10]))) # 
// (\plat|cpu|cpu|R_src1~0_combout  & (\plat|cpu|cpu|Add0~13_sumout )) ) ) ) # ( !\plat|cpu|cpu|R_src1~1_combout  & ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] & ( (\plat|cpu|cpu|Add0~13_sumout  & 
// \plat|cpu|cpu|R_src1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|Add0~13_sumout ),
	.datac(!\plat|cpu|cpu|R_src1~0_combout ),
	.datad(!\plat|cpu|cpu|D_iw [10]),
	.datae(!\plat|cpu|cpu|R_src1~1_combout ),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src1[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src1[6]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src1[6]~5 .lut_mask = 64'h030303F3F3F303F3;
defparam \plat|cpu|cpu|R_src1[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N31
dffeas \plat|cpu|cpu|E_src1[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src1[6]~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src1[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src1[6]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src1[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N45
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[4]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[4]~feeder_combout  = \plat|cpu|cpu|Add2~13_sumout 

	.dataa(!\plat|cpu|cpu|Add2~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[4]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \plat|cpu|cpu|F_pc[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N47
dffeas \plat|cpu|cpu|F_pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[4]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~13_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N5
dffeas \plat|cpu|cpu|D_iw[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N21
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~4 (
// Equation(s):
// \plat|cpu|cpu|Equal0~4_combout  = ( !\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[1]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [0] & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [2] & !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [0]),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [2]),
	.datad(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~4 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~4 .lut_mask = 64'h0000000008000000;
defparam \plat|cpu|cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N23
dffeas \plat|cpu|cpu|R_ctrl_br_uncond (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|Equal0~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N12
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~12 (
// Equation(s):
// \plat|cpu|cpu|Equal62~12_combout  = ( \plat|cpu|cpu|D_iw [11] & ( !\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [13] & (!\plat|cpu|cpu|D_iw [12] & (!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [13]),
	.datab(!\plat|cpu|cpu|D_iw [12]),
	.datac(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [11]),
	.dataf(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~12 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~12 .lut_mask = 64'h0000800000000000;
defparam \plat|cpu|cpu|Equal62~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N12
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~11 (
// Equation(s):
// \plat|cpu|cpu|Equal62~11_combout  = ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [13] & (!\plat|cpu|cpu|D_iw [12] & (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [16]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [13]),
	.datab(!\plat|cpu|cpu|D_iw [12]),
	.datac(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [16]),
	.datae(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~11 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~11 .lut_mask = 64'h0000000004000000;
defparam \plat|cpu|cpu|Equal62~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N30
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~9 (
// Equation(s):
// \plat|cpu|cpu|Equal62~9_combout  = ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [12] & ( (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [16] & (\plat|cpu|cpu|D_iw [13] & \plat|cpu|cpu|D_iw[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [16]),
	.datac(!\plat|cpu|cpu|D_iw [13]),
	.datad(!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~9 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~9 .lut_mask = 64'h0000000400000000;
defparam \plat|cpu|cpu|Equal62~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N33
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~10 (
// Equation(s):
// \plat|cpu|cpu|Equal62~10_combout  = ( !\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [13] & ( (!\plat|cpu|cpu|D_iw [12] & (!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [11]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [12]),
	.datab(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [11]),
	.datae(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~10 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~10 .lut_mask = 64'h0000000000800000;
defparam \plat|cpu|cpu|Equal62~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N39
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout  = ( !\plat|cpu|cpu|Equal62~10_combout  & ( (!\plat|cpu|cpu|Equal62~11_combout  & !\plat|cpu|cpu|Equal62~9_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Equal62~11_combout ),
	.datad(!\plat|cpu|cpu|Equal62~9_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal62~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 64'hF000F00000000000;
defparam \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N48
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout  = ( \plat|cpu|cpu|D_ctrl_jmp_direct~0_combout  ) # ( !\plat|cpu|cpu|D_ctrl_jmp_direct~0_combout  & ( (\plat|cpu|cpu|Equal0~0_combout  & (((!\plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ) # 
// (\plat|cpu|cpu|Equal62~13_combout )) # (\plat|cpu|cpu|Equal62~12_combout ))) ) )

	.dataa(!\plat|cpu|cpu|Equal62~12_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datac(!\plat|cpu|cpu|Equal0~0_combout ),
	.datad(!\plat|cpu|cpu|Equal62~13_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_jmp_direct~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 64'h0D0F0D0FFFFFFFFF;
defparam \plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y14_N49
dffeas \plat|cpu|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y13_N49
dffeas \plat|cpu|cpu|R_ctrl_br~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_br~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_br~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_br~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N57
cyclonev_lcell_comb \plat|cpu|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|F_pc_sel_nxt~0_combout  = ( !\plat|cpu|cpu|R_ctrl_uncond_cti_non_br~q  & ( \plat|cpu|cpu|R_ctrl_br~DUPLICATE_q  & ( (!\plat|cpu|cpu|R_ctrl_br_uncond~q  & !\plat|cpu|cpu|W_cmp_result~q ) ) ) ) # ( !\plat|cpu|cpu|R_ctrl_uncond_cti_non_br~q  & 
// ( !\plat|cpu|cpu|R_ctrl_br~DUPLICATE_q  & ( !\plat|cpu|cpu|R_ctrl_br_uncond~q  ) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_br_uncond~q ),
	.datab(!\plat|cpu|cpu|W_cmp_result~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_ctrl_uncond_cti_non_br~q ),
	.dataf(!\plat|cpu|cpu|R_ctrl_br~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc_sel_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc_sel_nxt~0 .lut_mask = 64'hAAAA000088880000;
defparam \plat|cpu|cpu|F_pc_sel_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N45
cyclonev_lcell_comb \plat|cpu|cpu|F_pc_no_crst_nxt[3]~0 (
// Equation(s):
// \plat|cpu|cpu|F_pc_no_crst_nxt[3]~0_combout  = ( \plat|cpu|cpu|Add2~9_sumout  & ( (!\plat|cpu|cpu|F_pc_sel_nxt~0_combout ) # ((!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ) # (\plat|cpu|cpu|Add0~9_sumout )) ) ) # ( !\plat|cpu|cpu|Add2~9_sumout  & ( 
// (!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ) # ((\plat|cpu|cpu|F_pc_sel_nxt~0_combout  & \plat|cpu|cpu|Add0~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|F_pc_sel_nxt~0_combout ),
	.datac(!\plat|cpu|cpu|Add0~9_sumout ),
	.datad(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc_no_crst_nxt[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc_no_crst_nxt[3]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc_no_crst_nxt[3]~0 .lut_mask = 64'hFF03FF03FFCFFFCF;
defparam \plat|cpu|cpu|F_pc_no_crst_nxt[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N47
dffeas \plat|cpu|cpu|F_pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc_no_crst_nxt[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N12
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~4 (
// Equation(s):
// \plat|cpu|cpu|F_iw~4_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [16] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [16] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|intr_req~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~4 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~4 .lut_mask = 64'h33333333FFFFFFFF;
defparam \plat|cpu|cpu|F_iw~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N13
dffeas \plat|cpu|cpu|D_iw[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~4_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[16]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N30
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~13 (
// Equation(s):
// \plat|cpu|cpu|Equal62~13_combout  = ( !\plat|cpu|cpu|D_iw [13] & ( \plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [12] & (!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [11] & !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [12]),
	.datab(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw [11]),
	.datad(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw [13]),
	.dataf(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~13 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~13 .lut_mask = 64'h0000000008000000;
defparam \plat|cpu|cpu|Equal62~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N57
cyclonev_lcell_comb \plat|cpu|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout  = ( \plat|cpu|cpu|Equal132~1_combout  & ( (!\plat|cpu|cpu|R_ctrl_wrctl_inst~q  & (\plat|cpu|cpu|W_status_reg_pie~q )) # (\plat|cpu|cpu|R_ctrl_wrctl_inst~q  & ((\plat|cpu|cpu|E_src1 [0]))) ) ) # ( 
// !\plat|cpu|cpu|Equal132~1_combout  & ( \plat|cpu|cpu|W_status_reg_pie~q  ) )

	.dataa(!\plat|cpu|cpu|W_status_reg_pie~q ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_src1 [0]),
	.datad(!\plat|cpu|cpu|R_ctrl_wrctl_inst~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal132~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_status_reg_pie_inst_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 64'h55555555550F550F;
defparam \plat|cpu|cpu|W_status_reg_pie_inst_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N0
cyclonev_lcell_comb \plat|cpu|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \plat|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout  = ( !\plat|cpu|cpu|Equal62~12_combout  & ( (\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((!\plat|cpu|cpu|Equal62~13_combout  & (((\plat|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout )))) # 
// (\plat|cpu|cpu|Equal62~13_combout  & ((!\plat|cpu|cpu|Equal0~0_combout  & ((\plat|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ))) # (\plat|cpu|cpu|Equal0~0_combout  & (\plat|cpu|cpu|W_bstatus_reg~q )))))) ) ) # ( \plat|cpu|cpu|Equal62~12_combout  & ( 
// ((\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout  & ((!\plat|cpu|cpu|Equal0~0_combout  & ((\plat|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ))) # (\plat|cpu|cpu|Equal0~0_combout  & (\plat|cpu|cpu|W_estatus_reg~q ))))) ) )

	.dataa(!\plat|cpu|cpu|Equal62~13_combout ),
	.datab(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(!\plat|cpu|cpu|W_estatus_reg~q ),
	.datad(!\plat|cpu|cpu|Equal0~0_combout ),
	.datae(!\plat|cpu|cpu|Equal62~12_combout ),
	.dataf(!\plat|cpu|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.datag(!\plat|cpu|cpu|W_bstatus_reg~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_status_reg_pie_inst_nxt~1 .extended_lut = "on";
defparam \plat|cpu|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 64'h0001000333233303;
defparam \plat|cpu|cpu|W_status_reg_pie_inst_nxt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N2
dffeas \plat|cpu|cpu|W_status_reg_pie (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N42
cyclonev_lcell_comb \plat|cpu|cpu|intr_req (
// Equation(s):
// \plat|cpu|cpu|intr_req~combout  = ( \plat|cpu|cpu|W_ipending_reg [0] & ( \plat|cpu|cpu|W_status_reg_pie~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|W_status_reg_pie~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|W_ipending_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|intr_req~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|intr_req .extended_lut = "off";
defparam \plat|cpu|cpu|intr_req .lut_mask = 64'h0000000000FF00FF;
defparam \plat|cpu|cpu|intr_req .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N6
cyclonev_lcell_comb \plat|cpu|cpu|F_iw~5 (
// Equation(s):
// \plat|cpu|cpu|F_iw~5_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [1] ) # ( !\plat|rom|the_altsyncram|auto_generated|q_a [1] & ( \plat|cpu|cpu|intr_req~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|intr_req~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_iw~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_iw~5 .extended_lut = "off";
defparam \plat|cpu|cpu|F_iw~5 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \plat|cpu|cpu|F_iw~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N7
dffeas \plat|cpu|cpu|D_iw[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_iw~5_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N24
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_hi_imm16~0_combout  = ( !\plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [2] & ( (!\plat|cpu|cpu|D_iw [1] & (\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & ((\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ) # (\plat|cpu|cpu|D_iw[4]~DUPLICATE_q 
// )))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [1]),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_hi_imm16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_hi_imm16~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_hi_imm16~0 .lut_mask = 64'h00000000020A0000;
defparam \plat|cpu|cpu|D_ctrl_hi_imm16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N26
dffeas \plat|cpu|cpu|R_ctrl_hi_imm16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_hi_imm16~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N24
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_lo[4]~3 (
// Equation(s):
// \plat|cpu|cpu|R_src2_lo[4]~3_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (!\plat|cpu|cpu|R_ctrl_force_src2_zero~q  & ((\plat|cpu|cpu|D_iw [10]) # 
// (\plat|cpu|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] & ( (!\plat|cpu|cpu|R_src2_lo~0_combout  & (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [10] & 
// !\plat|cpu|cpu|R_ctrl_force_src2_zero~q ))) ) )

	.dataa(!\plat|cpu|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|cpu|cpu|D_iw [10]),
	.datad(!\plat|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_lo[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_lo[4]~3 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_lo[4]~3 .lut_mask = 64'h080008004C004C00;
defparam \plat|cpu|cpu|R_src2_lo[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y14_N26
dffeas \plat|cpu|cpu|E_src2[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_lo[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[4]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N42
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[2]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[2]~feeder_combout  = ( \plat|cpu|cpu|Add2~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[2]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|F_pc[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N44
dffeas \plat|cpu|cpu|F_pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[2]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~49_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y11_N50
dffeas \plat|cpu|cpu|D_iw[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [12]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N12
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[11]~DUPLICATE_q  ) ) ) # ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( 
// !\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ) ) ) ) # ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & 
// !\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 64'hC0C0C0C00000CCCC;
defparam \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y11_N6
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = ( \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout  & ( (\plat|cpu|cpu|D_iw [12] & (!\plat|cpu|cpu|D_iw [13] & \plat|cpu|cpu|Equal0~0_combout )) ) )

	.dataa(!\plat|cpu|cpu|D_iw [12]),
	.datab(!\plat|cpu|cpu|D_iw [13]),
	.datac(!\plat|cpu|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 64'h0000000004040404;
defparam \plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y11_N7
dffeas \plat|cpu|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y14_N27
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_lo~0 (
// Equation(s):
// \plat|cpu|cpu|R_src2_lo~0_combout  = ( !\plat|cpu|cpu|R_src2_use_imm~q  & ( !\plat|cpu|cpu|R_ctrl_src_imm5_shift_rot~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|R_src2_use_imm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_lo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_lo~0 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_lo~0 .lut_mask = 64'hFF00FF0000000000;
defparam \plat|cpu|cpu|R_src2_lo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N57
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_lo[3]~2 (
// Equation(s):
// \plat|cpu|cpu|R_src2_lo[3]~2_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (!\plat|cpu|cpu|R_ctrl_force_src2_zero~q  & ((\plat|cpu|cpu|D_iw [9]) # 
// (\plat|cpu|cpu|R_src2_lo~0_combout )))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] & ( (!\plat|cpu|cpu|R_src2_lo~0_combout  & (\plat|cpu|cpu|D_iw [9] & (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & 
// !\plat|cpu|cpu|R_ctrl_force_src2_zero~q ))) ) )

	.dataa(!\plat|cpu|cpu|R_src2_lo~0_combout ),
	.datab(!\plat|cpu|cpu|D_iw [9]),
	.datac(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datad(!\plat|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_lo[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_lo[3]~2 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_lo[3]~2 .lut_mask = 64'h2000200070007000;
defparam \plat|cpu|cpu|R_src2_lo[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y14_N14
dffeas \plat|cpu|cpu|E_src2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|R_src2_lo[3]~2_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N3
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[1]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[1]~feeder_combout  = \plat|cpu|cpu|Add2~5_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|Add2~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[1]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[1]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|cpu|cpu|F_pc[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N5
dffeas \plat|cpu|cpu|F_pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[1]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~5_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y12_N35
dffeas \plat|cpu|cpu|D_iw[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|rom|the_altsyncram|auto_generated|q_a [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(vcc),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y16_N33
cyclonev_lcell_comb \plat|cpu|cpu|Equal0~13 (
// Equation(s):
// \plat|cpu|cpu|Equal0~13_combout  = ( !\plat|cpu|cpu|D_iw [4] & ( \plat|cpu|cpu|D_iw[0]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [2] & (!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [1]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [2]),
	.datab(!\plat|cpu|cpu|D_iw[5]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [1]),
	.datae(!\plat|cpu|cpu|D_iw [4]),
	.dataf(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal0~13 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal0~13 .lut_mask = 64'h0000000080000000;
defparam \plat|cpu|cpu|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N3
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_force_src2_zero~2_combout  = ( \plat|cpu|cpu|Equal62~13_combout  & ( (!\plat|cpu|cpu|Equal0~13_combout  & !\plat|cpu|cpu|Equal0~0_combout ) ) ) # ( !\plat|cpu|cpu|Equal62~13_combout  & ( (!\plat|cpu|cpu|Equal0~13_combout  & 
// ((!\plat|cpu|cpu|Equal0~0_combout ) # (!\plat|cpu|cpu|Equal62~12_combout ))) ) )

	.dataa(!\plat|cpu|cpu|Equal0~13_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Equal0~0_combout ),
	.datad(!\plat|cpu|cpu|Equal62~12_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal62~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_force_src2_zero~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 64'hAAA0AAA0A0A0A0A0;
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N24
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = ( \plat|cpu|cpu|D_iw [11] & ( \plat|cpu|cpu|D_iw [13] & ( (\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & \plat|cpu|cpu|D_iw 
// [12]))) ) ) ) # ( !\plat|cpu|cpu|D_iw [11] & ( \plat|cpu|cpu|D_iw [13] & ( (\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & \plat|cpu|cpu|D_iw[14]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [12]),
	.datae(!\plat|cpu|cpu|D_iw [11]),
	.dataf(!\plat|cpu|cpu|D_iw [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 64'h0000000001010001;
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N6
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ( \plat|cpu|cpu|D_iw [11] & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & ((\plat|cpu|cpu|D_iw [12]) # (\plat|cpu|cpu|D_iw 
// [13])))) ) ) ) # ( !\plat|cpu|cpu|D_iw [11] & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [13] & (\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  $ (!\plat|cpu|cpu|D_iw [12])))) ) ) ) # ( \plat|cpu|cpu|D_iw 
// [11] & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [13] & (\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [12]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [13]),
	.datab(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [12]),
	.datae(!\plat|cpu|cpu|D_iw [11]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 64'h0000000102201030;
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N54
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = ( \plat|cpu|cpu|D_iw [11] & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [13] & (!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw 
// [12]))) ) ) ) # ( \plat|cpu|cpu|D_iw [11] & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [13] & (\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw[14]~DUPLICATE_q )) ) ) ) # ( !\plat|cpu|cpu|D_iw [11] & ( 
// !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw [13] & (\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [12])) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [13]),
	.datab(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [12]),
	.datae(!\plat|cpu|cpu|D_iw [11]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 64'h0022202000000800;
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N0
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = ( \plat|cpu|cpu|D_iw [11] & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [12])) ) ) ) # ( 
// !\plat|cpu|cpu|D_iw [11] & ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [13] & (!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [12]))) ) ) ) # ( \plat|cpu|cpu|D_iw [11] & ( 
// !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw [13] & (!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & \plat|cpu|cpu|D_iw [12]))) ) ) ) # ( !\plat|cpu|cpu|D_iw [11] & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( 
// (!\plat|cpu|cpu|D_iw [13] & (!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  $ (\plat|cpu|cpu|D_iw [12])))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [13]),
	.datab(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [12]),
	.datae(!\plat|cpu|cpu|D_iw [11]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 64'h800800044000C000;
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N51
cyclonev_lcell_comb \plat|cpu|cpu|Equal62~6 (
// Equation(s):
// \plat|cpu|cpu|Equal62~6_combout  = ( \plat|cpu|cpu|D_iw [11] & ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [12] & (\plat|cpu|cpu|D_iw[16]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw [13]))) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [12]),
	.datac(!\plat|cpu|cpu|D_iw[16]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw [13]),
	.datae(!\plat|cpu|cpu|D_iw [11]),
	.dataf(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Equal62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Equal62~6 .extended_lut = "off";
defparam \plat|cpu|cpu|Equal62~6 .lut_mask = 64'h0000010000000000;
defparam \plat|cpu|cpu|Equal62~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N33
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = ( !\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  & ( !\plat|cpu|cpu|Equal62~6_combout  & ( (!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  & 
// (!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  & !\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.datad(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datae(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.dataf(!\plat|cpu|cpu|Equal62~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 64'hA000000000000000;
defparam \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N51
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_force_src2_zero~1_combout  = ( !\plat|cpu|cpu|Equal62~10_combout  & ( (!\plat|cpu|cpu|Equal62~11_combout  & !\plat|cpu|cpu|Equal62~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|Equal62~11_combout ),
	.datad(!\plat|cpu|cpu|Equal62~7_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal62~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_force_src2_zero~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 64'hF000F00000000000;
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y16_N9
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_force_src2_zero~3_combout  = ( \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & ( \plat|cpu|cpu|D_ctrl_force_src2_zero~1_combout  & ( (!\plat|cpu|cpu|D_ctrl_force_src2_zero~2_combout ) # 
// (!\plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout ) ) ) ) # ( !\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & ( \plat|cpu|cpu|D_ctrl_force_src2_zero~1_combout  & ( (!\plat|cpu|cpu|D_ctrl_force_src2_zero~2_combout ) # 
// ((!\plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout ) # (\plat|cpu|cpu|Equal0~0_combout )) ) ) ) # ( \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & ( !\plat|cpu|cpu|D_ctrl_force_src2_zero~1_combout  & ( 
// (!\plat|cpu|cpu|D_ctrl_force_src2_zero~2_combout ) # ((!\plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout ) # (\plat|cpu|cpu|Equal0~0_combout )) ) ) ) # ( !\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & ( 
// !\plat|cpu|cpu|D_ctrl_force_src2_zero~1_combout  & ( (!\plat|cpu|cpu|D_ctrl_force_src2_zero~2_combout ) # ((!\plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout ) # (\plat|cpu|cpu|Equal0~0_combout )) ) ) )

	.dataa(!\plat|cpu|cpu|D_ctrl_force_src2_zero~2_combout ),
	.datab(!\plat|cpu|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datac(!\plat|cpu|cpu|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.dataf(!\plat|cpu|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_force_src2_zero~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~3 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 64'hEFEFEFEFEFEFEEEE;
defparam \plat|cpu|cpu|D_ctrl_force_src2_zero~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y16_N10
dffeas \plat|cpu|cpu|R_ctrl_force_src2_zero (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_ctrl_force_src2_zero~3_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y14_N9
cyclonev_lcell_comb \plat|cpu|cpu|R_src2_lo[0]~5 (
// Equation(s):
// \plat|cpu|cpu|R_src2_lo[0]~5_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (!\plat|cpu|cpu|R_ctrl_force_src2_zero~q  & (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & ((\plat|cpu|cpu|R_src2_lo~0_combout ) # 
// (\plat|cpu|cpu|D_iw [6])))) ) ) # ( !\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] & ( (!\plat|cpu|cpu|R_ctrl_force_src2_zero~q  & (!\plat|cpu|cpu|R_ctrl_hi_imm16~q  & (\plat|cpu|cpu|D_iw [6] & 
// !\plat|cpu|cpu|R_src2_lo~0_combout ))) ) )

	.dataa(!\plat|cpu|cpu|R_ctrl_force_src2_zero~q ),
	.datab(!\plat|cpu|cpu|R_ctrl_hi_imm16~q ),
	.datac(!\plat|cpu|cpu|D_iw [6]),
	.datad(!\plat|cpu|cpu|R_src2_lo~0_combout ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|R_src2_lo[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|R_src2_lo[0]~5 .extended_lut = "off";
defparam \plat|cpu|cpu|R_src2_lo[0]~5 .lut_mask = 64'h0800080008880888;
defparam \plat|cpu|cpu|R_src2_lo[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N41
dffeas \plat|cpu|cpu|E_src2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|R_src2_lo[0]~5_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N36
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_cnt[0]~feeder (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_cnt[0]~feeder_combout  = ( \plat|cpu|cpu|E_src2 [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_src2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_cnt[0]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_cnt[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|E_shift_rot_cnt[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N3
cyclonev_lcell_comb \plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell (
// Equation(s):
// \plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell_combout  = ( !\plat|cpu|cpu|E_shift_rot_cnt [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell .extended_lut = "off";
defparam \plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N37
dffeas \plat|cpu|cpu|E_shift_rot_cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|E_shift_rot_cnt[0]~feeder_combout ),
	.asdata(\plat|cpu|cpu|E_shift_rot_cnt[0]~_wirecell_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N54
cyclonev_lcell_comb \plat|cpu|cpu|Add3~3 (
// Equation(s):
// \plat|cpu|cpu|Add3~3_combout  = ( \plat|cpu|cpu|E_shift_rot_cnt [0] & ( \plat|cpu|cpu|E_shift_rot_cnt [1] ) ) # ( !\plat|cpu|cpu|E_shift_rot_cnt [0] & ( !\plat|cpu|cpu|E_shift_rot_cnt [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|E_shift_rot_cnt [1]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add3~3 .extended_lut = "off";
defparam \plat|cpu|cpu|Add3~3 .lut_mask = 64'hFF00FF0000FF00FF;
defparam \plat|cpu|cpu|Add3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N56
dffeas \plat|cpu|cpu|E_shift_rot_cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|Add3~3_combout ),
	.asdata(\plat|cpu|cpu|E_src2 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N27
cyclonev_lcell_comb \plat|cpu|cpu|Add3~2 (
// Equation(s):
// \plat|cpu|cpu|Add3~2_combout  = ( \plat|cpu|cpu|E_shift_rot_cnt [1] & ( \plat|cpu|cpu|E_shift_rot_cnt [2] ) ) # ( !\plat|cpu|cpu|E_shift_rot_cnt [1] & ( !\plat|cpu|cpu|E_shift_rot_cnt [0] $ (\plat|cpu|cpu|E_shift_rot_cnt [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_shift_rot_cnt [0]),
	.datad(!\plat|cpu|cpu|E_shift_rot_cnt [2]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add3~2 .extended_lut = "off";
defparam \plat|cpu|cpu|Add3~2 .lut_mask = 64'hF00FF00F00FF00FF;
defparam \plat|cpu|cpu|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y14_N34
dffeas \plat|cpu|cpu|E_src2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|R_src2_lo[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N29
dffeas \plat|cpu|cpu|E_shift_rot_cnt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|Add3~2_combout ),
	.asdata(\plat|cpu|cpu|E_src2 [2]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N55
dffeas \plat|cpu|cpu|E_shift_rot_cnt[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|Add3~3_combout ),
	.asdata(\plat|cpu|cpu|E_src2 [1]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N30
cyclonev_lcell_comb \plat|cpu|cpu|Add3~1 (
// Equation(s):
// \plat|cpu|cpu|Add3~1_combout  = ( \plat|cpu|cpu|E_shift_rot_cnt [1] & ( \plat|cpu|cpu|E_shift_rot_cnt [3] ) ) # ( !\plat|cpu|cpu|E_shift_rot_cnt [1] & ( !\plat|cpu|cpu|E_shift_rot_cnt [3] $ (((\plat|cpu|cpu|E_shift_rot_cnt [2]) # 
// (\plat|cpu|cpu|E_shift_rot_cnt [0]))) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_shift_rot_cnt [0]),
	.datac(!\plat|cpu|cpu|E_shift_rot_cnt [2]),
	.datad(!\plat|cpu|cpu|E_shift_rot_cnt [3]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_shift_rot_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add3~1 .extended_lut = "off";
defparam \plat|cpu|cpu|Add3~1 .lut_mask = 64'hC03FC03F00FF00FF;
defparam \plat|cpu|cpu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N31
dffeas \plat|cpu|cpu|E_shift_rot_cnt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|Add3~1_combout ),
	.asdata(\plat|cpu|cpu|E_src2 [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y14_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_stall~1 (
// Equation(s):
// \plat|cpu|cpu|E_stall~1_combout  = ( !\plat|cpu|cpu|E_shift_rot_cnt [3] & ( !\plat|cpu|cpu|E_shift_rot_cnt [0] & ( (!\plat|cpu|cpu|E_shift_rot_cnt [2] & !\plat|cpu|cpu|E_shift_rot_cnt[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\plat|cpu|cpu|E_shift_rot_cnt [2]),
	.datac(!\plat|cpu|cpu|E_shift_rot_cnt[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|E_shift_rot_cnt [3]),
	.dataf(!\plat|cpu|cpu|E_shift_rot_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_stall~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_stall~1 .extended_lut = "off";
defparam \plat|cpu|cpu|E_stall~1 .lut_mask = 64'hC0C0000000000000;
defparam \plat|cpu|cpu|E_stall~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N48
cyclonev_lcell_comb \plat|cpu|cpu|Add3~0 (
// Equation(s):
// \plat|cpu|cpu|Add3~0_combout  = !\plat|cpu|cpu|E_stall~1_combout  $ (!\plat|cpu|cpu|E_shift_rot_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|E_stall~1_combout ),
	.datad(!\plat|cpu|cpu|E_shift_rot_cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|Add3~0 .extended_lut = "off";
defparam \plat|cpu|cpu|Add3~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \plat|cpu|cpu|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y14_N50
dffeas \plat|cpu|cpu|E_shift_rot_cnt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|Add3~0_combout ),
	.asdata(\plat|cpu|cpu|E_src2 [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\plat|cpu|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y14_N15
cyclonev_lcell_comb \plat|cpu|cpu|E_stall~2 (
// Equation(s):
// \plat|cpu|cpu|E_stall~2_combout  = ( \plat|cpu|cpu|E_stall~1_combout  & ( (\plat|cpu|cpu|R_ctrl_shift_rot~q  & (\plat|cpu|cpu|E_valid_from_R~q  & ((\plat|cpu|cpu|E_new_inst~q ) # (\plat|cpu|cpu|E_shift_rot_cnt [4])))) ) ) # ( 
// !\plat|cpu|cpu|E_stall~1_combout  & ( (\plat|cpu|cpu|R_ctrl_shift_rot~q  & \plat|cpu|cpu|E_valid_from_R~q ) ) )

	.dataa(!\plat|cpu|cpu|E_shift_rot_cnt [4]),
	.datab(!\plat|cpu|cpu|E_new_inst~q ),
	.datac(!\plat|cpu|cpu|R_ctrl_shift_rot~q ),
	.datad(!\plat|cpu|cpu|E_valid_from_R~q ),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|E_stall~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_stall~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_stall~2 .extended_lut = "off";
defparam \plat|cpu|cpu|E_stall~2 .lut_mask = 64'h000F000F00070007;
defparam \plat|cpu|cpu|E_stall~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y15_N54
cyclonev_lcell_comb \plat|cpu|cpu|W_valid~0 (
// Equation(s):
// \plat|cpu|cpu|W_valid~0_combout  = ( !\plat|cpu|cpu|E_stall~0_combout  & ( \plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & ( (!\plat|cpu|cpu|E_stall~2_combout  & (!\plat|cpu|cpu|d_write_nxt~0_combout  & 
// \plat|cpu|cpu|E_valid_from_R~q )) ) ) ) # ( !\plat|cpu|cpu|E_stall~0_combout  & ( !\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout  & ( (!\plat|cpu|cpu|E_stall~2_combout  & (!\plat|cpu|cpu|d_write_nxt~0_combout  & 
// (\plat|cpu|cpu|E_valid_from_R~q  & !\plat|cpu|cpu|d_write~q ))) ) ) )

	.dataa(!\plat|cpu|cpu|E_stall~2_combout ),
	.datab(!\plat|cpu|cpu|d_write_nxt~0_combout ),
	.datac(!\plat|cpu|cpu|E_valid_from_R~q ),
	.datad(!\plat|cpu|cpu|d_write~q ),
	.datae(!\plat|cpu|cpu|E_stall~0_combout ),
	.dataf(!\plat|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_valid~0 .extended_lut = "off";
defparam \plat|cpu|cpu|W_valid~0 .lut_mask = 64'h0800000008080000;
defparam \plat|cpu|cpu|W_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y15_N56
dffeas \plat|cpu|cpu|W_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|W_valid .is_wysiwyg = "true";
defparam \plat|cpu|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N27
cyclonev_lcell_comb \plat|cpu|cpu|i_read_nxt~0 (
// Equation(s):
// \plat|cpu|cpu|i_read_nxt~0_combout  = ( \plat|cpu|cpu|i_read~q  & ( !\plat|cpu|cpu|W_valid~q  ) ) # ( !\plat|cpu|cpu|i_read~q  & ( (!\plat|cpu|cpu|W_valid~q  & \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0]) ) )

	.dataa(!\plat|cpu|cpu|W_valid~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0]),
	.datae(!\plat|cpu|cpu|i_read~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|i_read_nxt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|i_read_nxt~0 .extended_lut = "off";
defparam \plat|cpu|cpu|i_read_nxt~0 .lut_mask = 64'h00AAAAAA00AAAAAA;
defparam \plat|cpu|cpu|i_read_nxt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N29
dffeas \plat|cpu|cpu|i_read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|i_read .is_wysiwyg = "true";
defparam \plat|cpu|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N18
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1_combout  = ( \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1] & ( (\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [0]) # 
// (\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0_combout ) ) ) # ( !\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1] & ( ((!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [0])) # (\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0_combout ) ) )

	.dataa(gnd),
	.datab(!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [0]),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 64'h33F333F333FF33FF;
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N19
dffeas \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N28
dffeas \plat|cpu|cpu|i_read~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|i_read~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|i_read~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|i_read~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N54
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0_combout  = ( \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1] & ( \plat|cpu|cpu|i_read~DUPLICATE_q  & ( (!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|cpu|cpu|i_read~DUPLICATE_q  & ( (!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [0]) # 
// (!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0]) ) ) ) # ( !\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1] & ( !\plat|cpu|cpu|i_read~DUPLICATE_q  & ( 
// (!\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q  & (\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [0] & (!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ))) ) ) )

	.dataa(!\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q ),
	.datab(!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [0]),
	.datac(!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0]),
	.datad(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datae(!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1]),
	.dataf(!\plat|cpu|cpu|i_read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 64'h0020FCFC0000FCFC;
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N55
dffeas \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N48
cyclonev_lcell_comb \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0_combout  = ( \plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1] & ( (!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0] & 
// \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q ) ) ) # ( !\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1] & ( (!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0] & 
// (((\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & !\plat|cpu|cpu|i_read~q )) # (\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q ))) ) )

	.dataa(!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0]),
	.datab(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datac(!\plat|cpu|cpu|i_read~q ),
	.datad(!\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q ),
	.datae(gnd),
	.dataf(!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0 .lut_mask = 64'h20AA20AA00AA00AA;
defparam \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N50
dffeas \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N21
cyclonev_lcell_comb \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0_combout  = ( !\plat|cpu|cpu|i_read~DUPLICATE_q  & ( (!\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q  & 
// (\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q  & !\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1])) ) )

	.dataa(!\plat|mm_interconnect_1|cpu_instruction_master_translator|read_accepted~q ),
	.datab(gnd),
	.datac(!\plat|mm_interconnect_0|cpu_data_master_agent|hold_waitrequest~q ),
	.datad(!\plat|mm_interconnect_1|rom_s1_agent_rsp_fifo|mem_used [1]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|i_read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0 .extended_lut = "off";
defparam \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0 .lut_mask = 64'h0A000A0000000000;
defparam \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N23
dffeas \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N51
cyclonev_lcell_comb \plat|cpu|cpu|F_valid~0 (
// Equation(s):
// \plat|cpu|cpu|F_valid~0_combout  = ( !\plat|cpu|cpu|i_read~DUPLICATE_q  & ( \plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0] ) )

	.dataa(!\plat|mm_interconnect_1|rom_s1_translator|read_latency_shift_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|i_read~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_valid~0 .extended_lut = "off";
defparam \plat|cpu|cpu|F_valid~0 .lut_mask = 64'h5555555500000000;
defparam \plat|cpu|cpu|F_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N58
dffeas \plat|cpu|cpu|D_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|F_valid~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_valid .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N35
dffeas \plat|cpu|cpu|R_valid (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|D_valid~q ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_valid .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N12
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_alu_subtract~2_combout  = ( \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [2] & ( (\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( 
// \plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [2] & ( (!\plat|cpu|cpu|D_iw [1] & (!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw[0]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [1]),
	.datab(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datac(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~2 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~2 .lut_mask = 64'h0000808000004040;
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y14_N0
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_alu_subtract~1 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_alu_subtract~1_combout  = ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (\plat|cpu|cpu|D_iw [16] & (!\plat|cpu|cpu|D_iw [13] & !\plat|cpu|cpu|D_iw [12]))) ) ) 
// ) # ( \plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & ( (!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [13] & !\plat|cpu|cpu|D_iw [12])) ) ) ) # ( !\plat|cpu|cpu|D_iw[15]~DUPLICATE_q  & ( 
// !\plat|cpu|cpu|D_iw[11]~DUPLICATE_q  & ( (\plat|cpu|cpu|D_iw[14]~DUPLICATE_q  & (!\plat|cpu|cpu|D_iw [13] & !\plat|cpu|cpu|D_iw [12])) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw[14]~DUPLICATE_q ),
	.datab(!\plat|cpu|cpu|D_iw [16]),
	.datac(!\plat|cpu|cpu|D_iw [13]),
	.datad(!\plat|cpu|cpu|D_iw [12]),
	.datae(!\plat|cpu|cpu|D_iw[15]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_alu_subtract~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~1 .lut_mask = 64'h5000A00000001000;
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N9
cyclonev_lcell_comb \plat|cpu|cpu|D_ctrl_alu_subtract~0 (
// Equation(s):
// \plat|cpu|cpu|D_ctrl_alu_subtract~0_combout  = ( !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( \plat|cpu|cpu|D_iw [2] & ( (\plat|cpu|cpu|D_iw [1] & (\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw[0]~DUPLICATE_q )) ) ) ) # ( 
// !\plat|cpu|cpu|D_iw[3]~DUPLICATE_q  & ( !\plat|cpu|cpu|D_iw [2] & ( (!\plat|cpu|cpu|D_iw [1] & (\plat|cpu|cpu|D_iw[4]~DUPLICATE_q  & !\plat|cpu|cpu|D_iw[0]~DUPLICATE_q )) ) ) )

	.dataa(!\plat|cpu|cpu|D_iw [1]),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|D_iw[4]~DUPLICATE_q ),
	.datad(!\plat|cpu|cpu|D_iw[0]~DUPLICATE_q ),
	.datae(!\plat|cpu|cpu|D_iw[3]~DUPLICATE_q ),
	.dataf(!\plat|cpu|cpu|D_iw [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_ctrl_alu_subtract~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~0 .lut_mask = 64'h0A00000005000000;
defparam \plat|cpu|cpu|D_ctrl_alu_subtract~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y14_N27
cyclonev_lcell_comb \plat|cpu|cpu|E_alu_sub~0 (
// Equation(s):
// \plat|cpu|cpu|E_alu_sub~0_combout  = ( \plat|cpu|cpu|Equal0~0_combout  & ( \plat|cpu|cpu|D_ctrl_alu_subtract~0_combout  & ( \plat|cpu|cpu|R_valid~q  ) ) ) # ( !\plat|cpu|cpu|Equal0~0_combout  & ( \plat|cpu|cpu|D_ctrl_alu_subtract~0_combout  & ( 
// \plat|cpu|cpu|R_valid~q  ) ) ) # ( \plat|cpu|cpu|Equal0~0_combout  & ( !\plat|cpu|cpu|D_ctrl_alu_subtract~0_combout  & ( (\plat|cpu|cpu|R_valid~q  & ((\plat|cpu|cpu|D_ctrl_alu_subtract~1_combout ) # (\plat|cpu|cpu|D_ctrl_alu_subtract~2_combout ))) ) ) ) # 
// ( !\plat|cpu|cpu|Equal0~0_combout  & ( !\plat|cpu|cpu|D_ctrl_alu_subtract~0_combout  & ( (\plat|cpu|cpu|R_valid~q  & \plat|cpu|cpu|D_ctrl_alu_subtract~2_combout ) ) ) )

	.dataa(!\plat|cpu|cpu|R_valid~q ),
	.datab(!\plat|cpu|cpu|D_ctrl_alu_subtract~2_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_alu_subtract~1_combout ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|Equal0~0_combout ),
	.dataf(!\plat|cpu|cpu|D_ctrl_alu_subtract~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|E_alu_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_sub~0 .extended_lut = "off";
defparam \plat|cpu|cpu|E_alu_sub~0 .lut_mask = 64'h1111151555555555;
defparam \plat|cpu|cpu|E_alu_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y14_N56
dffeas \plat|cpu|cpu|E_alu_sub (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|E_alu_sub~0_combout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \plat|cpu|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N0
cyclonev_lcell_comb \plat|cpu|cpu|F_pc[0]~feeder (
// Equation(s):
// \plat|cpu|cpu|F_pc[0]~feeder_combout  = \plat|cpu|cpu|Add2~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|Add2~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|F_pc[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[0]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|F_pc[0]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \plat|cpu|cpu|F_pc[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N1
dffeas \plat|cpu|cpu|F_pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|F_pc[0]~feeder_combout ),
	.asdata(\plat|cpu|cpu|Add0~1_sumout ),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(!\plat|cpu|cpu|F_pc_sel_nxt.10~0_combout ),
	.sload(\plat|cpu|cpu|F_pc_sel_nxt.10~1_combout ),
	.ena(\plat|cpu|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N3
cyclonev_lcell_comb \plat|cpu|cpu|D_iw[23]~feeder (
// Equation(s):
// \plat|cpu|cpu|D_iw[23]~feeder_combout  = ( \plat|rom|the_altsyncram|auto_generated|q_a [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|rom|the_altsyncram|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_iw[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[23]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|D_iw[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|D_iw[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y12_N5
dffeas \plat|cpu|cpu|D_iw[23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_iw[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(\plat|cpu|cpu|intr_req~combout ),
	.sload(gnd),
	.ena(\plat|cpu|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|D_iw[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|D_iw[23]~DUPLICATE .is_wysiwyg = "true";
defparam \plat|cpu|cpu|D_iw[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N33
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[1]~0_combout  = ( \plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw[23]~DUPLICATE_q  ) ) # ( !\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout  & ( \plat|cpu|cpu|D_iw [18] ) )

	.dataa(!\plat|cpu|cpu|D_iw[23]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\plat|cpu|cpu|D_iw [18]),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|D_ctrl_b_is_dst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[1]~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[1]~0 .lut_mask = 64'h00FF00FF55555555;
defparam \plat|cpu|cpu|D_dst_regnum[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N24
cyclonev_lcell_comb \plat|cpu|cpu|D_dst_regnum[1]~1 (
// Equation(s):
// \plat|cpu|cpu|D_dst_regnum[1]~1_combout  = ( \plat|cpu|cpu|D_ctrl_exception~0_combout  & ( \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  & ( ((\plat|cpu|cpu|D_dst_regnum[1]~0_combout  & !\plat|cpu|cpu|Equal0~0_combout )) # 
// (\plat|cpu|cpu|Equal0~9_combout ) ) ) ) # ( !\plat|cpu|cpu|D_ctrl_exception~0_combout  & ( \plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  & ( \plat|cpu|cpu|Equal0~9_combout  ) ) ) # ( \plat|cpu|cpu|D_ctrl_exception~0_combout  & ( 
// !\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  & ( ((\plat|cpu|cpu|D_dst_regnum[1]~0_combout  & ((!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ) # (!\plat|cpu|cpu|Equal0~0_combout )))) # (\plat|cpu|cpu|Equal0~9_combout ) ) ) ) # ( 
// !\plat|cpu|cpu|D_ctrl_exception~0_combout  & ( !\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  & ( \plat|cpu|cpu|Equal0~9_combout  ) ) )

	.dataa(!\plat|cpu|cpu|D_dst_regnum[1]~0_combout ),
	.datab(!\plat|cpu|cpu|Equal0~9_combout ),
	.datac(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datad(!\plat|cpu|cpu|Equal0~0_combout ),
	.datae(!\plat|cpu|cpu|D_ctrl_exception~0_combout ),
	.dataf(!\plat|cpu|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_dst_regnum[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_dst_regnum[1]~1 .extended_lut = "off";
defparam \plat|cpu|cpu|D_dst_regnum[1]~1 .lut_mask = 64'h3333777333337733;
defparam \plat|cpu|cpu|D_dst_regnum[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N3
cyclonev_lcell_comb \plat|cpu|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \plat|cpu|cpu|D_wr_dst_reg~0_combout  = ( !\plat|cpu|cpu|Equal0~13_combout  & ( (!\plat|cpu|cpu|R_src2_use_imm~5_combout  & !\plat|cpu|cpu|R_ctrl_br_nxt~0_combout ) ) )

	.dataa(!\plat|cpu|cpu|R_src2_use_imm~5_combout ),
	.datab(gnd),
	.datac(!\plat|cpu|cpu|R_ctrl_br_nxt~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|Equal0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_wr_dst_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_wr_dst_reg~0 .extended_lut = "off";
defparam \plat|cpu|cpu|D_wr_dst_reg~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \plat|cpu|cpu|D_wr_dst_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y11_N12
cyclonev_lcell_comb \plat|cpu|cpu|D_wr_dst_reg (
// Equation(s):
// \plat|cpu|cpu|D_wr_dst_reg~combout  = ( \plat|cpu|cpu|D_dst_regnum[3]~9_combout  & ( \plat|cpu|cpu|D_dst_regnum[4]~5_combout  & ( \plat|cpu|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( !\plat|cpu|cpu|D_dst_regnum[3]~9_combout  & ( 
// \plat|cpu|cpu|D_dst_regnum[4]~5_combout  & ( \plat|cpu|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( \plat|cpu|cpu|D_dst_regnum[3]~9_combout  & ( !\plat|cpu|cpu|D_dst_regnum[4]~5_combout  & ( \plat|cpu|cpu|D_wr_dst_reg~0_combout  ) ) ) # ( 
// !\plat|cpu|cpu|D_dst_regnum[3]~9_combout  & ( !\plat|cpu|cpu|D_dst_regnum[4]~5_combout  & ( (\plat|cpu|cpu|D_wr_dst_reg~0_combout  & (((\plat|cpu|cpu|D_dst_regnum[2]~7_combout ) # (\plat|cpu|cpu|D_dst_regnum[0]~3_combout )) # 
// (\plat|cpu|cpu|D_dst_regnum[1]~1_combout ))) ) ) )

	.dataa(!\plat|cpu|cpu|D_dst_regnum[1]~1_combout ),
	.datab(!\plat|cpu|cpu|D_dst_regnum[0]~3_combout ),
	.datac(!\plat|cpu|cpu|D_wr_dst_reg~0_combout ),
	.datad(!\plat|cpu|cpu|D_dst_regnum[2]~7_combout ),
	.datae(!\plat|cpu|cpu|D_dst_regnum[3]~9_combout ),
	.dataf(!\plat|cpu|cpu|D_dst_regnum[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|D_wr_dst_reg~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|D_wr_dst_reg .extended_lut = "off";
defparam \plat|cpu|cpu|D_wr_dst_reg .lut_mask = 64'h070F0F0F0F0F0F0F;
defparam \plat|cpu|cpu|D_wr_dst_reg .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y11_N14
dffeas \plat|cpu|cpu|R_wr_dst_reg (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|D_wr_dst_reg~combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \plat|cpu|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N45
cyclonev_lcell_comb \plat|cpu|cpu|W_rf_wren (
// Equation(s):
// \plat|cpu|cpu|W_rf_wren~combout  = ( \plat|cpu|cpu|R_wr_dst_reg~q  & ( \plat|cpu|cpu|W_valid~q  ) ) # ( !\plat|cpu|cpu|R_wr_dst_reg~q  & ( \plat|cpu|cpu|W_valid~q  & ( \plat|rst_controller|r_sync_rst~q  ) ) ) # ( \plat|cpu|cpu|R_wr_dst_reg~q  & ( 
// !\plat|cpu|cpu|W_valid~q  & ( \plat|rst_controller|r_sync_rst~q  ) ) ) # ( !\plat|cpu|cpu|R_wr_dst_reg~q  & ( !\plat|cpu|cpu|W_valid~q  & ( \plat|rst_controller|r_sync_rst~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\plat|rst_controller|r_sync_rst~q ),
	.datad(gnd),
	.datae(!\plat|cpu|cpu|R_wr_dst_reg~q ),
	.dataf(!\plat|cpu|cpu|W_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|W_rf_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|W_rf_wren .extended_lut = "off";
defparam \plat|cpu|cpu|W_rf_wren .lut_mask = 64'h0F0F0F0F0F0FFFFF;
defparam \plat|cpu|cpu|W_rf_wren .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N54
cyclonev_lcell_comb \plat|cpu|cpu|d_writedata[0]~feeder (
// Equation(s):
// \plat|cpu|cpu|d_writedata[0]~feeder_combout  = ( \plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\plat|cpu|cpu|platform_CPU_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\plat|cpu|cpu|d_writedata[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[0]~feeder .extended_lut = "off";
defparam \plat|cpu|cpu|d_writedata[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \plat|cpu|cpu|d_writedata[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y13_N56
dffeas \plat|cpu|cpu|d_writedata[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|cpu|cpu|d_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|cpu|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|cpu|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \plat|cpu|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N25
dffeas \plat|seven_seg0|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[0] .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N4
dffeas \plat|seven_seg0|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg0|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[2] .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y11_N22
dffeas \plat|seven_seg0|data_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [3]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[3] .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N22
dffeas \plat|seven_seg0|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg0|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg0|always0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg0|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg0|data_out[4] .is_wysiwyg = "true";
defparam \plat|seven_seg0|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N28
dffeas \plat|seven_seg1|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[0] .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N58
dffeas \plat|seven_seg1|data_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\plat|seven_seg1|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\plat|seven_seg1|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg1|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg1|data_out[2] .is_wysiwyg = "true";
defparam \plat|seven_seg1|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N37
dffeas \plat|seven_seg2|data_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [4]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg2|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg2|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg2|data_out[4] .is_wysiwyg = "true";
defparam \plat|seven_seg2|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y14_N40
dffeas \plat|seven_seg5|data_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [0]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[0] .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N58
dffeas \plat|seven_seg5|data_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\plat|cpu|cpu|d_writedata [5]),
	.clrn(!\plat|rst_controller|r_sync_rst~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\plat|seven_seg5|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\plat|seven_seg5|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \plat|seven_seg5|data_out[5] .is_wysiwyg = "true";
defparam \plat|seven_seg5|data_out[5] .power_up = "low";
// synopsys translate_on

endmodule
