Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Feb 23 19:09:46 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file oled_ctrl_timing_summary_routed.rpt -pb oled_ctrl_timing_summary_routed.pb -rpx oled_ctrl_timing_summary_routed.rpx -warn_on_violation
| Design       : oled_ctrl
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.747        0.000                      0                  396        0.105        0.000                      0                  396        4.500        0.000                       0                   191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.747        0.000                      0                  396        0.105        0.000                      0                  396        4.500        0.000                       0                   191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 Example/delay_comp/clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/delay_comp/clk_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.535ns (18.594%)  route 2.342ns (81.406%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.420     4.417    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  Example/delay_comp/clk_counter_reg[9]/Q
                         net (fo=2, routed)           0.942     5.700    Example/delay_comp/clk_counter_reg[9]
    SLICE_X6Y143         LUT5 (Prop_lut5_I2_O)        0.097     5.797 r  Example/delay_comp/clk_counter[0]_i_3__0/O
                         net (fo=2, routed)           0.642     6.439    Example/delay_comp/clk_counter[0]_i_3__0_n_0
    SLICE_X6Y143         LUT5 (Prop_lut5_I0_O)        0.097     6.536 r  Example/delay_comp/clk_counter[0]_i_1__0/O
                         net (fo=17, routed)          0.758     7.294    Example/delay_comp/clk_counter[0]_i_1__0_n_0
    SLICE_X7Y146         FDRE                                         r  Example/delay_comp/clk_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.319    14.161    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y146         FDRE                                         r  Example/delay_comp/clk_counter_reg[16]/C
                         clock pessimism              0.230    14.391    
                         clock uncertainty           -0.035    14.355    
    SLICE_X7Y146         FDRE (Setup_fdre_C_R)       -0.314    14.041    Example/delay_comp/clk_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 Example/delay_comp/clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/delay_comp/clk_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.535ns (19.967%)  route 2.144ns (80.033%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.420     4.417    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  Example/delay_comp/clk_counter_reg[9]/Q
                         net (fo=2, routed)           0.942     5.700    Example/delay_comp/clk_counter_reg[9]
    SLICE_X6Y143         LUT5 (Prop_lut5_I2_O)        0.097     5.797 r  Example/delay_comp/clk_counter[0]_i_3__0/O
                         net (fo=2, routed)           0.642     6.439    Example/delay_comp/clk_counter[0]_i_3__0_n_0
    SLICE_X6Y143         LUT5 (Prop_lut5_I0_O)        0.097     6.536 r  Example/delay_comp/clk_counter[0]_i_1__0/O
                         net (fo=17, routed)          0.560     7.096    Example/delay_comp/clk_counter[0]_i_1__0_n_0
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.319    14.161    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[10]/C
                         clock pessimism              0.256    14.417    
                         clock uncertainty           -0.035    14.381    
    SLICE_X7Y144         FDRE (Setup_fdre_C_R)       -0.314    14.067    Example/delay_comp/clk_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.067    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 Example/delay_comp/clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/delay_comp/clk_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.535ns (19.967%)  route 2.144ns (80.033%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.420     4.417    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  Example/delay_comp/clk_counter_reg[9]/Q
                         net (fo=2, routed)           0.942     5.700    Example/delay_comp/clk_counter_reg[9]
    SLICE_X6Y143         LUT5 (Prop_lut5_I2_O)        0.097     5.797 r  Example/delay_comp/clk_counter[0]_i_3__0/O
                         net (fo=2, routed)           0.642     6.439    Example/delay_comp/clk_counter[0]_i_3__0_n_0
    SLICE_X6Y143         LUT5 (Prop_lut5_I0_O)        0.097     6.536 r  Example/delay_comp/clk_counter[0]_i_1__0/O
                         net (fo=17, routed)          0.560     7.096    Example/delay_comp/clk_counter[0]_i_1__0_n_0
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.319    14.161    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[11]/C
                         clock pessimism              0.256    14.417    
                         clock uncertainty           -0.035    14.381    
    SLICE_X7Y144         FDRE (Setup_fdre_C_R)       -0.314    14.067    Example/delay_comp/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.067    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 Example/delay_comp/clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/delay_comp/clk_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.535ns (19.967%)  route 2.144ns (80.033%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.420     4.417    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  Example/delay_comp/clk_counter_reg[9]/Q
                         net (fo=2, routed)           0.942     5.700    Example/delay_comp/clk_counter_reg[9]
    SLICE_X6Y143         LUT5 (Prop_lut5_I2_O)        0.097     5.797 r  Example/delay_comp/clk_counter[0]_i_3__0/O
                         net (fo=2, routed)           0.642     6.439    Example/delay_comp/clk_counter[0]_i_3__0_n_0
    SLICE_X6Y143         LUT5 (Prop_lut5_I0_O)        0.097     6.536 r  Example/delay_comp/clk_counter[0]_i_1__0/O
                         net (fo=17, routed)          0.560     7.096    Example/delay_comp/clk_counter[0]_i_1__0_n_0
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.319    14.161    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[8]/C
                         clock pessimism              0.256    14.417    
                         clock uncertainty           -0.035    14.381    
    SLICE_X7Y144         FDRE (Setup_fdre_C_R)       -0.314    14.067    Example/delay_comp/clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.067    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 Example/delay_comp/clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/delay_comp/clk_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.535ns (19.967%)  route 2.144ns (80.033%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.420     4.417    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  Example/delay_comp/clk_counter_reg[9]/Q
                         net (fo=2, routed)           0.942     5.700    Example/delay_comp/clk_counter_reg[9]
    SLICE_X6Y143         LUT5 (Prop_lut5_I2_O)        0.097     5.797 r  Example/delay_comp/clk_counter[0]_i_3__0/O
                         net (fo=2, routed)           0.642     6.439    Example/delay_comp/clk_counter[0]_i_3__0_n_0
    SLICE_X6Y143         LUT5 (Prop_lut5_I0_O)        0.097     6.536 r  Example/delay_comp/clk_counter[0]_i_1__0/O
                         net (fo=17, routed)          0.560     7.096    Example/delay_comp/clk_counter[0]_i_1__0_n_0
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.319    14.161    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[9]/C
                         clock pessimism              0.256    14.417    
                         clock uncertainty           -0.035    14.381    
    SLICE_X7Y144         FDRE (Setup_fdre_C_R)       -0.314    14.067    Example/delay_comp/clk_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.067    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 Example/delay_comp/clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/delay_comp/clk_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.535ns (20.789%)  route 2.039ns (79.211%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.420     4.417    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  Example/delay_comp/clk_counter_reg[9]/Q
                         net (fo=2, routed)           0.942     5.700    Example/delay_comp/clk_counter_reg[9]
    SLICE_X6Y143         LUT5 (Prop_lut5_I2_O)        0.097     5.797 r  Example/delay_comp/clk_counter[0]_i_3__0/O
                         net (fo=2, routed)           0.642     6.439    Example/delay_comp/clk_counter[0]_i_3__0_n_0
    SLICE_X6Y143         LUT5 (Prop_lut5_I0_O)        0.097     6.536 r  Example/delay_comp/clk_counter[0]_i_1__0/O
                         net (fo=17, routed)          0.454     6.990    Example/delay_comp/clk_counter[0]_i_1__0_n_0
    SLICE_X7Y143         FDRE                                         r  Example/delay_comp/clk_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.319    14.161    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  Example/delay_comp/clk_counter_reg[4]/C
                         clock pessimism              0.230    14.391    
                         clock uncertainty           -0.035    14.355    
    SLICE_X7Y143         FDRE (Setup_fdre_C_R)       -0.314    14.041    Example/delay_comp/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  7.051    

Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 Example/delay_comp/clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/delay_comp/clk_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.535ns (20.789%)  route 2.039ns (79.211%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.420     4.417    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  Example/delay_comp/clk_counter_reg[9]/Q
                         net (fo=2, routed)           0.942     5.700    Example/delay_comp/clk_counter_reg[9]
    SLICE_X6Y143         LUT5 (Prop_lut5_I2_O)        0.097     5.797 r  Example/delay_comp/clk_counter[0]_i_3__0/O
                         net (fo=2, routed)           0.642     6.439    Example/delay_comp/clk_counter[0]_i_3__0_n_0
    SLICE_X6Y143         LUT5 (Prop_lut5_I0_O)        0.097     6.536 r  Example/delay_comp/clk_counter[0]_i_1__0/O
                         net (fo=17, routed)          0.454     6.990    Example/delay_comp/clk_counter[0]_i_1__0_n_0
    SLICE_X7Y143         FDRE                                         r  Example/delay_comp/clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.319    14.161    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  Example/delay_comp/clk_counter_reg[5]/C
                         clock pessimism              0.230    14.391    
                         clock uncertainty           -0.035    14.355    
    SLICE_X7Y143         FDRE (Setup_fdre_C_R)       -0.314    14.041    Example/delay_comp/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  7.051    

Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 Example/delay_comp/clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/delay_comp/clk_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.535ns (20.789%)  route 2.039ns (79.211%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.420     4.417    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  Example/delay_comp/clk_counter_reg[9]/Q
                         net (fo=2, routed)           0.942     5.700    Example/delay_comp/clk_counter_reg[9]
    SLICE_X6Y143         LUT5 (Prop_lut5_I2_O)        0.097     5.797 r  Example/delay_comp/clk_counter[0]_i_3__0/O
                         net (fo=2, routed)           0.642     6.439    Example/delay_comp/clk_counter[0]_i_3__0_n_0
    SLICE_X6Y143         LUT5 (Prop_lut5_I0_O)        0.097     6.536 r  Example/delay_comp/clk_counter[0]_i_1__0/O
                         net (fo=17, routed)          0.454     6.990    Example/delay_comp/clk_counter[0]_i_1__0_n_0
    SLICE_X7Y143         FDRE                                         r  Example/delay_comp/clk_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.319    14.161    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  Example/delay_comp/clk_counter_reg[6]/C
                         clock pessimism              0.230    14.391    
                         clock uncertainty           -0.035    14.355    
    SLICE_X7Y143         FDRE (Setup_fdre_C_R)       -0.314    14.041    Example/delay_comp/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  7.051    

Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 Example/delay_comp/clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/delay_comp/clk_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.535ns (20.789%)  route 2.039ns (79.211%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.420     4.417    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y144         FDRE                                         r  Example/delay_comp/clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  Example/delay_comp/clk_counter_reg[9]/Q
                         net (fo=2, routed)           0.942     5.700    Example/delay_comp/clk_counter_reg[9]
    SLICE_X6Y143         LUT5 (Prop_lut5_I2_O)        0.097     5.797 r  Example/delay_comp/clk_counter[0]_i_3__0/O
                         net (fo=2, routed)           0.642     6.439    Example/delay_comp/clk_counter[0]_i_3__0_n_0
    SLICE_X6Y143         LUT5 (Prop_lut5_I0_O)        0.097     6.536 r  Example/delay_comp/clk_counter[0]_i_1__0/O
                         net (fo=17, routed)          0.454     6.990    Example/delay_comp/clk_counter[0]_i_1__0_n_0
    SLICE_X7Y143         FDRE                                         r  Example/delay_comp/clk_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.319    14.161    Example/delay_comp/clk_IBUF_BUFG
    SLICE_X7Y143         FDRE                                         r  Example/delay_comp/clk_counter_reg[7]/C
                         clock pessimism              0.230    14.391    
                         clock uncertainty           -0.035    14.355    
    SLICE_X7Y143         FDRE (Setup_fdre_C_R)       -0.314    14.041    Example/delay_comp/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  7.051    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 Initialize/delay_comp/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/delay_comp/clk_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.551ns (23.670%)  route 1.777ns (76.330%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns = ( 14.145 - 10.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.422     4.419    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X0Y146         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y146         FDRE (Prop_fdre_C_Q)         0.341     4.760 f  Initialize/delay_comp/clk_counter_reg[3]/Q
                         net (fo=2, routed)           0.872     5.631    Initialize/delay_comp/clk_counter_reg[3]
    SLICE_X1Y147         LUT4 (Prop_lut4_I1_O)        0.097     5.728 f  Initialize/delay_comp/clk_counter[0]_i_6/O
                         net (fo=2, routed)           0.402     6.131    Initialize/delay_comp/clk_counter[0]_i_6_n_0
    SLICE_X1Y146         LUT5 (Prop_lut5_I3_O)        0.113     6.244 r  Initialize/delay_comp/clk_counter[0]_i_1/O
                         net (fo=17, routed)          0.503     6.747    Initialize/delay_comp/clk_counter[0]_i_1_n_0
    SLICE_X0Y150         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.303    14.145    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X0Y150         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[16]/C
                         clock pessimism              0.155    14.301    
                         clock uncertainty           -0.035    14.265    
    SLICE_X0Y150         FDRE (Setup_fdre_C_R)       -0.464    13.801    Initialize/delay_comp/clk_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                  7.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Initialize/delay_comp/clk_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/delay_comp/clk_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.355ns (73.676%)  route 0.127ns (26.324%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.656     1.601    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X0Y149         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.141     1.742 r  Initialize/delay_comp/clk_counter_reg[14]/Q
                         net (fo=3, routed)           0.126     1.868    Initialize/delay_comp/clk_counter_reg[14]
    SLICE_X0Y149         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.028 r  Initialize/delay_comp/clk_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.029    Initialize/delay_comp/clk_counter_reg[12]_i_1_n_0
    SLICE_X0Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.083 r  Initialize/delay_comp/clk_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.083    Initialize/delay_comp/clk_counter_reg[16]_i_1_n_7
    SLICE_X0Y150         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.928     2.121    Initialize/delay_comp/clk_IBUF_BUFG
    SLICE_X0Y150         FDRE                                         r  Initialize/delay_comp/clk_counter_reg[16]/C
                         clock pessimism             -0.248     1.873    
    SLICE_X0Y150         FDRE (Hold_fdre_C_D)         0.105     1.978    Initialize/delay_comp/clk_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.668%)  route 0.203ns (55.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.627     1.572    Example/clk_IBUF_BUFG
    SLICE_X10Y145        FDRE                                         r  Example/temp_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y145        FDRE (Prop_fdre_C_Q)         0.164     1.736 r  Example/temp_addr_reg[6]/Q
                         net (fo=1, routed)           0.203     1.939    Example/char_lib_comp/Q[6]
    RAMB18_X0Y58         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.936     2.129    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y58         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.482     1.647    
    RAMB18_X0Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.830    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.662%)  route 0.220ns (57.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.627     1.572    Example/clk_IBUF_BUFG
    SLICE_X10Y145        FDRE                                         r  Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y145        FDRE (Prop_fdre_C_Q)         0.164     1.736 r  Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.220     1.956    Example/char_lib_comp/Q[5]
    RAMB18_X0Y58         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.936     2.129    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y58         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.482     1.647    
    RAMB18_X0Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.830    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.880%)  route 0.201ns (55.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.627     1.572    Example/clk_IBUF_BUFG
    SLICE_X8Y145         FDRE                                         r  Example/temp_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y145         FDRE (Prop_fdre_C_Q)         0.164     1.736 r  Example/temp_addr_reg[1]/Q
                         net (fo=1, routed)           0.201     1.937    Example/char_lib_comp/Q[1]
    RAMB18_X0Y58         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.936     2.129    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y58         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.504     1.625    
    RAMB18_X0Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.808    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.457%)  route 0.232ns (58.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.627     1.572    Example/clk_IBUF_BUFG
    SLICE_X10Y145        FDRE                                         r  Example/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y145        FDRE (Prop_fdre_C_Q)         0.164     1.736 r  Example/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.232     1.967    Example/char_lib_comp/Q[4]
    RAMB18_X0Y58         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.936     2.129    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y58         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.482     1.647    
    RAMB18_X0Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.830    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Initialize/after_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.205%)  route 0.065ns (25.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.655     1.600    Initialize/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  Initialize/after_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  Initialize/after_state_reg[0]/Q
                         net (fo=2, routed)           0.065     1.805    Initialize/after_state[0]
    SLICE_X0Y145         LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  Initialize/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    Initialize/current_state[0]_i_1_n_0
    SLICE_X0Y145         FDSE                                         r  Initialize/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.929     2.122    Initialize/clk_IBUF_BUFG
    SLICE_X0Y145         FDSE                                         r  Initialize/current_state_reg[0]/C
                         clock pessimism             -0.509     1.613    
    SLICE_X0Y145         FDSE (Hold_fdse_C_D)         0.092     1.705    Initialize/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Initialize/after_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Initialize/current_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.072%)  route 0.065ns (25.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.655     1.600    Initialize/clk_IBUF_BUFG
    SLICE_X1Y145         FDRE                                         r  Initialize/after_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  Initialize/after_state_reg[2]/Q
                         net (fo=2, routed)           0.065     1.806    Initialize/after_state[2]
    SLICE_X0Y145         LUT6 (Prop_lut6_I2_O)        0.045     1.851 r  Initialize/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.851    Initialize/current_state[2]_i_1_n_0
    SLICE_X0Y145         FDSE                                         r  Initialize/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.929     2.122    Initialize/clk_IBUF_BUFG
    SLICE_X0Y145         FDSE                                         r  Initialize/current_state_reg[2]/C
                         clock pessimism             -0.509     1.613    
    SLICE_X0Y145         FDSE (Hold_fdse_C_D)         0.091     1.704    Initialize/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.908%)  route 0.205ns (58.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.627     1.572    Example/clk_IBUF_BUFG
    SLICE_X10Y145        FDRE                                         r  Example/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y145        FDRE (Prop_fdre_C_Q)         0.148     1.720 r  Example/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.205     1.925    Example/char_lib_comp/Q[8]
    RAMB18_X0Y58         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.936     2.129    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y58         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.482     1.647    
    RAMB18_X0Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.129     1.776    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.654     1.599    clk_IBUF_BUFG
    SLICE_X6Y144         FDSE                                         r  FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y144         FDSE (Prop_fdse_C_Q)         0.164     1.763 r  FSM_onehot_current_state_reg[0]/Q
                         net (fo=2, routed)           0.055     1.818    FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X6Y144         FDRE                                         r  FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.928     2.121    clk_IBUF_BUFG
    SLICE_X6Y144         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.522     1.599    
    SLICE_X6Y144         FDRE (Hold_fdre_C_D)         0.060     1.659    FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Example/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Example/char_lib_comp/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.058%)  route 0.256ns (60.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.627     1.572    Example/clk_IBUF_BUFG
    SLICE_X10Y145        FDRE                                         r  Example/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y145        FDRE (Prop_fdre_C_Q)         0.164     1.736 r  Example/temp_addr_reg[3]/Q
                         net (fo=1, routed)           0.256     1.992    Example/char_lib_comp/Q[3]
    RAMB18_X0Y58         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.936     2.129    Example/char_lib_comp/clk_IBUF_BUFG
    RAMB18_X0Y58         RAMB18E1                                     r  Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.482     1.647    
    RAMB18_X0Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.830    Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y58   Example/char_lib_comp/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y143  Example/after_char_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y143  Example/after_char_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y143   Example/after_page_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y143   Example/after_page_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y146  Example/after_page_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y143  Example/after_page_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y143  Example/after_page_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y144   Example/delay_comp/clk_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y144   Example/delay_comp/clk_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y144   Example/delay_comp/clk_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y145   Example/delay_comp/clk_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y145   Example/delay_comp/clk_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y145   Example/delay_comp/clk_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y145   Example/delay_comp/clk_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y146   Example/delay_comp/clk_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y142   Example/delay_comp/clk_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y142   Example/delay_comp/clk_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y142   Example/delay_comp/clk_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y143  Example/after_char_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y143  Example/after_char_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y143   Example/after_page_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y143   Example/after_page_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y143  Example/after_page_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y143  Example/after_page_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y144   Example/delay_comp/clk_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y144   Example/delay_comp/clk_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y145   Example/delay_comp/clk_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y145   Example/delay_comp/clk_counter_reg[13]/C



