# lab 1

## 74LS00

| Input A | Input B | Output |
| ------- | ------- | ------ |
| 0       | 0       | 1      |
| 0       | 1       | 1      |
| 1       | 0       | 1      |
| 1       | 1       | 0      |

![74ls00](assets/Lab1\_1.png)

## 74LS04

| Input | Output |
| ----- | ------ |
| 0     | 1      |
| 1     | 0      |

![74ls04](assets/Lab1\_2.png)

## 74LS08

| Input A | Input B | Output |
| ------- | ------- | ------ |
| 0       | 0       | 0      |
| 0       | 1       | 0      |
| 1       | 0       | 0      |
| 1       | 1       | 1      |

![](assets/Lab1\_3.png)

## 74LS86

| Input A | Input B | Output |
| ------- | ------- | ------ |
| 0       | 0       | 0      |
| 0       | 1       | 1      |
| 1       | 0       | 1      |
| 1       | 1       | 0      |

![](assets/Lab1\_4.png)

## 74LS32

| Input A | Input B | Output |
| ------- | ------- | ------ |
| 0       | 0       | 1      |
| 0       | 1       | 0      |
| 1       | 0       | 0      |
| 1       | 1       | 1      |

![](assets/Lab1\_5.png)
