TimeQuest Timing Analyzer report for xillydemo
Sun Apr 05 20:40:47 2015
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 13. Slow 1200mV 85C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'n/a'
 15. Slow 1200mV 85C Model Setup: 'clk_50'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'clk_50'
 21. Slow 1200mV 85C Model Hold: 'n/a'
 22. Slow 1200mV 85C Model Recovery: 'clkpll|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'clkpll|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_refclk'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Propagation Delay
 41. Minimum Propagation Delay
 42. Slow 1200mV 85C Model Metastability Report
 43. Slow 1200mV 0C Model Fmax Summary
 44. Slow 1200mV 0C Model Setup Summary
 45. Slow 1200mV 0C Model Hold Summary
 46. Slow 1200mV 0C Model Recovery Summary
 47. Slow 1200mV 0C Model Removal Summary
 48. Slow 1200mV 0C Model Minimum Pulse Width Summary
 49. Slow 1200mV 0C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 50. Slow 1200mV 0C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'n/a'
 52. Slow 1200mV 0C Model Setup: 'clk_50'
 53. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 56. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 57. Slow 1200mV 0C Model Hold: 'clk_50'
 58. Slow 1200mV 0C Model Hold: 'n/a'
 59. Slow 1200mV 0C Model Recovery: 'clkpll|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 61. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 62. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 63. Slow 1200mV 0C Model Removal: 'clkpll|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_refclk'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. Propagation Delay
 78. Minimum Propagation Delay
 79. Slow 1200mV 0C Model Metastability Report
 80. Fast 1200mV 0C Model Setup Summary
 81. Fast 1200mV 0C Model Hold Summary
 82. Fast 1200mV 0C Model Recovery Summary
 83. Fast 1200mV 0C Model Removal Summary
 84. Fast 1200mV 0C Model Minimum Pulse Width Summary
 85. Fast 1200mV 0C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'
 86. Fast 1200mV 0C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 87. Fast 1200mV 0C Model Setup: 'n/a'
 88. Fast 1200mV 0C Model Setup: 'clk_50'
 89. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 90. Fast 1200mV 0C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 92. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 93. Fast 1200mV 0C Model Hold: 'clk_50'
 94. Fast 1200mV 0C Model Hold: 'n/a'
 95. Fast 1200mV 0C Model Recovery: 'clkpll|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 97. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 98. Fast 1200mV 0C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 99. Fast 1200mV 0C Model Removal: 'clkpll|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_refclk'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
109. Setup Times
110. Hold Times
111. Clock to Output Times
112. Minimum Clock to Output Times
113. Propagation Delay
114. Minimum Propagation Delay
115. Fast 1200mV 0C Model Metastability Report
116. Multicorner Timing Analysis Summary
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. Progagation Delay
122. Minimum Progagation Delay
123. Board Trace Model Assignments
124. Input Transition Times
125. Signal Integrity Metrics (Slow 1200mv 0c Model)
126. Signal Integrity Metrics (Slow 1200mv 85c Model)
127. Signal Integrity Metrics (Fast 1200mv 0c Model)
128. Setup Transfers
129. Hold Transfers
130. Recovery Transfers
131. Removal Transfers
132. Report TCCS
133. Report RSKM
134. Unconstrained Paths
135. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; xillydemo                                                       ;
; Device Family      ; Cyclone IV GX                                                   ;
; Device Name        ; EP4CGX30CF23C7                                                  ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  33.3%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------+
; SDC File List                                                ;
+--------------------------+--------+--------------------------+
; SDC File Path            ; Status ; Read at                  ;
+--------------------------+--------+--------------------------+
; src/xillydemo.sdc        ; OK     ; Sun Apr 05 20:40:31 2015 ;
; pcie_core/pcie_c4_1x.sdc ; OK     ; Sun Apr 05 20:40:31 2015 ;
+--------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                           ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                               ; Source                                                                                                ; Targets                                                                                                  ;
+------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                                  ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                      ;                                                                                                       ; { altera_reserved_tck }                                                                                  ;
; clk_50                                                                                               ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                      ;                                                                                                       ; { clk_50 }                                                                                               ;
; clkpll|auto_generated|pll1|clk[0]                                                                    ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; clk_50                                                                                               ; clkpll|auto_generated|pll1|inclk[0]                                                                   ; { clkpll|auto_generated|pll1|clk[0] }                                                                    ;
; pcie_refclk                                                                                          ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                      ;                                                                                                       ; { pcie_refclk }                                                                                          ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; pcie_refclk                                                                                          ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0] ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0] }  ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; pcie_refclk                                                                                          ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0] ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1] }  ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 0.800  ; 20.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; pcie_refclk                                                                                          ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0] ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2] }  ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; pcie_refclk                                                                                          ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0] ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk } ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pma0|clockout            ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk  ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pma0|clockout }            ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout        ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout           ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk         ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout }        ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout           ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]   ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout }           ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout    ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0        ; { xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout }    ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0       ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout        ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout         ; { xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 }       ;
+------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
; 63.37 MHz  ; 63.37 MHz       ; altera_reserved_tck                                                                               ;                                                ;
; 126.04 MHz ; 126.04 MHz      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;                                                ;
; 132.1 MHz  ; 132.1 MHz       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;                                                ;
; 133.33 MHz ; 50.0 MHz        ; clk_50                                                                                            ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                        ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.066  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 0.430  ; 0.000         ;
; n/a                                                                                               ; 11.777 ; 0.000         ;
; clk_50                                                                                            ; 12.500 ; 0.000         ;
; altera_reserved_tck                                                                               ; 42.110 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clkpll|auto_generated|pll1|clk[0]                                                                 ; -0.356 ; -0.584        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.266  ; 0.000         ;
; altera_reserved_tck                                                                               ; 0.398  ; 0.000         ;
; clk_50                                                                                            ; 0.399  ; 0.000         ;
; n/a                                                                                               ; 4.919  ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                                     ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 2.408  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.785  ; 0.000         ;
; altera_reserved_tck                                                                               ; 48.123 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                                     ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 1.010 ; 0.000         ;
; altera_reserved_tck                                                                               ; 1.011 ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.036 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                          ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                            ; 0.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout     ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout        ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.583  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 3.640  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; 3.977  ; 0.000         ;
; pcie_refclk                                                                                       ; 4.826  ; 0.000         ;
; altera_reserved_tck                                                                               ; 49.701 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                               ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.066 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0           ; current_state.WRITE_CONFIG                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.371     ; 7.561      ;
; 0.187 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0           ; current_state.READ_CONFIG                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.371     ; 7.440      ;
; 0.348 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0           ; current_state.WRITE_CONFIG                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.371     ; 7.279      ;
; 0.466 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0           ; current_state.WRITE_CONFIG_ALL                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.031      ; 7.563      ;
; 0.477 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0           ; current_state.READ_CONFIG                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.371     ; 7.150      ;
; 0.686 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                                                              ; current_state.WRITE_CONFIG                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.902     ; 5.270      ;
; 0.726 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0           ; current_state.READ_ENABLE                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.029      ; 7.301      ;
; 0.748 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0           ; current_state.WRITE_CONFIG_ALL                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.031      ; 7.281      ;
; 0.776 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0           ; current_state.WAIT_FOR_FS                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.028      ; 7.250      ;
; 0.779 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0           ; current_state.DATA_TRANSFER                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.028      ; 7.247      ;
; 0.791 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[1]                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 7.087      ;
; 0.806 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                                                              ; current_state.READ_CONFIG                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.902     ; 5.150      ;
; 0.809 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[3]                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 7.069      ;
; 0.812 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[4]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 7.079      ;
; 0.881 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[0]                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 6.997      ;
; 0.901 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0           ; current_state.WRITE_ADDRESS_2                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.039      ; 7.136      ;
; 0.904 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[2]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.988      ;
; 0.913 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0           ; current_state.WRITE_ENABLE                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.029      ; 7.114      ;
; 0.929 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 6.962      ;
; 0.933 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0           ; current_state.READ_ADDRESS_2                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.029      ; 7.094      ;
; 0.944 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[4]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 6.947      ;
; 0.955 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~50                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 6.931      ;
; 0.955 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~52                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 6.931      ;
; 0.955 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~48                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 6.931      ;
; 0.955 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~46                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 6.931      ;
; 0.962 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[4]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 6.929      ;
; 0.963 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 6.928      ;
; 0.967 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~50                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 6.919      ;
; 0.967 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~52                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 6.919      ;
; 0.967 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~48                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 6.919      ;
; 0.967 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~46                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 6.919      ;
; 0.971 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.349      ;
; 0.972 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.348      ;
; 0.972 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.348      ;
; 0.973 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.347      ;
; 0.975 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.345      ;
; 0.975 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.345      ;
; 0.975 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[3]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 6.916      ;
; 0.994 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[3]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 6.897      ;
; 0.996 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0           ; current_state.WRITE_ENABLE_FROM_FE                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.031      ; 7.033      ;
; 0.998 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[1]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.108     ; 6.892      ;
; 1.001 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.319      ;
; 1.002 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.318      ;
; 1.002 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.318      ;
; 1.003 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.317      ;
; 1.005 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.315      ;
; 1.005 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.315      ;
; 1.008 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0           ; current_state.READ_ENABLE                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.029      ; 7.019      ;
; 1.009 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[2]                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 6.869      ;
; 1.016 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[3]                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[63]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 6.886      ;
; 1.017 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[1]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.108     ; 6.873      ;
; 1.026 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[2]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.866      ;
; 1.036 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[2]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.856      ;
; 1.059 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0           ; current_state.WAIT_FOR_FS                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.028      ; 6.967      ;
; 1.059 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[5]                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 6.819      ;
; 1.061 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 6.830      ;
; 1.062 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0           ; current_state.DATA_TRANSFER                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.028      ; 6.964      ;
; 1.076 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[4]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[59]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 6.815      ;
; 1.084 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[0]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.808      ;
; 1.085 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.235      ;
; 1.086 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                                                              ; current_state.WRITE_CONFIG_ALL                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.500     ; 5.272      ;
; 1.089 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_bufaddr[3]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 7.207      ;
; 1.113 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.207      ;
; 1.113 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.207      ;
; 1.114 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_start_DWoffset[13]                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 7.182      ;
; 1.119 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~45                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 6.789      ;
; 1.119 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~47                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 6.789      ;
; 1.122 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[11]                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 6.773      ;
; 1.126 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[3]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 6.765      ;
; 1.131 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~45                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 6.777      ;
; 1.131 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~47                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.090     ; 6.777      ;
; 1.134 ; feCounter[11]                                                                                                                                         ; current_state.WRITE_CONFIG                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 6.803      ;
; 1.141 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[4]                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 6.737      ;
; 1.141 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[11]                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 6.754      ;
; 1.145 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.322      ; 7.175      ;
; 1.148 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[5]                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[63]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 6.754      ;
; 1.149 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[1]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.108     ; 6.741      ;
; 1.152 ; feCounter[12]                                                                                                                                         ; current_state.WRITE_CONFIG                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 6.785      ;
; 1.159 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[6]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 6.732      ;
; 1.163 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_start_DWoffset[0]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[63]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 7.133      ;
; 1.168 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_bufaddr[2]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 7.128      ;
; 1.168 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[2]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[59]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.724      ;
; 1.168 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[2]                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[63]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.324      ; 7.154      ;
; 1.168 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[3]                                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 7.128      ;
; 1.182 ; feCounter[10]                                                                                                                                         ; current_state.WRITE_CONFIG                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 6.755      ;
; 1.183 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0           ; current_state.WRITE_ADDRESS_2                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.039      ; 6.854      ;
; 1.186 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[7]                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 6.692      ;
; 1.187 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_bufaddr[5]                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 7.109      ;
; 1.193 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[59]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 6.698      ;
; 1.195 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0           ; current_state.WRITE_ENABLE                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.029      ; 6.832      ;
; 1.197 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[2]                                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[63]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 7.099      ;
; 1.200 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[5]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 6.691      ;
; 1.202 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|full ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_read_from_fifo_backoff[15] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.162     ; 6.634      ;
; 1.208 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[4]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[57]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 6.683      ;
; 1.215 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0           ; current_state.READ_ADDRESS_2                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.029      ; 6.812      ;
; 1.215 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_start_DWoffset[0]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 7.081      ;
; 1.216 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[0]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.676      ;
; 1.219 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[5]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 6.672      ;
; 1.222 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[9]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 6.673      ;
; 1.226 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[4]                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[58]                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.107     ; 6.665      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                       ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.430 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.336      ; 7.904      ;
; 0.472 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.336      ; 7.862      ;
; 0.611 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.336      ; 7.723      ;
; 0.646 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.336      ; 7.688      ;
; 0.666 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.349      ; 7.681      ;
; 0.666 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.349      ; 7.681      ;
; 0.666 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.349      ; 7.681      ;
; 0.667 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.691      ;
; 0.667 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.691      ;
; 0.668 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.690      ;
; 0.668 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.690      ;
; 0.671 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.687      ;
; 0.671 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.336      ; 7.663      ;
; 0.672 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.686      ;
; 0.676 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.682      ;
; 0.680 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.351      ; 7.669      ;
; 0.680 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.351      ; 7.669      ;
; 0.680 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.351      ; 7.669      ;
; 0.681 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.362      ; 7.679      ;
; 0.681 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.362      ; 7.679      ;
; 0.682 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.362      ; 7.678      ;
; 0.682 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.362      ; 7.678      ;
; 0.685 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.362      ; 7.675      ;
; 0.686 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.362      ; 7.674      ;
; 0.690 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.362      ; 7.670      ;
; 0.693 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.349      ; 7.654      ;
; 0.693 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.349      ; 7.654      ;
; 0.693 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.349      ; 7.654      ;
; 0.694 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.664      ;
; 0.694 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.664      ;
; 0.695 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.323      ; 7.626      ;
; 0.695 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.663      ;
; 0.695 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.663      ;
; 0.698 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.660      ;
; 0.699 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.659      ;
; 0.700 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.323      ; 7.621      ;
; 0.703 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.655      ;
; 0.706 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.349      ; 7.641      ;
; 0.706 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.349      ; 7.641      ;
; 0.706 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.349      ; 7.641      ;
; 0.707 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.651      ;
; 0.707 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.651      ;
; 0.708 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.650      ;
; 0.708 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.650      ;
; 0.711 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.647      ;
; 0.712 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.646      ;
; 0.713 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.336      ; 7.621      ;
; 0.716 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.642      ;
; 0.754 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.336      ; 7.580      ;
; 0.779 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.336      ; 7.555      ;
; 0.782 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 7.134      ;
; 0.787 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.104     ; 7.107      ;
; 0.787 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.104     ; 7.107      ;
; 0.787 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.104     ; 7.107      ;
; 0.824 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 7.092      ;
; 0.837 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.104     ; 7.057      ;
; 0.839 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 7.077      ;
; 0.846 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.349      ; 7.501      ;
; 0.846 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.349      ; 7.501      ;
; 0.846 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.349      ; 7.501      ;
; 0.847 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.511      ;
; 0.847 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.511      ;
; 0.848 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.351      ; 7.501      ;
; 0.848 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.351      ; 7.501      ;
; 0.848 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.351      ; 7.501      ;
; 0.848 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.510      ;
; 0.848 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.510      ;
; 0.849 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.362      ; 7.511      ;
; 0.849 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.362      ; 7.511      ;
; 0.850 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.362      ; 7.510      ;
; 0.850 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.362      ; 7.510      ;
; 0.851 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.507      ;
; 0.851 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.527     ; 6.620      ;
; 0.851 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.527     ; 6.620      ;
; 0.851 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.527     ; 6.620      ;
; 0.852 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.506      ;
; 0.853 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.362      ; 7.507      ;
; 0.854 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.362      ; 7.506      ;
; 0.856 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.502      ;
; 0.857 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 7.058      ;
; 0.857 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 7.058      ;
; 0.857 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 7.058      ;
; 0.857 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.349      ; 7.490      ;
; 0.857 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.346      ; 7.487      ;
; 0.857 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.349      ; 7.490      ;
; 0.857 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.346      ; 7.487      ;
; 0.857 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.349      ; 7.490      ;
; 0.857 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.346      ; 7.487      ;
; 0.858 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.362      ; 7.502      ;
; 0.858 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.500      ;
; 0.858 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.357      ; 7.497      ;
; 0.858 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.500      ;
; 0.858 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.357      ; 7.497      ;
; 0.859 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.499      ;
; 0.859 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.357      ; 7.496      ;
; 0.859 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.499      ;
; 0.859 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.357      ; 7.496      ;
; 0.862 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.360      ; 7.496      ;
; 0.862 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.357      ; 7.493      ;
; 0.863 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[11] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.346      ; 7.481      ;
+-------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 11.777 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.390     ; 4.833      ;
; 12.332 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 7.668      ;
; 12.332 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 7.668      ;
; 12.332 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 7.668      ;
; 12.900 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.775     ; 2.325      ;
; 14.094 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.775     ; 1.131      ;
; 14.094 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.775     ; 1.131      ;
; 14.346 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.388     ; 2.266      ;
; 14.375 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.775     ; 0.850      ;
; 14.375 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.775     ; 0.850      ;
; 14.435 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.388     ; 2.177      ;
; 14.470 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.388     ; 2.142      ;
; 14.542 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.388     ; 2.070      ;
; 14.555 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.388     ; 2.057      ;
; 14.802 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.388     ; 1.810      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.500 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 7.413      ;
; 12.641 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 7.272      ;
; 12.874 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 7.039      ;
; 12.893 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 7.026      ;
; 13.266 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 6.653      ;
; 13.288 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 6.622      ;
; 13.330 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 6.582      ;
; 13.463 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 6.449      ;
; 13.578 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 6.341      ;
; 13.633 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 6.286      ;
; 13.704 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 6.208      ;
; 13.723 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 6.195      ;
; 13.796 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.309      ;
; 13.836 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.269      ;
; 13.900 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 6.024      ;
; 13.907 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 6.017      ;
; 14.069 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.036      ;
; 14.075 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.030      ;
; 14.096 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 5.822      ;
; 14.226 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 5.685      ;
; 14.250 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.654      ;
; 14.252 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.652      ;
; 14.253 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.651      ;
; 14.262 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.651      ;
; 14.279 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.625      ;
; 14.281 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.623      ;
; 14.282 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.622      ;
; 14.385 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 5.527      ;
; 14.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 5.518      ;
; 14.441 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 5.470      ;
; 14.443 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.670      ;
; 14.451 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.463      ;
; 14.455 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 5.463      ;
; 14.455 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.658      ;
; 14.578 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 3.529      ;
; 14.600 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 5.311      ;
; 14.619 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 5.300      ;
; 14.619 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.298      ;
; 14.706 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 3.399      ;
; 14.730 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 5.193      ;
; 14.737 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 5.186      ;
; 14.743 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.171      ;
; 14.757 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 3.350      ;
; 14.785 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.129      ;
; 14.787 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.117      ;
; 14.789 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.115      ;
; 14.790 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 5.114      ;
; 14.992 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.925      ;
; 15.056 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.854      ;
; 15.058 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.852      ;
; 15.059 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.851      ;
; 15.092 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.820      ;
; 15.122 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 20.000       ; -0.095     ; 4.781      ;
; 15.122 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk_50       ; clk_50      ; 20.000       ; -0.095     ; 4.781      ;
; 15.124 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.095     ; 4.779      ;
; 15.149 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 20.000       ; -0.095     ; 4.754      ;
; 15.149 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk_50       ; clk_50      ; 20.000       ; -0.095     ; 4.754      ;
; 15.151 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.095     ; 4.752      ;
; 15.173 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 2.932      ;
; 15.193 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.717      ;
; 15.195 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.715      ;
; 15.196 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.714      ;
; 15.197 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.717      ;
; 15.215 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 4.696      ;
; 15.218 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.692      ;
; 15.220 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.690      ;
; 15.221 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.689      ;
; 15.257 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]                                                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 2.850      ;
; 15.279 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.635      ;
; 15.296 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.618      ;
; 15.383 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.531      ;
; 15.393 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.524      ;
; 15.404 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.516      ;
; 15.441 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.477      ;
; 15.489 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 4.415      ;
; 15.490 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 20.000       ; -0.095     ; 4.413      ;
; 15.491 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; clk_50       ; clk_50      ; 20.000       ; -0.095     ; 4.412      ;
; 15.491 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 20.000       ; -0.095     ; 4.412      ;
; 15.494 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 4.410      ;
; 15.494 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 4.410      ;
; 15.519 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.398      ;
; 15.551 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.369      ;
; 15.570 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.350      ;
; 15.582 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.328      ;
; 15.584 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.326      ;
; 15.585 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.325      ;
; 15.596 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.321      ;
; 15.626 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.296      ;
; 15.630 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 20.000       ; -0.095     ; 4.273      ;
; 15.630 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk_50       ; clk_50      ; 20.000       ; -0.095     ; 4.273      ;
; 15.632 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.095     ; 4.271      ;
; 15.633 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.289      ;
; 15.637 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.094     ; 4.267      ;
; 15.675 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 4.239      ;
; 15.678 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.239      ;
; 15.703 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.217      ;
; 15.715 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.205      ;
; 15.722 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.193      ;
; 15.724 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.191      ;
; 15.725 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.190      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.821      ;
; 42.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 7.754      ;
; 42.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.599      ;
; 42.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.490      ;
; 42.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 6.964      ;
; 43.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 6.845      ;
; 43.159 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 6.777      ;
; 43.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 6.605      ;
; 43.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 6.304      ;
; 43.792 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 6.125      ;
; 43.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 6.072      ;
; 44.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 5.589      ;
; 44.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 5.565      ;
; 44.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.050     ; 5.533      ;
; 44.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.046     ; 5.373      ;
; 45.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 4.535      ;
; 45.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.046     ; 4.276      ;
; 46.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 3.691      ;
; 46.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.053     ; 3.491      ;
; 46.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 3.416      ;
; 46.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 3.392      ;
; 46.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.058     ; 3.172      ;
; 46.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.972      ;
; 48.777 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 1.164      ;
; 93.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a65~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.385     ; 6.548      ;
; 93.112 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a5~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.440     ; 6.446      ;
; 93.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.548      ;
; 93.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.548      ;
; 93.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.548      ;
; 93.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.548      ;
; 93.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.548      ;
; 93.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.548      ;
; 93.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.548      ;
; 93.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.548      ;
; 93.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.548      ;
; 93.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.548      ;
; 93.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.548      ;
; 93.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.536      ;
; 93.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.536      ;
; 93.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.536      ;
; 93.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.536      ;
; 93.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.536      ;
; 93.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.536      ;
; 93.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.536      ;
; 93.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.536      ;
; 93.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.536      ;
; 93.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.536      ;
; 93.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 6.536      ;
; 93.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a61~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.379     ; 6.182      ;
; 93.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a59~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.396     ; 6.152      ;
; 93.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a46~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.428     ; 6.116      ;
; 93.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.401      ;
; 93.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.401      ;
; 93.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.401      ;
; 93.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.401      ;
; 93.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.401      ;
; 93.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.401      ;
; 93.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.401      ;
; 93.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.401      ;
; 93.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.401      ;
; 93.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.401      ;
; 93.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.401      ;
; 93.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a14~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.361     ; 6.071      ;
; 93.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a54~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.387     ; 6.020      ;
; 93.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a67~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.366     ; 6.032      ;
; 93.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a38~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.364     ; 5.999      ;
; 93.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a31~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.350     ; 5.978      ;
; 93.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.271      ;
; 93.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.271      ;
; 93.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.271      ;
; 93.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.271      ;
; 93.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.271      ;
; 93.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.271      ;
; 93.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a64~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.384     ; 5.932      ;
; 93.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.259      ;
; 93.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.259      ;
; 93.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.259      ;
; 93.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.259      ;
; 93.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.259      ;
; 93.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 6.259      ;
; 93.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a57~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.364     ; 5.946      ;
; 93.695 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a69~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.383     ; 5.920      ;
; 93.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a74~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.405     ; 5.860      ;
; 93.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a20~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.357     ; 5.901      ;
; 93.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.186      ;
; 93.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.186      ;
; 93.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.186      ;
; 93.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.186      ;
; 93.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.186      ;
; 93.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.186      ;
; 93.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.186      ;
; 93.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.186      ;
; 93.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.186      ;
; 93.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.186      ;
; 93.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 6.186      ;
; 93.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.124      ;
; 93.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.124      ;
; 93.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.124      ;
; 93.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.124      ;
; 93.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 6.124      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.356 ; clkpll|auto_generated|pll1|clk[0]                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 4.621      ; 4.451      ;
; -0.228 ; clkpll|auto_generated|pll1|clk[0]                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                          ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 4.562      ; 4.520      ;
; 0.307  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a70~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.984      ;
; 0.311  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a39~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.015      ;
; 0.315  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a24~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 0.988      ;
; 0.319  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a4~porta_datain_reg0   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.989      ;
; 0.320  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a18~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.997      ;
; 0.322  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a0~porta_datain_reg0   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 0.991      ;
; 0.329  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a2~porta_datain_reg0   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 0.998      ;
; 0.330  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a16~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.995      ;
; 0.348  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a6~porta_datain_reg0   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.016      ;
; 0.350  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a58~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.023      ;
; 0.372  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a4~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.032      ;
; 0.377  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a45~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.043      ;
; 0.377  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a39~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.052      ;
; 0.380  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[2]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[2]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.669      ;
; 0.380  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[1]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[1]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.103      ; 0.669      ;
; 0.381  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.669      ;
; 0.382  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]                                                                                                        ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.382  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]                                                                                                        ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.382  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]                                                                                                        ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.382  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.382  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.382  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRoAAnA                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRoAAnA                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.382  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRvUgbq                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRvUgbq                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.382  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRhWcSo                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRhWcSo                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.382  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVReDgSz                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVReDgSz                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.382  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.10                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.10                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.382  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.11                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.11                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.669      ;
; 0.383  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.669      ;
; 0.383  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRqmAuZ[0]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRqmAuZ[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.669      ;
; 0.385  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.398  ; debouncer:d2|button_sample                                                                                                                                                                                               ; debouncer:d2|button_sample                                                                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; debouncer:d2|button_debounced                                                                                                                                                                                            ; debouncer:d2|button_debounced                                                                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRKZfgB[0]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRKZfgB[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRvjWqR[11]                                                                                                                                           ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRvjWqR[11]                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRlxgFy                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRlxgFy                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVREFumw|SVRVoBcb                                                                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVREFumw|SVRVoBcb                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRilPyS|SVRVoBcb                                                                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRilPyS|SVRVoBcb                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRfAYpj                                                                                                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRfAYpj                                                                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[2]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[2]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[0]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[5]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[5]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[3]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[3]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[1]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[1]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[4]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[4]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRpkotX.00                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRpkotX.00                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[7]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[7]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[6]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[6]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuzTwK[0]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuzTwK[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuzTwK[1]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuzTwK[1]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRkxDaI                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRkxDaI                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRFLoar                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRFLoar                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRnsaYo                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRnsaYo                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBAlYr                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBAlYr                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRxObZG[0]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRxObZG[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRxObZG[1]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRxObZG[1]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRKZfgB[1]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRKZfgB[1]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRxCrFk                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRxCrFk                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRWFSdJ[1]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRWFSdJ[1]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRWFSdJ[0]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRWFSdJ[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[0]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[8]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[8]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[2]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[2]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRKixaj[0]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRKixaj[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.399  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRKixaj[1]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRKixaj[1]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]                                                                                                        ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRgrPOX                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRgrPOX                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRMXLRR|SVRVoBcb                                                                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRMXLRR|SVRVoBcb                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRbjGYb|SVRVoBcb                                                                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRbjGYb|SVRVoBcb                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]                                                                                                        ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]                                                                                                        ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]                                                                                                        ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]                                                                                                        ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[22]                                                                                                                                           ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[22]                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[21]                                                                                                                                           ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[21]                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRiBDIb.SVROoABb                                                                                                                                      ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRiBDIb.SVROoABb                                                                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRfAYpj                                                                                                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRfAYpj                                                                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[20]                                                                                                                                           ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[20]                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[17]                                                                                                                                           ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[17]                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[2]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[2]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[0]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.401  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRgrPOX                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRgrPOX                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.404  ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|fixedclk_div[0]                                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|fixedclk_div[0]                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.674      ;
; 0.404  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRxHeiW                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRxHeiW                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.674      ;
; 0.404  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRMxYWr                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRMxYWr                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.674      ;
; 0.404  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a73~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.066      ;
; 0.405  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                                                                                                                                            ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.674      ;
; 0.406  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a4~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.066      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                    ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.266 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[17]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.939      ;
; 0.271 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[4]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.944      ;
; 0.290 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[3]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 0.955      ;
; 0.298 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                                                                ; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 1.513      ; 2.107      ;
; 0.323 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[30]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.996      ;
; 0.325 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[15]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.998      ;
; 0.329 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[3]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a6~porta_address_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 0.991      ;
; 0.333 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[0]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.006      ;
; 0.334 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[7]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.002      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[0]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.007      ;
; 0.337 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[8]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.008      ;
; 0.337 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[4]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.004      ;
; 0.342 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[10]                                                                                             ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.006      ;
; 0.342 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[2]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.015      ;
; 0.342 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[1]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.014      ;
; 0.342 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram3[0]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.010      ;
; 0.344 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[3]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.017      ;
; 0.344 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[13]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.015      ;
; 0.344 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[16]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.015      ;
; 0.345 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[7]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.009      ;
; 0.345 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram3[3]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.013      ;
; 0.345 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[1]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.013      ;
; 0.346 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[6]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.013      ;
; 0.348 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[0]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.012      ;
; 0.348 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[2]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.016      ;
; 0.349 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[2]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.021      ;
; 0.349 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[1]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.016      ;
; 0.351 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[9]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.015      ;
; 0.352 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[4]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.016      ;
; 0.352 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[24]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.023      ;
; 0.353 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[0]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.021      ;
; 0.353 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[2]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.020      ;
; 0.355 ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|cntr_6tb:wr_ptr|counter_reg_bit[3]                                                                                             ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.020      ;
; 0.355 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[0]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.022      ;
; 0.356 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[0]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a6~porta_address_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.018      ;
; 0.356 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[2]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.029      ;
; 0.356 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[4]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.024      ;
; 0.356 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[5]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.024      ;
; 0.357 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[3]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.028      ;
; 0.357 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[6]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.028      ;
; 0.357 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram3[6]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.025      ;
; 0.357 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[6]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.025      ;
; 0.358 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[24]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.029      ;
; 0.358 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[26]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.029      ;
; 0.358 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram3[1]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.026      ;
; 0.360 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[0]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.025      ;
; 0.360 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[9]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.039      ;
; 0.360 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|wr_pointer_d[4]                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.434      ; 1.016      ;
; 0.361 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[7]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.028      ;
; 0.362 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|wr_pointer_d[5]                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.438      ; 1.022      ;
; 0.363 ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|cntr_6tb:wr_ptr|counter_reg_bit[1]                                                                                             ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.028      ;
; 0.363 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram3[2]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.031      ;
; 0.363 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram3[7]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.031      ;
; 0.364 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_writeidx[0]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.031      ;
; 0.364 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_writeidx[1]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.031      ;
; 0.364 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[3]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.032      ;
; 0.365 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[11]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.036      ;
; 0.368 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[19]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.039      ;
; 0.368 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|wr_pointer_d[1]                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.438      ; 1.028      ;
; 0.369 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[3]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.036      ;
; 0.371 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[29]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.044      ;
; 0.372 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[8]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.036      ;
; 0.373 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[2]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.037      ;
; 0.373 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[7]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.044      ;
; 0.373 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[18]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.044      ;
; 0.375 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[12]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.047      ;
; 0.376 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[25]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.047      ;
; 0.377 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[25]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.048      ;
; 0.378 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[3]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.042      ;
; 0.378 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[5]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.043      ;
; 0.378 ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|cntr_6tb:wr_ptr|counter_reg_bit[5]                                                                                             ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.043      ;
; 0.378 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[5]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.045      ;
; 0.379 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[5]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.050      ;
; 0.380 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_writeidx[2]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.047      ;
; 0.380 ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|cntr_6tb:wr_ptr|counter_reg_bit[9]                                                                                             ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.045      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_close_pending                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_close_pending                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRgbDFk:SVRPtkiW|SVRXruRB                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRgbDFk:SVRPtkiW|SVRXruRB                                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; current_state.WRITE_ENABLE_FROM_FULL                                                                                                                                                          ; current_state.WRITE_ENABLE_FROM_FULL                                                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; current_state.WRITE_ADDRESS_2                                                                                                                                                                 ; current_state.WRITE_ADDRESS_2                                                                                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                                                                                                         ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                                                                                                                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; current_state.WAIT_FOR_FS                                                                                                                                                                     ; current_state.WAIT_FOR_FS                                                                                                                                                                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; current_state.READ_ENABLE                                                                                                                                                                     ; current_state.READ_ENABLE                                                                                                                                                                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; current_state.WRITE_ENABLE_FROM_FE                                                                                                                                                            ; current_state.WRITE_ENABLE_FROM_FE                                                                                                                                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.383 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[6]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.047      ;
; 0.383 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[14]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.054      ;
; 0.383 ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|cntr_6tb:wr_ptr|counter_reg_bit[0]                                                                                             ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.048      ;
; 0.385 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[1]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a6~porta_address_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.047      ;
; 0.386 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[1]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.050      ;
; 0.386 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[2]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.050      ;
; 0.387 ; write_flag[1]                                                                                                                                                                                 ; write_flag[1]                                                                                                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.674      ;
; 0.387 ; write_flag[0]                                                                                                                                                                                 ; write_flag[0]                                                                                                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.674      ;
; 0.387 ; current_state.WAIT                                                                                                                                                                            ; current_state.WAIT                                                                                                                                                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.674      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.674      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.674      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.689      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.688      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.692      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.693      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.691      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.691      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.691      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.694      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.694      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.695      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.694      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.694      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.694      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.695      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.696      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.698      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.698      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.699      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.699      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.699      ;
; 0.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.698      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.699      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.699      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.699      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.700      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.700      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.699      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.700      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.700      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.701      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.701      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.701      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.700      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.700      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.699      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.701      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.701      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.700      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.700      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.700      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.699      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.700      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.700      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.702      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                 ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                    ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                     ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                        ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                            ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                         ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                 ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                                 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                   ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                      ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                          ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.404 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.421 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[2]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.691      ;
; 0.421 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[10]        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.691      ;
; 0.422 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[7]         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[10]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[11]        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.692      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[15]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[16]        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[28]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]        ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]      ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[27]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.692      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.693      ;
; 0.425 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]        ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]        ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.694      ;
; 0.426 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR               ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.695      ;
; 0.426 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.695      ;
; 0.426 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.695      ;
; 0.430 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                          ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.699      ;
; 0.431 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]     ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.700      ;
; 0.432 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]      ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.701      ;
; 0.444 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]      ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.713      ;
; 0.445 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]      ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.714      ;
; 0.445 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]     ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.714      ;
; 0.445 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]     ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.714      ;
; 0.445 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.714      ;
; 0.446 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]      ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.715      ;
; 0.446 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[12]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]     ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.715      ;
; 0.448 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                     ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.717      ;
; 0.452 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[3]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.722      ;
; 0.453 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.723      ;
; 0.453 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[2]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.723      ;
; 0.455 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.725      ;
; 0.466 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                             ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.735      ;
; 0.468 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                          ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.737      ;
; 0.474 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.743      ;
; 0.475 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.744      ;
; 0.551 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]                                                                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.821      ;
; 0.551 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]                                                                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.821      ;
; 0.552 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                                                                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.822      ;
; 0.552 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.821      ;
; 0.553 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                                                                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]                         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.823      ;
; 0.554 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.823      ;
; 0.554 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.823      ;
; 0.555 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.824      ;
; 0.557 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.826      ;
; 0.560 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]                          ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.829      ;
; 0.570 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[8]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.082      ; 0.838      ;
; 0.572 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[0]         ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.841      ;
; 0.582 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11] ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.852      ;
; 0.582 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12] ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.852      ;
; 0.585 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.854      ;
; 0.590 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[1]         ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.859      ;
; 0.591 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.860      ;
; 0.592 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[6]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.082      ; 0.860      ;
; 0.595 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.082      ; 0.863      ;
; 0.601 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]      ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.870      ;
; 0.602 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.872      ;
; 0.605 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD                     ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.875      ;
; 0.605 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.875      ;
; 0.605 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.875      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 4.919 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.260     ; 1.659      ;
; 5.132 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.259     ; 1.873      ;
; 5.163 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.260     ; 1.903      ;
; 5.211 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.259     ; 1.952      ;
; 5.245 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.259     ; 1.986      ;
; 5.264 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.259     ; 2.005      ;
; 5.371 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.552     ; 0.819      ;
; 5.371 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.552     ; 0.819      ;
; 5.642 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.552     ; 1.090      ;
; 5.642 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.552     ; 1.090      ;
; 6.657 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.552     ; 2.105      ;
; 6.799 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.799      ;
; 6.799 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.799      ;
; 6.799 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.799      ;
; 7.884 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.262     ; 4.622      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                             ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRFuCMU                                          ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.119     ; 5.471      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 5.467      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[10]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 5.467      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 5.467      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 5.467      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[14]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 5.467      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[15]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.119     ; 5.471      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[15]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.119     ; 5.471      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[13]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.119     ; 5.471      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[13]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.119     ; 5.471      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[12]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.119     ; 5.471      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[12]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.119     ; 5.471      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[10]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.119     ; 5.471      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[10]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.119     ; 5.471      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.119     ; 5.471      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.119     ; 5.471      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[5]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.119     ; 5.471      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[5]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.119     ; 5.471      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.119     ; 5.471      ;
; 2.408 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.119     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVROfJzz[0]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVROfJzz[1]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVROfJzz[2]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[18]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuSGkG[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[7]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[27]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[0]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[1]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[2]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[3]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[4]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 5.466      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.124     ; 5.465      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[11]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 5.466      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[7]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 5.466      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[15]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 5.466      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[12]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.124     ; 5.465      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[5]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.124     ; 5.465      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.124     ; 5.465      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[13]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.124     ; 5.465      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[9]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 5.466      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[8]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.123     ; 5.466      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRqYvKE[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[5]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.138     ; 5.451      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 5.453      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.138     ; 5.451      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.138     ; 5.451      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.138     ; 5.451      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 5.453      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.138     ; 5.451      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[7]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 5.453      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[8]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 5.453      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[13]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.138     ; 5.451      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.138     ; 5.451      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.138     ; 5.451      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[11]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 5.453      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[15]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 5.453      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[10]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 5.453      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[9]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 5.453      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[1][6]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.160     ; 5.429      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[1][14]                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.160     ; 5.429      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[23]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[23]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[22]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[22]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[21]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[21]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[20]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[19]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[19]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[18]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[11]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[9]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[8]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[17]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[17]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[16]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.118     ; 5.471      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[16]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.127     ; 5.462      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1100 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.150     ; 5.439      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1100 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.150     ; 5.439      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1101 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.150     ; 5.439      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1101 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.150     ; 5.439      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1111 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.150     ; 5.439      ;
; 2.409 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1111 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.150     ; 5.439      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                     ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.785 ; debouncer:d2|button_debounced                                               ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[0]                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.937     ; 2.136      ;
; 3.785 ; debouncer:d2|button_debounced                                               ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.937     ; 2.136      ;
; 5.070 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[7]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.801      ;
; 5.070 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[6]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.801      ;
; 5.070 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[5]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.801      ;
; 5.070 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[4]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.801      ;
; 5.070 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[3]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.801      ;
; 5.070 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[1]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.801      ;
; 5.070 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[28]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.801      ;
; 5.070 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[23]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.801      ;
; 5.070 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[21]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.801      ;
; 5.070 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[20]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.801      ;
; 5.070 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[19]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.801      ;
; 5.070 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[16]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.801      ;
; 5.336 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[22]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.581      ;
; 5.336 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[17]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.581      ;
; 5.420 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[8]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.497      ;
; 5.420 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[2]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.497      ;
; 5.420 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[31]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.497      ;
; 5.420 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[30]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.497      ;
; 5.420 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[29]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.497      ;
; 5.420 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[18]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.497      ;
; 5.420 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[15]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.497      ;
; 5.420 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[14]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.497      ;
; 5.420 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[13]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.497      ;
; 5.420 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[12]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.497      ;
; 5.420 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[11]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.497      ;
; 5.420 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[10]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.497      ;
; 5.420 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[9]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 2.497      ;
; 5.616 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.255      ;
; 5.616 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[27]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.255      ;
; 5.616 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[26]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.255      ;
; 5.616 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[25]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.255      ;
; 5.616 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[24]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 2.255      ;
; 5.798 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 2.109      ;
; 5.798 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 2.109      ;
; 5.798 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 2.109      ;
; 5.798 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 2.109      ;
; 5.798 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 2.109      ;
; 5.798 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 2.109      ;
; 5.798 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.091     ; 2.109      ;
; 5.829 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.087      ;
; 5.829 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.087      ;
; 5.829 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.087      ;
; 5.829 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.087      ;
; 5.829 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.087      ;
; 5.857 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.059      ;
; 5.857 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.059      ;
; 5.857 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.059      ;
; 5.857 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.059      ;
; 5.857 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.059      ;
; 5.857 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.059      ;
; 5.857 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.059      ;
; 5.857 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.059      ;
; 5.857 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.059      ;
; 5.857 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.059      ;
; 5.857 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.059      ;
; 5.857 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.059      ;
; 5.857 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.059      ;
; 5.857 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 2.059      ;
; 5.955 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[4]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 1.965      ;
; 5.955 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[3]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 1.965      ;
; 5.955 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[2]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 1.965      ;
; 5.955 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[1]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 1.965      ;
; 5.955 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[0]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 1.965      ;
; 5.955 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|hotrst_exit_r                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 1.965      ;
; 5.955 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dlup_exit_r                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 1.965      ;
; 5.955 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|l2_exit_r                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 1.965      ;
; 5.955 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|exits_r                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 1.965      ;
; 6.030 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzeqir                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 1.885      ;
; 6.097 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.817      ;
; 6.097 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.817      ;
; 6.097 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.817      ;
; 6.097 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.817      ;
; 6.097 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.817      ;
; 6.097 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_stable         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.817      ;
; 6.097 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.817      ;
; 6.097 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.817      ;
; 6.097 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.817      ;
; 6.097 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.817      ;
; 6.097 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.817      ;
; 6.097 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.817      ;
; 6.097 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.817      ;
; 6.116 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.798      ;
; 6.116 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.798      ;
; 6.116 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.798      ;
; 6.116 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.798      ;
; 6.116 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.798      ;
; 6.116 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.798      ;
; 6.116 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.798      ;
; 6.118 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.796      ;
; 6.118 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.796      ;
; 6.118 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.796      ;
; 6.118 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.796      ;
; 6.118 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 1.796      ;
; 6.303 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 1.612      ;
; 6.303 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 1.612      ;
; 6.458 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[1]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 1.457      ;
; 6.458 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[2]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 1.457      ;
; 6.458 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[3]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 1.457      ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.123 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.053     ; 1.822      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.897      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.897      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.897      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.897      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.897      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.897      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.897      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.897      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.897      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.897      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.897      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.897      ;
; 94.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.296      ; 5.335      ;
; 94.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 4.892      ;
; 94.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.893      ;
; 94.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.147     ; 4.892      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 4.888      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 4.887      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 4.888      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 4.888      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 4.888      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 4.888      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 4.888      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 4.888      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.151     ; 4.887      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.150     ; 4.888      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.892      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.892      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.892      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 4.889      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 4.889      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 4.889      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 4.889      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 4.889      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 4.889      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 4.889      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 4.889      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 4.889      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 4.889      ;
; 94.960 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.149     ; 4.889      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.911      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.911      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.911      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.911      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.911      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.911      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.911      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.911      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.911      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.911      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.911      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.911      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.911      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.911      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.911      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.894      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.894      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.894      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.894      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.894      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.894      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 4.894      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.899      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.899      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.899      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.899      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.899      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.899      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.899      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.899      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.899      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.899      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.899      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.899      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.899      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.899      ;
; 94.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.899      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.907      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.907      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.907      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.907      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.907      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.907      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.907      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.907      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.907      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.907      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.907      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.907      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.907      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.907      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.907      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 4.894      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 4.894      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 4.894      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 4.894      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 4.894      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.142     ; 4.894      ;
; 94.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.153     ; 4.883      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 1.010 ; debouncer:d2|button_debounced             ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[0]                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.281      ;
; 1.010 ; debouncer:d2|button_debounced             ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.281      ;
; 4.308 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[3]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 5.076      ;
; 4.308 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[19]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 5.076      ;
; 4.308 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[35]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 5.076      ;
; 4.308 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[51]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 5.076      ;
; 4.308 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[67]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 5.076      ;
; 4.325 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[10]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.560      ; 5.071      ;
; 4.325 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[26]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.560      ; 5.071      ;
; 4.325 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[11]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.560      ; 5.071      ;
; 4.336 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[2]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 5.089      ;
; 4.336 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.567      ; 5.089      ;
; 4.336 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[55]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.552      ; 5.074      ;
; 4.346 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRghRLy             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.560      ; 5.092      ;
; 4.346 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.560      ; 5.092      ;
; 4.348 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 5.079      ;
; 4.348 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[9]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 5.079      ;
; 4.351 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][14]                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 5.074      ;
; 4.355 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[7]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 5.075      ;
; 4.355 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[23]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 5.075      ;
; 4.355 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[71]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 5.075      ;
; 4.355 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[39]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.534      ; 5.075      ;
; 4.356 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.525      ; 5.067      ;
; 4.356 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[17]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.525      ; 5.067      ;
; 4.356 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[49]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.525      ; 5.067      ;
; 4.356 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[33]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.525      ; 5.067      ;
; 4.357 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVReDgSz                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 5.066      ;
; 4.357 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.01                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 5.066      ;
; 4.357 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.10                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 5.066      ;
; 4.357 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.11                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 5.066      ;
; 4.357 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.00                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 5.066      ;
; 4.357 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRYrDeq                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.523      ; 5.066      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][2]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 5.071      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][10]                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 5.071      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[5]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.526      ; 5.070      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[12]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.520      ; 5.064      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.526      ; 5.070      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[4]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.526      ; 5.070      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][3]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.527      ; 5.071      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.525      ; 5.069      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[4]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.524      ; 5.068      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 5.073      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 5.073      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[0]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 5.039      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[1]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 5.039      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[2]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 5.039      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[3]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 5.039      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[4]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 5.039      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[5]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 5.039      ;
; 4.358 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[0]                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 5.035      ;
; 4.359 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRLxvHB[1]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 5.041      ;
; 4.359 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[20]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 5.042      ;
; 4.359 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[3]                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 5.042      ;
; 4.359 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[7]                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 5.042      ;
; 4.359 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[0]                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 5.042      ;
; 4.359 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[5]                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 5.042      ;
; 4.359 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 5.036      ;
; 4.360 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRBFgxj                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.543      ; 5.089      ;
; 4.363 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[30]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 5.064      ;
; 4.363 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[14]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 5.064      ;
; 4.363 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[7]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 5.068      ;
; 4.363 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[27]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 5.064      ;
; 4.363 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[6]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 5.068      ;
; 4.363 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[46]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 5.064      ;
; 4.364 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 5.085      ;
; 4.364 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 5.085      ;
; 4.364 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 5.085      ;
; 4.365 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 5.097      ;
; 4.365 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 5.097      ;
; 4.365 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 5.097      ;
; 4.365 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 5.097      ;
; 4.365 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 5.097      ;
; 4.365 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 5.097      ;
; 4.365 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 5.097      ;
; 4.366 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRgUyap[7]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.537      ; 5.089      ;
; 4.366 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 5.081      ;
; 4.366 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.529      ; 5.081      ;
; 4.367 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRkYjoK[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 5.092      ;
; 4.367 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRkYjoK[0]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 5.092      ;
; 4.368 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[2][5]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.525      ; 5.079      ;
; 4.368 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][5]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 5.073      ;
; 4.368 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][13]                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 5.073      ;
; 4.368 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][1]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 5.073      ;
; 4.368 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[1][3]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.522      ; 5.076      ;
; 4.373 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 5.056      ;
; 4.373 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 5.056      ;
; 4.373 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 5.056      ;
; 4.377 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRoAAnA                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.521      ; 5.084      ;
; 4.377 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRvUgbq                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.521      ; 5.084      ;
; 4.377 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRhirjM                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.520      ; 5.083      ;
; 4.377 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRhWcSo                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.521      ; 5.084      ;
; 4.377 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRqmAuZ[0]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 5.078      ;
; 4.377 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[9]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 5.077      ;
; 4.377 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.514      ; 5.077      ;
; 4.377 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[0]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 5.082      ;
; 4.377 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[9]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 5.082      ;
; 4.378 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[14]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.522      ; 5.086      ;
; 4.378 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[13]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.521      ; 5.085      ;
; 4.378 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[12]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.521      ; 5.085      ;
; 4.379 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[7]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 5.084      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.011 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.281      ;
; 1.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.467      ;
; 1.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.467      ;
; 1.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.467      ;
; 1.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.467      ;
; 1.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.467      ;
; 1.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.467      ;
; 1.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.467      ;
; 1.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.467      ;
; 1.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.467      ;
; 1.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.467      ;
; 1.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.467      ;
; 1.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.467      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.722      ;
; 1.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.758      ;
; 1.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.758      ;
; 1.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.758      ;
; 1.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.758      ;
; 1.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.758      ;
; 1.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.758      ;
; 1.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.758      ;
; 1.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.758      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.793      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.793      ;
; 1.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.793      ;
; 1.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.048      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.632      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.632      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.632      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.632      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.632      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.632      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.632      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.637      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.637      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.637      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.637      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.637      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.637      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.637      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.637      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.637      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.637      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.637      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.637      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.637      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.637      ;
; 4.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 4.637      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.650      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.650      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.650      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.650      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.650      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.650      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.650      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.650      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.650      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.650      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.650      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.650      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.650      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.650      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.650      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.633      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.633      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.633      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.633      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.633      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 4.633      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.622      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.622      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.622      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.622      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.622      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.622      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.622      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.622      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.622      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.622      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.622      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.622      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.641      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.641      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.641      ;
; 4.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.641      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                     ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.036 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[1]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.305      ;
; 1.036 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[2]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.305      ;
; 1.036 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[3]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.305      ;
; 1.036 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[4]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.305      ;
; 1.036 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[5]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.305      ;
; 1.036 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[6]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.305      ;
; 1.036 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[7]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.305      ;
; 1.036 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[8]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.305      ;
; 1.036 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[9]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.305      ;
; 1.036 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[10]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.305      ;
; 1.036 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[0]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.305      ;
; 1.204 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.473      ;
; 1.204 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.473      ;
; 1.406 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.676      ;
; 1.406 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.676      ;
; 1.406 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.676      ;
; 1.406 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.676      ;
; 1.406 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.676      ;
; 1.408 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.678      ;
; 1.408 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.678      ;
; 1.408 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.678      ;
; 1.408 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.678      ;
; 1.408 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.678      ;
; 1.408 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.678      ;
; 1.408 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.678      ;
; 1.427 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.697      ;
; 1.427 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.697      ;
; 1.427 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.697      ;
; 1.427 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.697      ;
; 1.427 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.697      ;
; 1.427 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_stable         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.697      ;
; 1.427 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.697      ;
; 1.427 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.697      ;
; 1.427 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.697      ;
; 1.427 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.697      ;
; 1.427 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.697      ;
; 1.427 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.697      ;
; 1.427 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.697      ;
; 1.474 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzeqir                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 1.745      ;
; 1.539 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[4]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.814      ;
; 1.539 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[3]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.814      ;
; 1.539 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[2]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.814      ;
; 1.539 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[1]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.814      ;
; 1.539 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[0]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.814      ;
; 1.539 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|hotrst_exit_r                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.814      ;
; 1.539 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dlup_exit_r                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.814      ;
; 1.539 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|l2_exit_r                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.814      ;
; 1.539 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|exits_r                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.814      ;
; 1.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.928      ;
; 1.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.928      ;
; 1.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.928      ;
; 1.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.928      ;
; 1.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.928      ;
; 1.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.928      ;
; 1.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.928      ;
; 1.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.928      ;
; 1.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.928      ;
; 1.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.928      ;
; 1.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.928      ;
; 1.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.928      ;
; 1.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.928      ;
; 1.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.928      ;
; 1.690 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.962      ;
; 1.690 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.962      ;
; 1.690 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.962      ;
; 1.690 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.962      ;
; 1.690 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.086      ; 1.962      ;
; 1.708 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.077      ; 1.971      ;
; 1.708 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.077      ; 1.971      ;
; 1.708 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.077      ; 1.971      ;
; 1.708 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.077      ; 1.971      ;
; 1.708 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.077      ; 1.971      ;
; 1.708 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.077      ; 1.971      ;
; 1.708 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.077      ; 1.971      ;
; 1.818 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.098      ;
; 1.818 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[27]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.098      ;
; 1.818 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[26]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.098      ;
; 1.818 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[25]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.098      ;
; 1.818 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[24]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.098      ;
; 2.082 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[8]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.355      ;
; 2.082 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[2]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.355      ;
; 2.082 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[31]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.355      ;
; 2.082 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[30]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.355      ;
; 2.082 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[29]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.355      ;
; 2.082 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[18]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.355      ;
; 2.082 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[15]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.355      ;
; 2.082 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[14]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.355      ;
; 2.082 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[13]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.355      ;
; 2.082 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[12]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.355      ;
; 2.082 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[11]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.355      ;
; 2.082 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[10]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.355      ;
; 2.082 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[9]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.355      ;
; 2.141 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[22]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.414      ;
; 2.141 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[17]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 2.414      ;
; 2.364 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[7]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.644      ;
; 2.364 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[6]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.644      ;
; 2.364 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[5]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.644      ;
; 2.364 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[4]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.644      ;
; 2.364 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[3]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.644      ;
; 2.364 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[1]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.644      ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                                                                  ;
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ;
; 0.993 ; 9.993        ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                                                                  ;
; 0.993 ; 9.993        ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ;
; 1.004 ; 10.004       ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                                                                  ;
; 1.004 ; 10.004       ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                      ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]                                                      ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[1] ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[2] ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[3] ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]                                               ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]                                                ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]                                                ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                                ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]                                               ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]                                               ;
; 9.742 ; 9.962        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26]                                               ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]                                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[1]                                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[2]                                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[3]                                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[0]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[1]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[2]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[3]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[4]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[5]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[6]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                                                                        ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                                                                           ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                                                                  ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[17]                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[18]                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]                                                      ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]                                                ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]                                               ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]                                               ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]                                               ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]                                               ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]                                               ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ;
; 9.743 ; 9.963        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]                                               ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[0]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[1]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[2]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[3]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[4]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[5]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[6]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[7]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[8]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[9]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                                                                       ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                                                                       ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]                                                                       ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]                                                                       ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]                                                                       ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                                                                       ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[2]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[3]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[6]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[8]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                                                                        ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]                                                                     ;
; 9.745 ; 9.965        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]                                                                     ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                         ; Clock Edge ; Target                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'                                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                      ; Clock Edge ; Target                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                             ; Clock Edge ; Target                                                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[2]                         ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[30]                        ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[34]                        ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[48]                        ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[50]                        ;
; 3.583 ; 3.803        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[52]                        ;
; 3.584 ; 3.804        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~50                     ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[11]                        ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[13]                        ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[43]                        ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[45]                        ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[23]                        ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[24]                        ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[25]                        ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[57]                        ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[59]                        ;
; 3.591 ; 3.811        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rd_start_address_DW[2]                  ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|GPIO_LED[0]                                               ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|counter[12]                                               ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|counter[13]                                               ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|counter[14]                                               ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|counter[21]                                               ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|counter[22]                                               ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|counter[23]                                               ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|counter[7]                                                ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~10                        ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~12                        ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~13                        ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~14                        ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~15                        ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~17                        ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~18                        ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~19                        ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[17]                        ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[39]                        ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[49]                        ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[61]                        ;
; 3.592 ; 3.812        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[7]                         ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|GPIO_LED[3]                                               ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|counter[0]                                                ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|counter[16]                                               ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|counter[18]                                               ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|counter[19]                                               ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|counter[24]                                               ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|counter[25]                                               ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[0]                                           ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[10]                                          ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[11]                                          ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[12]                                          ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[13]                                          ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[14]                                          ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[15]                                          ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[16]                                          ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[17]                                          ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[18]                                          ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[19]                                          ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[1]                                           ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[2]                                           ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[3]                                           ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[4]                                           ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[5]                                           ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[6]                                           ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[7]                                           ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[8]                                           ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|rd_unbal_cnt[9]                                           ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header1[29] ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header1[2]  ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header1[9]  ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header2[16] ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header2[18] ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header2[29] ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header2[2]  ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header2[30] ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header2[9]  ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header3[16] ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header3[18] ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header3[29] ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header3[2]  ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header3[30] ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header3[9]  ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[0]                           ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[1]                           ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[2]                           ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rd_ready                                ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rd_ready_pre                            ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_accepted                        ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|req_valid                               ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~0                      ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~102                    ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~103                    ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~104                    ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~105                    ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~107                    ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~109                    ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~115                    ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~2                      ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~30                     ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~32                     ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~34                     ;
; 3.593 ; 3.813        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~35                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                  ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 3.640 ; 3.860        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][15]                                                       ;
; 3.640 ; 3.860        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][7]                                                        ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][6]                                                        ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|button_debounced                                                                                                           ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|button_sample                                                                                                              ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[10]                                                                                                                  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[11]                                                                                                                  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[12]                                                                                                                  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[13]                                                                                                                  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[14]                                                                                                                  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[15]                                                                                                                  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[16]                                                                                                                  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[17]                                                                                                                  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[18]                                                                                                                  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[19]                                                                                                                  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                      ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26] ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26] ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26] ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26] ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][11]                                                       ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][14]                                                       ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[0]                                                                                               ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                                                                               ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                      ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                      ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20] ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23] ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20] ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23] ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20] ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23] ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20] ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23] ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][0]                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][6]                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][8]                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[1][0]                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[1][8]                                                        ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[41]                                                          ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[10]                                                          ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[11]                                                          ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[2]                                                           ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[3]                                                           ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[7]                                                           ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[11]                                                          ;
; 3.644 ; 3.864        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][9]                                                        ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                       ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]  ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]  ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]  ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]  ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[1][14]                                                       ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[1][6]                                                        ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[18]                                                          ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                                                          ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[44]                                                          ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                                                          ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                                                          ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1]                                                           ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]                                                           ;
; 3.645 ; 3.865        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3]                                                           ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                       ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                      ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]  ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31] ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]  ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31] ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]  ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31] ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]  ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31] ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                                                           ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                                                           ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[2]                                                           ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[3]                                                           ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[3][10]                                                       ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[3][2]                                                        ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[0]                                                           ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[16]                                                          ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[22]                                                          ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[38]                                                          ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[48]                                                          ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[54]                                                          ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[60]                                                          ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[6]                                                           ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[70]                                                          ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[8]                                                           ;
; 3.646 ; 3.866        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRxgbpl                                                              ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[0]                                                           ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[16]                                                          ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[17]                                                          ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[18]                                                          ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[19]                                                          ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[1]                                                           ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[20]                                                          ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[21]                                                          ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[22]                                                          ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[23]                                                          ;
; 3.647 ; 3.867        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[27]                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                          ; Clock Edge ; Target                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3.977 ; 3.977        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.020 ; 4.020        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_refclk'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; 4.826 ; 4.826        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 4.890 ; 4.890        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.900 ; 4.900        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.900 ; 4.900        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.900 ; 4.900        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.900 ; 4.900        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.900 ; 4.900        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.095 ; 5.095        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.095 ; 5.095        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.095 ; 5.095        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.095 ; 5.095        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.095 ; 5.095        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.106 ; 5.106        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.167 ; 5.167        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; pcie_refclk ; Rise       ; pcie_refclk                                                                                                   ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.701 ; 49.936       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a50~portb_address_reg0 ;
; 49.702 ; 49.937       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.703 ; 49.938       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.703 ; 49.938       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a41~portb_address_reg0 ;
; 49.703 ; 49.938       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a43~portb_address_reg0 ;
; 49.704 ; 49.939       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a2~portb_address_reg0  ;
; 49.704 ; 49.939       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a44~portb_address_reg0 ;
; 49.704 ; 49.939       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.704 ; 49.939       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a7~portb_address_reg0  ;
; 49.705 ; 49.940       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a19~portb_address_reg0 ;
; 49.705 ; 49.940       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a45~portb_address_reg0 ;
; 49.705 ; 49.940       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a51~portb_address_reg0 ;
; 49.705 ; 49.940       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a66~portb_address_reg0 ;
; 49.705 ; 49.940       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a73~portb_address_reg0 ;
; 49.705 ; 49.940       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a75~portb_address_reg0 ;
; 49.705 ; 49.940       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a11~portb_address_reg0 ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a1~portb_address_reg0  ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a26~portb_address_reg0 ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a32~portb_address_reg0 ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a36~portb_address_reg0 ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a61~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a15~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a17~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a23~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a25~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a29~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a30~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a31~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a39~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a48~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a57~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a64~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a68~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a69~portb_address_reg0 ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a71~portb_address_reg0 ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a24~portb_address_reg0 ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a27~portb_address_reg0 ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a33~portb_address_reg0 ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a35~portb_address_reg0 ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a46~portb_address_reg0 ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a47~portb_address_reg0 ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a49~portb_address_reg0 ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a52~portb_address_reg0 ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a54~portb_address_reg0 ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a5~portb_address_reg0  ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a63~portb_address_reg0 ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a65~portb_address_reg0 ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a67~portb_address_reg0 ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a77~portb_address_reg0 ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a38~portb_address_reg0 ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a42~portb_address_reg0 ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a60~portb_address_reg0 ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a72~portb_address_reg0 ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a74~portb_address_reg0 ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a9~portb_address_reg0  ;
; 49.710 ; 49.945       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a14~portb_address_reg0 ;
; 49.710 ; 49.945       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.710 ; 49.945       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a40~portb_address_reg0 ;
; 49.710 ; 49.945       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a56~portb_address_reg0 ;
; 49.711 ; 49.946       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a13~portb_address_reg0 ;
; 49.713 ; 49.948       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.713 ; 49.948       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a58~portb_address_reg0 ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a53~portb_address_reg0 ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a55~portb_address_reg0 ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a59~portb_address_reg0 ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a62~portb_address_reg0 ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a76~portb_address_reg0 ;
; 49.715 ; 49.950       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a70~portb_address_reg0 ;
; 49.716 ; 49.951       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a22~portb_address_reg0 ;
; 49.716 ; 49.951       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a34~portb_address_reg0 ;
; 49.719 ; 49.954       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.720 ; 49.955       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a37~portb_address_reg0 ;
; 49.765 ; 49.985       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                           ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                       ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                            ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                            ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                            ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                            ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                          ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                          ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                          ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                          ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                               ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                               ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                               ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                 ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                 ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                 ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                 ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                 ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                 ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                 ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                 ;
; 49.769 ; 49.989       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.244  ; 2.344  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 4.813  ; 4.861  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; -0.107 ; 0.251  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 0.347  ; 0.728  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 0.297  ; 0.678  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; -0.254 ; 0.178  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; -0.163 ; 0.313  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; -0.047 ; 0.432  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 0.731  ; 1.098  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; -0.343 ; 0.074  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; -0.575 ; -0.144 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.198  ; 0.689  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.198  ; 0.689  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; pcie_perstn         ; pcie_refclk         ; 3.243  ; 3.852  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; 1.812  ; 2.198  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; 1.812  ; 2.198  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; 1.238  ; 1.698  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; 1.211  ; 1.649  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; 1.035  ; 1.506  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; 1.254  ; 1.698  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; 1.357  ; 1.862  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; 1.254  ; 1.708  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; 1.438  ; 1.942  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.263  ; 1.162  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.238  ; 0.149  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 1.227  ; 0.907  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 0.898  ; 0.573  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 1.511  ; 1.232  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; 1.327  ; 0.903  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; 1.087  ; 0.658  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; 1.200  ; 0.791  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 1.064  ; 0.666  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; 1.206  ; 0.787  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 1.397  ; 0.985  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.677  ; 0.208  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.677  ; 0.208  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; pcie_perstn         ; pcie_refclk         ; -2.555 ; -3.146 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; -0.340 ; -0.748 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; -0.340 ; -0.748 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; -0.461 ; -0.907 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; -0.582 ; -1.016 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; -0.412 ; -0.879 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; -0.622 ; -1.063 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; -0.722 ; -1.221 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; -0.624 ; -1.073 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; -0.800 ; -1.298 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 14.268 ; 15.006 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 5.654  ; 5.539  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 5.565  ; 5.530  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 8.196  ; 8.223  ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; clk_50              ; 15.595 ; 15.476 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[0]                                                                                                                                                                       ; clk_50              ; 14.567 ; 14.619 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[1]                                                                                                                                                                       ; clk_50              ; 15.595 ; 15.476 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[2]                                                                                                                                                                       ; clk_50              ; 15.240 ; 15.196 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[3]                                                                                                                                                                       ; clk_50              ; 15.301 ; 15.193 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 20.341 ; 20.174 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 19.396 ; 19.335 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 20.341 ; 20.174 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 19.813 ; 19.785 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 19.662 ; 19.561 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 12.461 ; 12.441 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 9.441  ; 9.423  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 10.434 ; 10.474 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 11.134 ; 11.240 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 12.461 ; 12.441 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 7.100  ; 7.035  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 5.619  ; 5.625  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 5.901  ; 5.906  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 5.619  ; 5.625  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 5.901  ; 5.906  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 12.289 ; 13.027 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 5.244  ; 5.132  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 4.958  ; 4.919  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 7.884  ; 7.910  ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; clk_50              ; 13.852 ; 13.891 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[0]                                                                                                                                                                       ; clk_50              ; 13.852 ; 13.891 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[1]                                                                                                                                                                       ; clk_50              ; 14.856 ; 14.741 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[2]                                                                                                                                                                       ; clk_50              ; 14.456 ; 14.406 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[3]                                                                                                                                                                       ; clk_50              ; 14.573 ; 14.469 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 10.599 ; 10.634 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 10.599 ; 10.634 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 11.719 ; 11.685 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 10.986 ; 10.946 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 11.478 ; 11.451 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 9.079  ; 9.064  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 9.079  ; 9.064  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 10.033 ; 10.073 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 10.706 ; 10.809 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 11.978 ; 11.960 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 6.706  ; 6.657  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 5.371  ; 5.377  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 5.642  ; 5.647  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 5.371  ; 5.377  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 5.642  ; 5.647  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 7.067 ;    ;    ; 7.668 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 7.067 ;    ;    ; 7.668 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 7.067 ;    ;    ; 7.668 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                            ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 6.799 ;    ;    ; 7.384 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 6.799 ;    ;    ; 7.384 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 6.799 ;    ;    ; 7.384 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                 ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
; 68.81 MHz  ; 68.81 MHz       ; altera_reserved_tck                                                                               ;                                                ;
; 138.73 MHz ; 138.73 MHz      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;                                                ;
; 142.9 MHz  ; 142.9 MHz       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;                                                ;
; 146.82 MHz ; 50.0 MHz        ; clk_50                                                                                            ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.792  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 1.002  ; 0.000         ;
; n/a                                                                                               ; 12.437 ; 0.000         ;
; clk_50                                                                                            ; 13.189 ; 0.000         ;
; altera_reserved_tck                                                                               ; 42.734 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                          ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clkpll|auto_generated|pll1|clk[0]                                                                 ; -0.319 ; -0.522        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.241  ; 0.000         ;
; altera_reserved_tck                                                                               ; 0.350  ; 0.000         ;
; clk_50                                                                                            ; 0.351  ; 0.000         ;
; n/a                                                                                               ; 4.455  ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 2.877  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4.254  ; 0.000         ;
; altera_reserved_tck                                                                               ; 48.301 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                                               ; 0.912 ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 0.912 ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.944 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                           ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                            ; 0.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout     ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout        ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.531  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 3.634  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; 3.971  ; 0.000         ;
; pcie_refclk                                                                                       ; 4.824  ; 0.000         ;
; altera_reserved_tck                                                                               ; 49.705 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.792 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0 ; current_state.WRITE_CONFIG                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.327     ; 6.880      ;
; 0.905 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0 ; current_state.READ_CONFIG                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.327     ; 6.767      ;
; 1.052 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0 ; current_state.WRITE_CONFIG                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.328     ; 6.619      ;
; 1.160 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0 ; current_state.WRITE_CONFIG_ALL                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.043      ; 6.882      ;
; 1.165 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0 ; current_state.READ_CONFIG                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.328     ; 6.506      ;
; 1.295 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                                                    ; current_state.WRITE_CONFIG                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.652     ; 4.912      ;
; 1.408 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                                                    ; current_state.READ_CONFIG                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.652     ; 4.799      ;
; 1.420 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0 ; current_state.WRITE_CONFIG_ALL                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.042      ; 6.621      ;
; 1.427 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0 ; current_state.READ_ENABLE                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.039      ; 6.611      ;
; 1.456 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0 ; current_state.WAIT_FOR_FS                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.039      ; 6.582      ;
; 1.457 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0 ; current_state.DATA_TRANSFER                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.039      ; 6.581      ;
; 1.470 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~50           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.427      ;
; 1.470 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~52           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.427      ;
; 1.470 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~48           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.427      ;
; 1.470 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~46           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.427      ;
; 1.479 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~50           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.418      ;
; 1.479 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~52           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.418      ;
; 1.479 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~48           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.418      ;
; 1.479 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~46           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.418      ;
; 1.531 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[1]                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 6.353      ;
; 1.541 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[4]                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 6.359      ;
; 1.550 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[3]                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 6.334      ;
; 1.567 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0 ; current_state.WRITE_ADDRESS_2                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.051      ; 6.483      ;
; 1.574 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 6.723      ;
; 1.575 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 6.722      ;
; 1.575 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 6.722      ;
; 1.575 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 6.722      ;
; 1.576 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 6.721      ;
; 1.576 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 6.721      ;
; 1.580 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 6.717      ;
; 1.589 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0 ; current_state.WRITE_ENABLE                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.039      ; 6.449      ;
; 1.590 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0 ; current_state.READ_ADDRESS_2                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.039      ; 6.448      ;
; 1.592 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 6.705      ;
; 1.593 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 6.704      ;
; 1.593 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 6.704      ;
; 1.594 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 6.703      ;
; 1.594 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.298      ; 6.703      ;
; 1.597 ; feCounter[11]                                                                                                                               ; current_state.WRITE_CONFIG                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.052     ; 6.350      ;
; 1.611 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[0]                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 6.273      ;
; 1.620 ; feCounter[12]                                                                                                                               ; current_state.WRITE_CONFIG                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.052     ; 6.327      ;
; 1.635 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~45           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 6.284      ;
; 1.635 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~47           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 6.284      ;
; 1.642 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[2]                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 6.260      ;
; 1.644 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~45           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 6.275      ;
; 1.644 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~47           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 6.275      ;
; 1.649 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0 ; current_state.WRITE_ENABLE_FROM_FE                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.043      ; 6.393      ;
; 1.650 ; feCounter[10]                                                                                                                               ; current_state.WRITE_CONFIG                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.052     ; 6.297      ;
; 1.657 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[4]                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 6.243      ;
; 1.663 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                                                    ; current_state.WRITE_CONFIG_ALL                                                                         ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.282     ; 4.914      ;
; 1.678 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.299      ; 6.620      ;
; 1.681 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.299      ; 6.617      ;
; 1.681 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                          ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 6.219      ;
; 1.686 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[4]                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 6.214      ;
; 1.688 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0 ; current_state.READ_ENABLE                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.038      ; 6.349      ;
; 1.710 ; feCounter[11]                                                                                                                               ; current_state.READ_CONFIG                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.052     ; 6.237      ;
; 1.716 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0 ; current_state.WAIT_FOR_FS                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.038      ; 6.321      ;
; 1.717 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0 ; current_state.DATA_TRANSFER                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.038      ; 6.320      ;
; 1.722 ; feCounter[6]                                                                                                                                ; current_state.WRITE_CONFIG                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.052     ; 6.225      ;
; 1.723 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[2]                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 6.161      ;
; 1.733 ; feCounter[12]                                                                                                                               ; current_state.READ_CONFIG                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.052     ; 6.214      ;
; 1.738 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[7]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~50           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.159      ;
; 1.738 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[7]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~52           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.159      ;
; 1.738 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[7]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~48           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.159      ;
; 1.738 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[7]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~46           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.159      ;
; 1.741 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.299      ; 6.557      ;
; 1.744 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.299      ; 6.554      ;
; 1.752 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~15                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.300      ; 6.547      ;
; 1.754 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                          ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 6.146      ;
; 1.758 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[2]                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 6.144      ;
; 1.760 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[3]                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 6.152      ;
; 1.760 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[3]                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 6.140      ;
; 1.763 ; feCounter[10]                                                                                                                               ; current_state.READ_CONFIG                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.052     ; 6.184      ;
; 1.766 ; feCounter[13]                                                                                                                               ; current_state.WRITE_CONFIG                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.052     ; 6.181      ;
; 1.768 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[5]                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 6.116      ;
; 1.769 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~15                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.300      ; 6.530      ;
; 1.772 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[3]                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 6.128      ;
; 1.773 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[4]                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[59] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 6.127      ;
; 1.776 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~15                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.300      ; 6.523      ;
; 1.781 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~15                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.300      ; 6.518      ;
; 1.782 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~409          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.111      ;
; 1.782 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~411          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.111      ;
; 1.782 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~413          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.111      ;
; 1.782 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~419          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.111      ;
; 1.782 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~405          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.111      ;
; 1.782 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~407          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.111      ;
; 1.787 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[2]                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 6.115      ;
; 1.791 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~409          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.102      ;
; 1.791 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~411          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.102      ;
; 1.791 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~413          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.102      ;
; 1.791 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~419          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.102      ;
; 1.791 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~405          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.102      ;
; 1.791 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~407          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 6.102      ;
; 1.795 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[1]                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.100     ; 6.104      ;
; 1.797 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                          ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.099     ; 6.103      ;
; 1.799 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[8]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~50           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.098      ;
; 1.799 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[8]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~52           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.098      ;
; 1.799 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[8]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~48           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.098      ;
; 1.799 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[8]                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~46           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.102     ; 6.098      ;
; 1.805 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[0]                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 6.097      ;
; 1.814 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~15                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.300      ; 6.485      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                       ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 1.002 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.312      ; 7.309      ;
; 1.041 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.312      ; 7.270      ;
; 1.208 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.312      ; 7.103      ;
; 1.233 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 7.091      ;
; 1.233 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 7.091      ;
; 1.234 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 7.090      ;
; 1.236 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.312      ; 7.075      ;
; 1.244 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.327      ; 7.082      ;
; 1.244 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.327      ; 7.082      ;
; 1.245 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.312      ; 7.066      ;
; 1.245 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.327      ; 7.081      ;
; 1.262 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 7.062      ;
; 1.262 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 7.062      ;
; 1.263 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 7.061      ;
; 1.275 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.312      ; 7.036      ;
; 1.288 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 7.036      ;
; 1.288 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 7.036      ;
; 1.289 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 7.035      ;
; 1.291 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.312      ; 7.020      ;
; 1.314 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.297      ; 6.982      ;
; 1.325 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 7.012      ;
; 1.326 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 7.011      ;
; 1.327 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 7.010      ;
; 1.327 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 7.010      ;
; 1.331 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 7.006      ;
; 1.332 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 7.005      ;
; 1.332 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.297      ; 6.964      ;
; 1.335 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 7.002      ;
; 1.336 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 7.003      ;
; 1.337 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 7.002      ;
; 1.338 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 7.001      ;
; 1.338 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 7.001      ;
; 1.342 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 6.997      ;
; 1.343 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 6.996      ;
; 1.346 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 6.993      ;
; 1.354 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.983      ;
; 1.355 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.982      ;
; 1.356 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.981      ;
; 1.356 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.981      ;
; 1.360 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.977      ;
; 1.361 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.976      ;
; 1.364 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.973      ;
; 1.367 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.555      ;
; 1.380 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.957      ;
; 1.381 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.956      ;
; 1.382 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.955      ;
; 1.382 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.955      ;
; 1.384 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.327      ; 6.942      ;
; 1.384 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.327      ; 6.942      ;
; 1.385 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.327      ; 6.941      ;
; 1.386 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.951      ;
; 1.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.950      ;
; 1.390 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 6.513      ;
; 1.390 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 6.513      ;
; 1.390 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 6.513      ;
; 1.390 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.338      ; 6.947      ;
; 1.400 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.483     ; 6.116      ;
; 1.400 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.483     ; 6.116      ;
; 1.400 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.483     ; 6.116      ;
; 1.406 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.516      ;
; 1.408 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[11] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.323      ; 6.914      ;
; 1.408 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[11] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.323      ; 6.914      ;
; 1.409 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[11] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.323      ; 6.913      ;
; 1.410 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.312      ; 6.901      ;
; 1.410 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 6.914      ;
; 1.410 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 6.914      ;
; 1.411 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 6.913      ;
; 1.417 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.323      ; 6.905      ;
; 1.417 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.323      ; 6.905      ;
; 1.418 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.323      ; 6.904      ;
; 1.425 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 6.899      ;
; 1.425 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 6.899      ;
; 1.426 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 6.898      ;
; 1.431 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.494      ;
; 1.431 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.494      ;
; 1.431 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.494      ;
; 1.434 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.488      ;
; 1.442 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.312      ; 6.869      ;
; 1.449 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.473      ;
; 1.461 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[6] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 6.462      ;
; 1.469 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[5]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 6.855      ;
; 1.469 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[5]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 6.855      ;
; 1.469 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.096     ; 6.434      ;
; 1.470 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[5]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.325      ; 6.854      ;
; 1.476 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 6.863      ;
; 1.477 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 6.862      ;
; 1.478 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 6.861      ;
; 1.478 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 6.861      ;
; 1.481 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[7]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 6.424      ;
; 1.481 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[7]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 6.424      ;
; 1.481 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[7]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.094     ; 6.424      ;
; 1.482 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 6.857      ;
; 1.483 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 6.856      ;
; 1.484 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.312      ; 6.827      ;
; 1.486 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.340      ; 6.853      ;
; 1.488 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 6.434      ;
; 1.489 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.327      ; 6.837      ;
; 1.489 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.327      ; 6.837      ;
; 1.490 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[1]  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.327      ; 6.836      ;
; 1.500 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[11] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.336      ; 6.835      ;
+-------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 12.437 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.078     ; 4.485      ;
; 13.216 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 6.784      ;
; 13.216 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 6.784      ;
; 13.216 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 6.784      ;
; 13.522 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.365     ; 2.113      ;
; 14.581 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.365     ; 1.054      ;
; 14.581 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.365     ; 1.054      ;
; 14.838 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.073     ; 2.089      ;
; 14.844 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.365     ; 0.791      ;
; 14.844 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.365     ; 0.791      ;
; 14.939 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.073     ; 1.988      ;
; 14.982 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.073     ; 1.945      ;
; 15.013 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.073     ; 1.914      ;
; 15.018 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.073     ; 1.909      ;
; 15.255 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.073     ; 1.672      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.189 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 6.737      ;
; 13.237 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 6.689      ;
; 13.368 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; clk_50       ; clk_50      ; 20.000       ; -0.093     ; 6.538      ;
; 13.513 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 6.413      ;
; 13.588 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 6.344      ;
; 13.900 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 6.032      ;
; 13.958 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 5.967      ;
; 14.006 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 5.919      ;
; 14.115 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 5.816      ;
; 14.139 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 3.988      ;
; 14.158 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 5.773      ;
; 14.214 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 3.913      ;
; 14.282 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 5.643      ;
; 14.321 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 5.610      ;
; 14.411 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 3.716      ;
; 14.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 3.703      ;
; 14.460 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.063     ; 5.476      ;
; 14.487 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.063     ; 5.449      ;
; 14.652 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 5.279      ;
; 14.671 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.243      ;
; 14.673 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.241      ;
; 14.673 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.241      ;
; 14.675 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.239      ;
; 14.677 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.237      ;
; 14.677 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 5.237      ;
; 14.705 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.048     ; 3.431      ;
; 14.739 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 5.186      ;
; 14.763 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.048     ; 3.373      ;
; 14.788 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 5.138      ;
; 14.810 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.055     ; 3.319      ;
; 14.872 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 5.053      ;
; 14.884 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 5.046      ;
; 14.886 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.077     ; 5.036      ;
; 14.927 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 5.003      ;
; 14.934 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.994      ;
; 14.961 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 3.166      ;
; 14.975 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.055     ; 3.154      ;
; 15.063 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.862      ;
; 15.072 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 4.860      ;
; 15.141 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 4.790      ;
; 15.152 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.762      ;
; 15.154 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.760      ;
; 15.154 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.760      ;
; 15.167 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.761      ;
; 15.176 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.752      ;
; 15.222 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.064     ; 4.713      ;
; 15.228 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.064     ; 4.707      ;
; 15.408 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.057     ; 2.719      ;
; 15.411 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.509      ;
; 15.413 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.507      ;
; 15.413 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.507      ;
; 15.439 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]                                                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.055     ; 2.690      ;
; 15.450 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 4.481      ;
; 15.455 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.458      ;
; 15.455 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.458      ;
; 15.456 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.457      ;
; 15.481 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.432      ;
; 15.481 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.432      ;
; 15.482 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.431      ;
; 15.532 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.388      ;
; 15.534 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.386      ;
; 15.534 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.386      ;
; 15.537 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.388      ;
; 15.569 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.350      ;
; 15.571 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.348      ;
; 15.571 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.348      ;
; 15.587 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.341      ;
; 15.628 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.300      ;
; 15.634 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.287      ;
; 15.653 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.275      ;
; 15.757 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.171      ;
; 15.765 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 4.165      ;
; 15.841 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 4.090      ;
; 15.847 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.067      ;
; 15.848 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.066      ;
; 15.857 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.057      ;
; 15.857 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.056      ;
; 15.857 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.056      ;
; 15.857 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.056      ;
; 15.859 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 4.075      ;
; 15.896 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.023      ;
; 15.897 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.070     ; 4.032      ;
; 15.898 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.021      ;
; 15.898 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.021      ;
; 15.910 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 4.024      ;
; 15.932 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 3.981      ;
; 15.932 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 3.981      ;
; 15.933 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 3.980      ;
; 15.972 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.070     ; 3.957      ;
; 15.987 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.947      ;
; 15.996 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 3.918      ;
; 15.997 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.931      ;
; 16.010 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.064     ; 3.925      ;
; 16.012 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.069     ; 3.918      ;
; 16.037 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.064     ; 3.898      ;
; 16.039 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.895      ;
; 16.052 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 3.872      ;
; 16.054 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 3.870      ;
; 16.054 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 3.870      ;
; 16.069 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.066     ; 3.864      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 7.195      ;
; 42.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 7.164      ;
; 42.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 6.970      ;
; 43.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 6.925      ;
; 43.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 6.414      ;
; 43.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 6.304      ;
; 43.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 6.261      ;
; 43.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 6.088      ;
; 44.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 5.826      ;
; 44.234 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 5.682      ;
; 44.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 5.623      ;
; 44.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 5.195      ;
; 44.755 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 5.184      ;
; 44.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 5.099      ;
; 44.941 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 5.004      ;
; 45.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 4.202      ;
; 45.966 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 3.979      ;
; 46.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 3.393      ;
; 46.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 3.175      ;
; 46.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 3.143      ;
; 46.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 3.118      ;
; 47.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 2.885      ;
; 47.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 2.762      ;
; 48.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.062     ; 1.056      ;
; 93.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a65~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.339     ; 6.040      ;
; 93.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a5~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.388     ; 5.925      ;
; 93.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.109      ;
; 93.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.109      ;
; 93.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.109      ;
; 93.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.109      ;
; 93.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.109      ;
; 93.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.109      ;
; 93.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.109      ;
; 93.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.109      ;
; 93.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.109      ;
; 93.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.109      ;
; 93.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.109      ;
; 93.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.101      ;
; 93.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.101      ;
; 93.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.101      ;
; 93.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.101      ;
; 93.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.101      ;
; 93.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.101      ;
; 93.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.101      ;
; 93.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.101      ;
; 93.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.101      ;
; 93.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.101      ;
; 93.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.101      ;
; 93.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.974      ;
; 93.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.974      ;
; 93.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.974      ;
; 93.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.974      ;
; 93.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.974      ;
; 93.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.974      ;
; 93.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.974      ;
; 93.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.974      ;
; 93.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.974      ;
; 93.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.974      ;
; 93.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.974      ;
; 93.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a59~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.349     ; 5.662      ;
; 94.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a61~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.333     ; 5.662      ;
; 94.019 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a46~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.379     ; 5.601      ;
; 94.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.846      ;
; 94.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.846      ;
; 94.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.846      ;
; 94.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.846      ;
; 94.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.846      ;
; 94.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.846      ;
; 94.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.838      ;
; 94.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.838      ;
; 94.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.838      ;
; 94.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.838      ;
; 94.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.838      ;
; 94.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 5.838      ;
; 94.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a14~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.314     ; 5.549      ;
; 94.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a67~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.321     ; 5.512      ;
; 94.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a54~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 5.477      ;
; 94.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a64~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.338     ; 5.475      ;
; 94.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a38~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.319     ; 5.491      ;
; 94.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a31~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.305     ; 5.489      ;
; 94.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.740      ;
; 94.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.740      ;
; 94.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.740      ;
; 94.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.740      ;
; 94.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.740      ;
; 94.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.740      ;
; 94.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.740      ;
; 94.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.740      ;
; 94.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.740      ;
; 94.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.740      ;
; 94.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 5.740      ;
; 94.224 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a57~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.318     ; 5.457      ;
; 94.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.711      ;
; 94.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.711      ;
; 94.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.711      ;
; 94.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.711      ;
; 94.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.711      ;
; 94.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 5.711      ;
; 94.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a69~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.337     ; 5.403      ;
; 94.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a20~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 5.421      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.319 ; clkpll|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 4.131      ; 3.983      ;
; -0.203 ; clkpll|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 4.074      ; 4.042      ;
; 0.308  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a70~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 0.919      ;
; 0.315  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a39~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.948      ;
; 0.321  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.922      ;
; 0.322  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.930      ;
; 0.323  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.923      ;
; 0.325  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.926      ;
; 0.332  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.929      ;
; 0.332  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.933      ;
; 0.333  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[2]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[2]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.597      ;
; 0.333  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[1]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[1]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.597      ;
; 0.334  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.597      ;
; 0.334  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.597      ;
; 0.334  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp                                                                                                                                                                                                                                       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp                                                                                                                                                                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.597      ;
; 0.335  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]                                                                                                                                                                                                                           ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]                                                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.597      ;
; 0.335  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]                                                                                                                                                                                                                           ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]                                                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.597      ;
; 0.335  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]                                                                                                                                                                                                                           ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]                                                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.597      ;
; 0.335  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp                                                                                                                                                                                                                                       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp                                                                                                                                                                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.597      ;
; 0.335  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVReDgSz                                                                                                                                                                                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVReDgSz                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.597      ;
; 0.335  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.10                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.10                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.597      ;
; 0.335  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.11                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.11                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.597      ;
; 0.336  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRoAAnA                                                                                                                                                                                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRoAAnA                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.597      ;
; 0.336  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRvUgbq                                                                                                                                                                                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRvUgbq                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.597      ;
; 0.336  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRhWcSo                                                                                                                                                                                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRhWcSo                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.597      ;
; 0.336  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRqmAuZ[0]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRqmAuZ[0]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.597      ;
; 0.338  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.597      ;
; 0.349  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.949      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVREFumw|SVRVoBcb                                                                                                                                                                                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVREFumw|SVRVoBcb                                                                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRilPyS|SVRVoBcb                                                                                                                                                                                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRilPyS|SVRVoBcb                                                                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                                                                                                                                                                       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                                                                                                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                                                                                                                                                                       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                                                                                                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                                                                                                                                                                       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                                                                                                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRfAYpj                                                                                                                                                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRfAYpj                                                                                                                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[5]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[5]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[3]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[3]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRpkotX.00                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRpkotX.00                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[7]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[7]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[6]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[6]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRkxDaI                                                                                                                                                                                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRkxDaI                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRvjWqR[11]                                                                                                                                                                                                                                                              ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRvjWqR[11]                                                                                                                                                                                                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRlxgFy                                                                                                                                                                                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRlxgFy                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRKixaj[0]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRKixaj[0]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRKixaj[1]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRKixaj[1]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRMXLRR|SVRVoBcb                                                                                                                                                                                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRMXLRR|SVRVoBcb                                                                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRbjGYb|SVRVoBcb                                                                                                                                                                                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRbjGYb|SVRVoBcb                                                                                                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                                                                                                                                                                       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                                                                                                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRiBDIb.SVROoABb                                                                                                                                                                                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRiBDIb.SVROoABb                                                                                                                                                                                                                                                           ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                                                                                                                                                                       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                                                                                                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                                                                                                                                                                       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                                                                                                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[2]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[2]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[0]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[0]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[1]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[1]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[4]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[4]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuzTwK[0]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuzTwK[0]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuzTwK[1]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuzTwK[1]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRFLoar                                                                                                                                                                                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRFLoar                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRnsaYo                                                                                                                                                                                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRnsaYo                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBAlYr                                                                                                                                                                                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBAlYr                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRxObZG[0]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRxObZG[0]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRxObZG[1]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRxObZG[1]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRKZfgB[0]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRKZfgB[0]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRKZfgB[1]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRKZfgB[1]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRxCrFk                                                                                                                                                                                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRxCrFk                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRWFSdJ[1]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRWFSdJ[1]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRWFSdJ[0]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRWFSdJ[0]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; debouncer:d2|button_sample                                                                                                                                                                                                                                                                                                                  ; debouncer:d2|button_sample                                                                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351  ; debouncer:d2|button_debounced                                                                                                                                                                                                                                                                                                               ; debouncer:d2|button_debounced                                                                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]                                                                                                                                                                                                                           ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]                                                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRgrPOX                                                                                                                                                                                                                                       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRgrPOX                                                                                                                                                                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]                                                                                                                                                                                                                           ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]                                                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]                                                                                                                                                                                                                           ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]                                                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]                                                                                                                                                                                                                           ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]                                                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]                                                                                                                                                                                                                           ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]                                                                                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[22]                                                                                                                                                                                                                                                              ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[22]                                                                                                                                                                                                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[21]                                                                                                                                                                                                                                                              ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[21]                                                                                                                                                                                                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRfAYpj                                                                                                                                                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRfAYpj                                                                                                                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[20]                                                                                                                                                                                                                                                              ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[20]                                                                                                                                                                                                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[17]                                                                                                                                                                                                                                                              ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[17]                                                                                                                                                                                                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRgrPOX                                                                                                                                                                                                                                       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRgrPOX                                                                                                                                                                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[2]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[2]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[0]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[0]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[0]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[0]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[8]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[8]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[2]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[2]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.356  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.958      ;
; 0.361  ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|fixedclk_div[0]                                                                                                                                                                                  ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|fixedclk_div[0]                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.608      ;
; 0.362  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRxHeiW                                                                                                                                                                                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRxHeiW                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.608      ;
; 0.362  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRMxYWr                                                                                                                                                                                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRMxYWr                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.608      ;
; 0.363  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.608      ;
; 0.365  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.10                                                                                                                                                                                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.01                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.627      ;
; 0.366  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.958      ;
; 0.371  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.618      ;
; 0.372  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRwHvHE                                                                                                                                                                                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.618      ;
; 0.372  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.619      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                   ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.241 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                                                               ; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 1.402      ; 1.924      ;
; 0.273 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[17]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.877      ;
; 0.274 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[4]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.878      ;
; 0.290 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[3]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.889      ;
; 0.326 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[30]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.930      ;
; 0.327 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[15]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.931      ;
; 0.330 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[3]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a6~porta_address_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.393      ; 0.924      ;
; 0.332 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[0]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.934      ;
; 0.334 ; current_state.WRITE_ENABLE_FROM_FULL                                                                                                                                                          ; current_state.WRITE_ENABLE_FROM_FULL                                                                                                                                                                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; current_state.WRITE_ADDRESS_2                                                                                                                                                                 ; current_state.WRITE_ADDRESS_2                                                                                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                                                                                                         ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_close_pending                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_close_pending                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRgbDFk:SVRPtkiW|SVRXruRB                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRgbDFk:SVRPtkiW|SVRXruRB                                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; current_state.WAIT_FOR_FS                                                                                                                                                                     ; current_state.WAIT_FOR_FS                                                                                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; current_state.READ_ENABLE                                                                                                                                                                     ; current_state.READ_ENABLE                                                                                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; current_state.WRITE_ENABLE_FROM_FE                                                                                                                                                            ; current_state.WRITE_ENABLE_FROM_FE                                                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.337 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[7]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.399      ; 0.937      ;
; 0.338 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[8]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.940      ;
; 0.338 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[4]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.937      ;
; 0.340 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[7]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.396      ; 0.937      ;
; 0.340 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[10]                                                                                             ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.396      ; 0.937      ;
; 0.340 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[0]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.943      ;
; 0.340 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[2]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.944      ;
; 0.342 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[1]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.944      ;
; 0.344 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[3]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.948      ;
; 0.344 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram3[0]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.943      ;
; 0.345 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[0]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.396      ; 0.942      ;
; 0.346 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[9]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.396      ; 0.943      ;
; 0.346 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[16]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.948      ;
; 0.346 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[1]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.945      ;
; 0.347 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[4]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.396      ; 0.944      ;
; 0.347 ; write_flag[1]                                                                                                                                                                                 ; write_flag[1]                                                                                                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 0.608      ;
; 0.347 ; write_flag[0]                                                                                                                                                                                 ; write_flag[0]                                                                                                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 0.608      ;
; 0.347 ; current_state.WAIT                                                                                                                                                                            ; current_state.WAIT                                                                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 0.608      ;
; 0.347 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[13]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.949      ;
; 0.347 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[2]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.946      ;
; 0.348 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram3[3]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.947      ;
; 0.348 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[6]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.947      ;
; 0.349 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[3]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.951      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|GPIO_LED[0]                                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|GPIO_LED[0]                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|valid                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|valid                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|which                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|which                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[3]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[3]                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[2]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|rd_pointer[2]                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[1]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[1]                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[2]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[2]                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[3]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[3]                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[2]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[2]                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_do_buffers[1]                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_do_buffers[1]                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_do_buffers[0]                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_do_buffers[0]                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_full                                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_full                                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_synchronous                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_synchronous                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_do_flush                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_do_flush                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|req_valid                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|req_valid                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|a_fefifo_sae:fifo_state|b_full                                                                                                  ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|a_fefifo_sae:fifo_state|b_full                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_bufno[1]                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_bufno[1]                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; current_state.READ_CONFIG                                                                                                                                                                     ; current_state.READ_CONFIG                                                                                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRPTXzm:SVRJrVYG|SVRFVtoY                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRPTXzm:SVRJrVYG|SVRFVtoY                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_synchronous                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_synchronous                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_bufno[1]                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_bufno[1]                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_synchronous                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_synchronous                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_bufno[4]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_bufno[4]                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|unitw_1_done                                                                                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|unitw_1_done                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|unitw_3_done                                                                                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|unitw_3_done                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|user_r_read_8_open                                                                                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|user_r_read_8_open                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|wrbuffer_msg_busy                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|wrbuffer_msg_busy                                                                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_req                                                                                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_req                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|user_r_read_32_open                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|user_r_read_32_open                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_req                                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_req                                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_eof_pending                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_eof_pending                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_eof_sent                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_eof_sent                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_bufdone                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_bufdone                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_host_is_empty                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_host_is_empty                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_bufdone                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_bufdone                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_close_pending                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_close_pending                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[0]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[0]                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[1]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[1]                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[2]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.949      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_close_pending                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_close_pending                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_submitted                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_submitted                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_insession                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_insession                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|user_r_mem_8_open                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|user_r_mem_8_open                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                 ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|rst_count[1]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|rst_count[1]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|rst_count[2]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|rst_count[2]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|empty                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|empty                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|already_skipped                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|already_skipped                                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[2]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[2]                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[0]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[0]                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|had_wren                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|had_wren                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rd_this_is_last                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rd_this_is_last                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_req                                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_req                                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.608      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.608      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.623      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.624      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.626      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.627      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.634      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.633      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.633      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.636      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.636      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.636      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.636      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.636      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.636      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.637      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.637      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.637      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.638      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.639      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.640      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.640      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.641      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.641      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.641      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.642      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.641      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.643      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.642      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.642      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.641      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.642      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.643      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.643      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.642      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.642      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.642      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.642      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.643      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.642      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                     ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                            ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                 ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                 ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                    ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                          ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                           ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                        ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                                 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                   ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                           ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.362 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.608      ;
; 0.388 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[2]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]         ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.633      ;
; 0.388 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[10]        ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.633      ;
; 0.388 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.633      ;
; 0.388 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]         ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[7]         ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[10]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[11]        ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[28]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]        ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[27]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[15]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[16]        ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]        ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.635      ;
; 0.391 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.637      ;
; 0.391 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]        ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.636      ;
; 0.392 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.637      ;
; 0.392 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.637      ;
; 0.395 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                          ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.641      ;
; 0.396 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]     ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.642      ;
; 0.397 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.643      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.646      ;
; 0.408 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.653      ;
; 0.409 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.654      ;
; 0.409 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]     ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.654      ;
; 0.409 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]     ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.654      ;
; 0.410 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                     ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.656      ;
; 0.410 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.655      ;
; 0.410 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[12]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]     ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.655      ;
; 0.412 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.658      ;
; 0.415 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[3]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.661      ;
; 0.417 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.663      ;
; 0.417 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[2]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.663      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                          ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.669      ;
; 0.430 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                             ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.675      ;
; 0.436 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.682      ;
; 0.437 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.683      ;
; 0.505 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]                                                                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.751      ;
; 0.506 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]                                                                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.752      ;
; 0.506 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                                                                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.752      ;
; 0.506 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.751      ;
; 0.508 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                                                                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.754      ;
; 0.508 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.753      ;
; 0.509 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.754      ;
; 0.509 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.754      ;
; 0.512 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.757      ;
; 0.513 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]                          ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.759      ;
; 0.520 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[0]         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.766      ;
; 0.520 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[8]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.765      ;
; 0.535 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[1]         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.781      ;
; 0.536 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.782      ;
; 0.536 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.782      ;
; 0.537 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[6]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.782      ;
; 0.539 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.784      ;
; 0.540 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.785      ;
; 0.543 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16] ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.788      ;
; 0.549 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT                                                                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TESTBUS_SET                   ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.794      ;
; 0.550 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]      ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.795      ;
; 0.555 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.801      ;
; 0.555 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.801      ;
; 0.556 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.802      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 4.455 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.959     ; 1.496      ;
; 4.645 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.958     ; 1.687      ;
; 4.684 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.959     ; 1.725      ;
; 4.715 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.958     ; 1.757      ;
; 4.743 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.958     ; 1.785      ;
; 4.770 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.958     ; 1.812      ;
; 4.902 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.159     ; 0.743      ;
; 4.902 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.159     ; 0.743      ;
; 5.143 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.159     ; 0.984      ;
; 5.143 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.159     ; 0.984      ;
; 6.095 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.159     ; 1.936      ;
; 6.172 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.172      ;
; 6.172 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.172      ;
; 6.172 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.172      ;
; 7.156 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.963     ; 4.193      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                             ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[18]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[27]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[23]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[23]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[22]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[22]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[21]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[21]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[20]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[19]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[19]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[18]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[17]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[17]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[16]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[16]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.115     ; 5.007      ;
; 2.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVROfJzz[0]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.114     ; 5.007      ;
; 2.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVROfJzz[1]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.114     ; 5.007      ;
; 2.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVROfJzz[2]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.114     ; 5.007      ;
; 2.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.114     ; 5.007      ;
; 2.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[0]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.114     ; 5.007      ;
; 2.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[1]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.114     ; 5.007      ;
; 2.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[2]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.114     ; 5.007      ;
; 2.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[3]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.114     ; 5.007      ;
; 2.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[4]                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.114     ; 5.007      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 5.010      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 5.011      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[12]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 5.010      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[5]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 5.010      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[14]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.130     ; 4.990      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 5.010      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[13]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.110     ; 5.010      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[10]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 5.011      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 5.011      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 5.011      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[14]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 5.011      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.130     ; 4.990      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.130     ; 4.990      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.130     ; 4.990      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.130     ; 4.990      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.130     ; 4.990      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.130     ; 4.990      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[5]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.130     ; 4.990      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[1][6]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.148     ; 4.972      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[14]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.130     ; 4.990      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[1][14]                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.148     ; 4.972      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[18]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.140     ; 4.980      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.140     ; 4.980      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[44]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.140     ; 4.980      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.140     ; 4.980      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.140     ; 4.980      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.154     ; 4.966      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[5]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.154     ; 4.966      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.154     ; 4.966      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.154     ; 4.966      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.154     ; 4.966      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.154     ; 4.966      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.154     ; 4.966      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVROcWEw[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.154     ; 4.966      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1100 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 4.984      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1100 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 4.984      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1101 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 4.984      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1101 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 4.984      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1111 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 4.984      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1111 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 4.984      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1110 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 4.984      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1110 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.136     ; 4.984      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRubypl[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.154     ; 4.966      ;
; 2.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRubypl[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.154     ; 4.966      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 5.013      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 5.013      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuSGkG[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 5.013      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 5.013      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[7]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 5.013      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 5.013      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 5.013      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 5.013      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRFuCMU                                          ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 5.013      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 5.013      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 5.010      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[11]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 5.010      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[7]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 5.010      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[15]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 5.010      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[9]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 5.010      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[8]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.109     ; 5.010      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRqYvKE[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 5.013      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.106     ; 5.013      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.134     ; 4.985      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.134     ; 4.985      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.134     ; 4.985      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.140     ; 4.979      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.140     ; 4.979      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.140     ; 4.979      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.134     ; 4.985      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRxgbpl                                          ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.133     ; 4.986      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.128     ; 4.991      ;
; 2.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.128     ; 4.991      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                     ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 4.254 ; debouncer:d2|button_debounced                                               ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[0]                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.686     ; 1.919      ;
; 4.254 ; debouncer:d2|button_debounced                                               ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.686     ; 1.919      ;
; 5.298 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[7]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.586      ;
; 5.298 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[6]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.586      ;
; 5.298 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[5]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.586      ;
; 5.298 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[4]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.586      ;
; 5.298 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[3]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.586      ;
; 5.298 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[1]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.586      ;
; 5.298 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[28]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.586      ;
; 5.298 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[23]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.586      ;
; 5.298 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[21]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.586      ;
; 5.298 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[20]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.586      ;
; 5.298 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[19]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.586      ;
; 5.298 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[16]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.586      ;
; 5.561 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[22]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.366      ;
; 5.561 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[17]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.366      ;
; 5.622 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[8]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.305      ;
; 5.622 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[2]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.305      ;
; 5.622 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[31]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.305      ;
; 5.622 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[30]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.305      ;
; 5.622 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[29]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.305      ;
; 5.622 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[18]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.305      ;
; 5.622 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[15]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.305      ;
; 5.622 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[14]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.305      ;
; 5.622 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[13]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.305      ;
; 5.622 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[12]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.305      ;
; 5.622 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[11]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.305      ;
; 5.622 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[10]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.305      ;
; 5.622 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[9]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.305      ;
; 5.827 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.057      ;
; 5.827 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[27]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.057      ;
; 5.827 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[26]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.057      ;
; 5.827 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[25]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.057      ;
; 5.827 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[24]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 2.057      ;
; 5.979 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.079     ; 1.941      ;
; 5.979 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.079     ; 1.941      ;
; 5.979 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.079     ; 1.941      ;
; 5.979 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.079     ; 1.941      ;
; 5.979 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.079     ; 1.941      ;
; 5.979 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.079     ; 1.941      ;
; 5.979 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.079     ; 1.941      ;
; 5.999 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.930      ;
; 5.999 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.930      ;
; 5.999 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.930      ;
; 5.999 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.930      ;
; 5.999 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.930      ;
; 6.028 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.901      ;
; 6.028 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.901      ;
; 6.028 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.901      ;
; 6.028 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.901      ;
; 6.028 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.901      ;
; 6.028 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.901      ;
; 6.028 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.901      ;
; 6.028 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.901      ;
; 6.028 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.901      ;
; 6.028 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.901      ;
; 6.028 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.901      ;
; 6.028 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.901      ;
; 6.028 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.901      ;
; 6.028 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 1.901      ;
; 6.143 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[4]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 1.785      ;
; 6.143 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[3]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 1.785      ;
; 6.143 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[2]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 1.785      ;
; 6.143 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[1]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 1.785      ;
; 6.143 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[0]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 1.785      ;
; 6.143 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|hotrst_exit_r                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 1.785      ;
; 6.143 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dlup_exit_r                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 1.785      ;
; 6.143 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|l2_exit_r                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 1.785      ;
; 6.143 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|exits_r                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 1.785      ;
; 6.206 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzeqir                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.718      ;
; 6.254 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.670      ;
; 6.254 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.670      ;
; 6.254 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.670      ;
; 6.254 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.670      ;
; 6.254 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.670      ;
; 6.254 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_stable         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.670      ;
; 6.254 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.670      ;
; 6.254 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.670      ;
; 6.254 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.670      ;
; 6.254 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.670      ;
; 6.254 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.670      ;
; 6.254 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.670      ;
; 6.254 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.670      ;
; 6.266 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.658      ;
; 6.266 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.658      ;
; 6.266 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.658      ;
; 6.266 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.658      ;
; 6.266 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.658      ;
; 6.266 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.658      ;
; 6.266 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.658      ;
; 6.268 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.656      ;
; 6.268 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.656      ;
; 6.268 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.656      ;
; 6.268 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.656      ;
; 6.268 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 1.656      ;
; 6.475 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.450      ;
; 6.475 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.450      ;
; 6.619 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[1]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.306      ;
; 6.619 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[2]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.306      ;
; 6.619 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[3]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.306      ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 1.641      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.441      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.441      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.441      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.441      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.441      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.441      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 4.441      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 4.442      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 4.442      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 4.442      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 4.442      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 4.442      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 4.442      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.124     ; 4.446      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.450      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.450      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.450      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.450      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.450      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.450      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.450      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.450      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.450      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.450      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.450      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 4.450      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.446      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.446      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.446      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.446      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.446      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.446      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.446      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.446      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.446      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.446      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.446      ;
; 95.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 4.446      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.454      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.454      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.454      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.454      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.454      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.454      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.454      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.454      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.454      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.454      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.454      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.454      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.454      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.454      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.454      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.457      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.457      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.457      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.457      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.457      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.457      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.457      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.457      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.457      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.457      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.457      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.457      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.457      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.457      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 4.457      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.435      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.435      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 4.438      ;
; 95.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.133     ; 4.435      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.158      ;
; 1.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.345      ;
; 1.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.345      ;
; 1.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.345      ;
; 1.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.345      ;
; 1.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.345      ;
; 1.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.345      ;
; 1.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.345      ;
; 1.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.345      ;
; 1.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.345      ;
; 1.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.345      ;
; 1.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.345      ;
; 1.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.345      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.578      ;
; 1.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.611      ;
; 1.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.611      ;
; 1.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.611      ;
; 1.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.611      ;
; 1.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.611      ;
; 1.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.611      ;
; 1.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.611      ;
; 1.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.611      ;
; 1.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.647      ;
; 1.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.647      ;
; 1.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.647      ;
; 1.617 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.860      ;
; 3.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.440      ; 4.522      ;
; 3.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 4.148      ;
; 3.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 4.148      ;
; 3.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 4.148      ;
; 3.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 4.148      ;
; 3.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 4.148      ;
; 3.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 4.148      ;
; 3.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 4.148      ;
; 3.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 4.148      ;
; 3.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 4.148      ;
; 3.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 4.148      ;
; 3.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 4.148      ;
; 3.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.172      ;
; 3.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.172      ;
; 3.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.172      ;
; 3.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.172      ;
; 3.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.172      ;
; 3.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.172      ;
; 3.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 4.172      ;
; 3.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.144      ;
; 3.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.144      ;
; 3.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.144      ;
; 3.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.144      ;
; 3.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.144      ;
; 3.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 4.144      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.170      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.170      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.170      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.170      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.170      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.170      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.170      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.170      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.170      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.170      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.170      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.170      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.170      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.170      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.170      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.172      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.172      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.172      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.172      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.172      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.172      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.172      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.172      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 4.144      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 4.144      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 4.144      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 4.144      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 4.144      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 4.144      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 4.144      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 4.144      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 4.144      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 4.144      ;
; 3.917 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 4.144      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.912 ; debouncer:d2|button_debounced             ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[0]                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.158      ;
; 0.912 ; debouncer:d2|button_debounced             ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.158      ;
; 3.834 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[3]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 4.533      ;
; 3.834 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[19]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 4.533      ;
; 3.834 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[35]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 4.533      ;
; 3.834 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[51]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 4.533      ;
; 3.834 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[67]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.528      ; 4.533      ;
; 3.848 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[10]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 4.529      ;
; 3.848 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[26]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 4.529      ;
; 3.848 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[11]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 4.529      ;
; 3.854 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[2]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.520      ; 4.545      ;
; 3.854 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.520      ; 4.545      ;
; 3.860 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[55]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 4.534      ;
; 3.867 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 4.536      ;
; 3.867 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[9]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 4.536      ;
; 3.868 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRghRLy             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 4.549      ;
; 3.868 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 4.549      ;
; 3.870 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][14]                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 4.532      ;
; 3.875 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRBFgxj                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 4.544      ;
; 3.875 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[7]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 4.532      ;
; 3.875 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[23]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 4.532      ;
; 3.875 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[71]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 4.532      ;
; 3.875 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[39]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 4.532      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 4.526      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[17]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 4.526      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[49]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 4.526      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[33]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 4.526      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 4.527      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[0]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 4.499      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[1]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 4.499      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[2]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 4.499      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[3]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 4.499      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[4]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 4.499      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[5]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 4.499      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRLxvHB[1]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 4.500      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[20]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 4.501      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[3]                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 4.501      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[7]                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 4.501      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[0]                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 4.501      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[5]                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 4.501      ;
; 3.876 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[0]                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 4.495      ;
; 3.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[4]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 4.527      ;
; 3.877 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 4.496      ;
; 3.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 4.551      ;
; 3.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 4.551      ;
; 3.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 4.551      ;
; 3.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 4.551      ;
; 3.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 4.551      ;
; 3.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 4.551      ;
; 3.878 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 4.551      ;
; 3.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVReDgSz                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.525      ;
; 3.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[12]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 4.523      ;
; 3.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.01                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.525      ;
; 3.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.10                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.525      ;
; 3.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.11                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.525      ;
; 3.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.00                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.525      ;
; 3.879 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRYrDeq                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.525      ;
; 3.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][2]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 4.529      ;
; 3.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][10]                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 4.529      ;
; 3.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[5]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.528      ;
; 3.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.528      ;
; 3.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[4]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 4.528      ;
; 3.880 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][3]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 4.529      ;
; 3.881 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 4.540      ;
; 3.881 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 4.534      ;
; 3.881 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 4.534      ;
; 3.881 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 4.540      ;
; 3.881 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 4.540      ;
; 3.883 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[30]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.522      ;
; 3.883 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[14]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.522      ;
; 3.883 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[7]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 4.526      ;
; 3.883 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[27]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.522      ;
; 3.883 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[6]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 4.526      ;
; 3.883 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[46]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 4.522      ;
; 3.884 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRgUyap[7]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 4.545      ;
; 3.885 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRkYjoK[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 4.547      ;
; 3.885 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRkYjoK[0]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 4.547      ;
; 3.886 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 4.539      ;
; 3.886 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 4.539      ;
; 3.890 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[2][5]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.536      ;
; 3.890 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][5]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 4.531      ;
; 3.890 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][13]                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 4.531      ;
; 3.890 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][1]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 4.531      ;
; 3.891 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 4.516      ;
; 3.891 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 4.516      ;
; 3.891 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 4.516      ;
; 3.892 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[1][3]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.470      ; 4.533      ;
; 3.895 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[3]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.541      ;
; 3.895 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[0]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.541      ;
; 3.895 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[6]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.541      ;
; 3.895 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[5]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.541      ;
; 3.895 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.541      ;
; 3.895 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[2]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.541      ;
; 3.895 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[10]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.541      ;
; 3.895 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[4]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.541      ;
; 3.896 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[14]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.542      ;
; 3.896 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRhirjM                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 4.540      ;
; 3.896 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[13]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.542      ;
; 3.896 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[12]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 4.542      ;
; 3.896 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[0]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 4.539      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                     ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.944 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[1]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 1.189      ;
; 0.944 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[2]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 1.189      ;
; 0.944 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[3]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 1.189      ;
; 0.944 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[4]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 1.189      ;
; 0.944 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[5]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 1.189      ;
; 0.944 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[6]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 1.189      ;
; 0.944 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[7]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 1.189      ;
; 0.944 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[8]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 1.189      ;
; 0.944 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[9]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 1.189      ;
; 0.944 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[10]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 1.189      ;
; 0.944 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[0]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 1.189      ;
; 1.108 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.354      ;
; 1.108 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.354      ;
; 1.256 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.502      ;
; 1.256 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.502      ;
; 1.256 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.502      ;
; 1.256 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.502      ;
; 1.256 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.502      ;
; 1.258 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.504      ;
; 1.258 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.504      ;
; 1.258 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.504      ;
; 1.258 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.504      ;
; 1.258 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.504      ;
; 1.258 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.504      ;
; 1.258 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.504      ;
; 1.282 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.528      ;
; 1.282 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.528      ;
; 1.282 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.528      ;
; 1.282 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.528      ;
; 1.282 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.528      ;
; 1.282 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_stable         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.528      ;
; 1.282 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.528      ;
; 1.282 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.528      ;
; 1.282 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.528      ;
; 1.282 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.528      ;
; 1.282 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.528      ;
; 1.282 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.528      ;
; 1.282 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.528      ;
; 1.338 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzeqir                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 1.585      ;
; 1.410 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[4]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.659      ;
; 1.410 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[3]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.659      ;
; 1.410 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[2]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.659      ;
; 1.410 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[1]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.659      ;
; 1.410 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[0]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.659      ;
; 1.410 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|hotrst_exit_r                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.659      ;
; 1.410 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dlup_exit_r                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.659      ;
; 1.410 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|l2_exit_r                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.659      ;
; 1.410 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|exits_r                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.659      ;
; 1.478 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.729      ;
; 1.478 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.729      ;
; 1.478 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.729      ;
; 1.478 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.729      ;
; 1.478 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.729      ;
; 1.478 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.729      ;
; 1.478 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.729      ;
; 1.478 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.729      ;
; 1.478 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.729      ;
; 1.478 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.729      ;
; 1.478 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.729      ;
; 1.478 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.729      ;
; 1.478 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.729      ;
; 1.478 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.729      ;
; 1.511 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.762      ;
; 1.511 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.762      ;
; 1.511 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.762      ;
; 1.511 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.762      ;
; 1.511 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.762      ;
; 1.540 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.782      ;
; 1.540 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.782      ;
; 1.540 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.782      ;
; 1.540 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.782      ;
; 1.540 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.782      ;
; 1.540 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.782      ;
; 1.540 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.071      ; 1.782      ;
; 1.654 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.908      ;
; 1.654 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[27]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.908      ;
; 1.654 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[26]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.908      ;
; 1.654 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[25]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.908      ;
; 1.654 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[24]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 1.908      ;
; 1.870 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[8]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 2.120      ;
; 1.870 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[2]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 2.120      ;
; 1.870 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[31]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 2.120      ;
; 1.870 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[30]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 2.120      ;
; 1.870 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[29]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 2.120      ;
; 1.870 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[18]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 2.120      ;
; 1.870 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[15]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 2.120      ;
; 1.870 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[14]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 2.120      ;
; 1.870 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[13]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 2.120      ;
; 1.870 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[12]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 2.120      ;
; 1.870 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[11]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 2.120      ;
; 1.870 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[10]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 2.120      ;
; 1.870 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[9]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 2.120      ;
; 1.942 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[22]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 2.192      ;
; 1.942 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[17]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 2.192      ;
; 2.119 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[7]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.373      ;
; 2.119 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[6]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.373      ;
; 2.119 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[5]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.373      ;
; 2.119 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[4]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.373      ;
; 2.119 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[3]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.373      ;
; 2.119 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[1]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 2.373      ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                                                                  ;
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ;
; 0.993 ; 9.993        ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                                                                  ;
; 0.993 ; 9.993        ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ;
; 1.004 ; 10.004       ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                                                                  ;
; 1.004 ; 10.004       ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ;
; 9.738 ; 9.956        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[0]                                                                        ;
; 9.738 ; 9.956        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[1]                                                                        ;
; 9.738 ; 9.956        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[2]                                                                        ;
; 9.738 ; 9.956        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[3]                                                                        ;
; 9.738 ; 9.956        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[4]                                                                        ;
; 9.738 ; 9.956        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[5]                                                                        ;
; 9.738 ; 9.956        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[6]                                                                        ;
; 9.738 ; 9.956        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                                                                        ;
; 9.738 ; 9.956        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]                                                                      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[1]                                                                      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[2]                                                                      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[3]                                                                      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                                                                           ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                                                                  ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[17]                                                      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[18]                                                      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]                                                      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]                                                      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]                                                      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]                                                      ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[1] ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[2] ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[3] ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]                                                ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]                                               ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                                ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]                                                ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                                ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]                                                ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]                                                ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                                ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]                                               ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]                                               ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]                                               ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]                                               ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]                                               ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]                                               ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]                                               ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]                                               ;
; 9.739 ; 9.957        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26]                                               ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                                                                        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                                                                       ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                                                                       ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]                                                                       ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]                                                                       ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]                                                                       ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                                                                       ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                                                                        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[2]                                                                        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[3]                                                                        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                                                                        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]                                                                        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[6]                                                                        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[8]                                                                        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                                                                        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]                                                                     ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]                                                                     ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[2]                                                                     ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]                                                                     ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]                                                                     ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                                                                     ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]                                                                     ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                                                                     ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[27]                                                      ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[28]                                                      ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]                                                      ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]                                                      ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]                                                      ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]                                                    ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11]                                               ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]                                               ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                         ; Clock Edge ; Target                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                      ; Clock Edge ; Target                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                             ; Clock Edge ; Target                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rd_start_address_DW[2]      ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[2]             ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[30]            ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[34]            ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[48]            ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[50]            ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[52]            ;
; 3.533 ; 3.751        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~50         ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[11]            ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[13]            ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[21]            ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[35]            ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[3]             ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[43]            ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[45]            ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[53]            ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[17]            ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[23]            ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[24]            ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[25]            ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[37]            ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[39]            ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[49]            ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[51]            ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[54]            ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[57]            ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[59]            ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[5]             ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[61]            ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[7]             ;
; 3.541 ; 3.759        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[11] ;
; 3.541 ; 3.759        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[3]  ;
; 3.541 ; 3.759        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[5]  ;
; 3.541 ; 3.759        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[7]  ;
; 3.541 ; 3.759        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[9]  ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.WRITE_CONFIG_ALL                                                                                    ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.WRITE_ENABLE_FROM_FE                                                                                ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRgbDFk:SVRPtkiW|SVRRWXII:SVRxRMKG|SVRSrADr                      ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRgbDFk:SVRPtkiW|SVRRqewu                                        ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRgbDFk:SVRPtkiW|SVRXruRB                                        ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]            ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]            ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]            ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]            ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]            ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]            ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.DATA_TRANSFER                                                                                       ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.WAIT_FOR_FS                                                                                         ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; write_flag[0]                                                                                                     ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; write_flag[1]                                                                                                     ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[19]            ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[28]            ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[31]            ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[60]            ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62]            ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[63]            ;
; 3.544 ; 3.762        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.WAIT                                                                                                ;
; 3.544 ; 3.762        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[32]            ;
; 3.544 ; 3.762        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[55]            ;
; 3.544 ; 3.762        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_active                          ;
; 3.544 ; 3.762        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_close_pending                   ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.READ_ADDRESS_2                                                                                      ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.READ_ENABLE                                                                                         ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.WRITE_ENABLE                                                                                        ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[56]            ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[58]            ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[34] ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[35] ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[39] ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[43] ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[45] ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[52]           ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[61]           ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[19] ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[24] ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[25] ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[26] ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[27] ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[28] ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[32] ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~10            ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~12            ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~13            ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~14            ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~15            ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~17            ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~18            ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~19            ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[28]           ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_bufaddr[17]              ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_bufaddr[19]              ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_bufaddr[20]              ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_bufaddr[21]              ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_data[1]                         ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_data[3]                         ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_data[5]                         ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_data[6]                         ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_data[7]                         ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_data[0]                         ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_data[1]                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.634 ; 3.852        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][9]                                                                                                                    ;
; 3.634 ; 3.852        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[10]                                                                                                                      ;
; 3.634 ; 3.852        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[11]                                                                                                                      ;
; 3.634 ; 3.852        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[2]                                                                                                                       ;
; 3.634 ; 3.852        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[3]                                                                                                                       ;
; 3.634 ; 3.852        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[7]                                                                                                                       ;
; 3.634 ; 3.852        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[11]                                                                                                                      ;
; 3.636 ; 3.854        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][15]                                                                                                                   ;
; 3.636 ; 3.854        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][7]                                                                                                                    ;
; 3.637 ; 3.855        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][6]                                                                                                                    ;
; 3.638 ; 3.856        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][11]                                                                                                                   ;
; 3.638 ; 3.856        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][14]                                                                                                                   ;
; 3.638 ; 3.856        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuSGkG[2]                                                                                                                       ;
; 3.638 ; 3.856        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuSGkG[4]                                                                                                                       ;
; 3.639 ; 3.857        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]  ;
; 3.639 ; 3.857        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ;
; 3.639 ; 3.857        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[13] ;
; 3.639 ; 3.857        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ;
; 3.639 ; 3.857        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ;
; 3.639 ; 3.857        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][0]                                                                                                                    ;
; 3.639 ; 3.857        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][8]                                                                                                                    ;
; 3.639 ; 3.857        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[1][0]                                                                                                                    ;
; 3.639 ; 3.857        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[1][8]                                                                                                                    ;
; 3.639 ; 3.857        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][6]                                                                                                                    ;
; 3.640 ; 3.858        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[3][10]                                                                                                                   ;
; 3.640 ; 3.858        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[3][2]                                                                                                                    ;
; 3.640 ; 3.858        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[41]                                                                                                                      ;
; 3.640 ; 3.858        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRBFgxj                                                                                                                          ;
; 3.640 ; 3.858        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                                                                                                                       ;
; 3.640 ; 3.858        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                                                                                                                       ;
; 3.640 ; 3.858        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                                                                                                                       ;
; 3.640 ; 3.858        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                                                                                                                       ;
; 3.640 ; 3.858        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                                                                                                                       ;
; 3.640 ; 3.858        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                                                                                                                       ;
; 3.640 ; 3.858        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                                                                                                                       ;
; 3.641 ; 3.859        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][0]                                                                                                                    ;
; 3.641 ; 3.859        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][10]                                                                                                                   ;
; 3.641 ; 3.859        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][11]                                                                                                                   ;
; 3.641 ; 3.859        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][12]                                                                                                                   ;
; 3.641 ; 3.859        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][13]                                                                                                                   ;
; 3.641 ; 3.859        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][1]                                                                                                                    ;
; 3.641 ; 3.859        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][2]                                                                                                                    ;
; 3.641 ; 3.859        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][3]                                                                                                                    ;
; 3.641 ; 3.859        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][4]                                                                                                                    ;
; 3.641 ; 3.859        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][5]                                                                                                                    ;
; 3.641 ; 3.859        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][8]                                                                                                                    ;
; 3.641 ; 3.859        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][9]                                                                                                                    ;
; 3.641 ; 3.859        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[12]                                                                                                                      ;
; 3.642 ; 3.860        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[14]                                                                                                                      ;
; 3.642 ; 3.860        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[27]                                                                                                                      ;
; 3.642 ; 3.860        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[30]                                                                                                                      ;
; 3.642 ; 3.860        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[31]                                                                                                                      ;
; 3.642 ; 3.860        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[46]                                                                                                                      ;
; 3.642 ; 3.860        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                                                                                                                       ;
; 3.642 ; 3.860        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                                                                                                                       ;
; 3.642 ; 3.860        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[4]                                                                                                                       ;
; 3.642 ; 3.860        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                                                                                                                       ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.00                                                                                                                       ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.01                                                                                                                       ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.10                                                                                                                       ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.11                                                                                                                       ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[6]                                                                                                                       ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[7]                                                                                                                       ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVReDgSz                                                                                                                          ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRYrDeq                                                                                                                          ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                                                                                                       ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                                                                                                       ;
; 3.643 ; 3.861        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                                                                                                       ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                        ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                                        ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                         ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                         ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]              ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]             ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRuSGkG[1]                                                                                                     ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRuSGkG[2]                                                                                                     ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[0]                                                                                                                       ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRkYjoK[0]                                                                                                                       ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRkYjoK[1]                                                                                                                       ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[0]                                                                                                                       ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[10]                                                                                                                      ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[12]                                                                                                                      ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[13]                                                                                                                      ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[1]                                                                                                                       ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[2]                                                                                                                       ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[3]                                                                                                                       ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[4]                                                                                                                       ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[5]                                                                                                                       ;
; 3.644 ; 3.862        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[6]                                                                                                                       ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                                                       ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[9]                                                                                                                       ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[9]                                                                                                                       ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[14]                                                                                                                      ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRqgWth[0]                                                                                                                       ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[7]                                                                                                                       ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp                                                                                               ;
; 3.645 ; 3.863        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRghRLy                                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                          ; Clock Edge ; Target                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3.971 ; 3.971        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.023 ; 4.023        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_refclk'                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; 4.824 ; 4.824        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 4.931 ; 4.931        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.940 ; 4.940        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.940 ; 4.940        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.940 ; 4.940        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.940 ; 4.940        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.940 ; 4.940        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.058 ; 5.058        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.058 ; 5.058        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.058 ; 5.058        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.058 ; 5.058        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.058 ; 5.058        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.067 ; 5.067        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.168 ; 5.168        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; pcie_refclk ; Rise       ; pcie_refclk                                                                                                   ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.705 ; 49.938       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a16~portb_address_reg0                                                         ;
; 49.705 ; 49.938       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a1~portb_address_reg0                                                          ;
; 49.705 ; 49.938       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a26~portb_address_reg0                                                         ;
; 49.705 ; 49.938       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a6~portb_address_reg0                                                          ;
; 49.705 ; 49.938       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a17~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a23~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a24~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a25~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a31~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a50~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a71~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a75~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a13~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a15~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a2~portb_address_reg0                                                          ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a32~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a41~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a43~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a45~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a60~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a66~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a9~portb_address_reg0                                                          ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a28~portb_address_reg0                                                         ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a30~portb_address_reg0                                                         ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a35~portb_address_reg0                                                         ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a47~portb_address_reg0                                                         ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a48~portb_address_reg0                                                         ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a51~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a19~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a33~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a46~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a4~portb_address_reg0                                                          ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a52~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a57~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a5~portb_address_reg0                                                          ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a68~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a7~portb_address_reg0                                                          ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a12~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a14~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a20~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a29~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a39~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a40~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a42~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a63~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a64~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a65~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a74~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a10~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a11~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a55~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a56~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a69~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a73~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a77~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a27~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a34~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a38~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a61~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a67~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a70~portb_address_reg0                                                         ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a3~portb_address_reg0                                                          ;
; 49.713 ; 49.946       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a49~portb_address_reg0                                                         ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a53~portb_address_reg0                                                         ;
; 49.714 ; 49.947       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a58~portb_address_reg0                                                         ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a22~portb_address_reg0                                                         ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a59~portb_address_reg0                                                         ;
; 49.715 ; 49.948       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a76~portb_address_reg0                                                         ;
; 49.718 ; 49.951       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a62~portb_address_reg0                                                         ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a21~portb_address_reg0                                                         ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a37~portb_address_reg0                                                         ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ;
; 49.762 ; 49.980       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                    ;
; 49.762 ; 49.980       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                    ;
; 49.762 ; 49.980       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                    ;
; 49.762 ; 49.980       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                    ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                  ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                     ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                     ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                     ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                     ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                     ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                    ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                    ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                               ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                               ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                               ;
; 49.763 ; 49.981       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.359  ; 2.378  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 4.810  ; 4.766  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; -0.115 ; 0.094  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 0.312  ; 0.527  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 0.265  ; 0.470  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; -0.245 ; 0.030  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; -0.154 ; 0.151  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; -0.051 ; 0.271  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 0.693  ; 0.842  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; -0.325 ; -0.065 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; -0.538 ; -0.259 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.174  ; 0.494  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.174  ; 0.494  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; pcie_perstn         ; pcie_refclk         ; 2.923  ; 3.289  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; 1.555  ; 1.810  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; 1.555  ; 1.810  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; 1.033  ; 1.350  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; 1.021  ; 1.301  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; 0.847  ; 1.183  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; 1.060  ; 1.348  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; 1.153  ; 1.498  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; 1.059  ; 1.359  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; 1.225  ; 1.580  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.990  ; 0.908  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.000  ; -0.074 ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 1.134  ; 0.941  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 0.820  ; 0.646  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 1.387  ; 1.244  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; 1.212  ; 0.929  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; 0.983  ; 0.720  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; 1.104  ; 0.822  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 0.964  ; 0.730  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; 1.110  ; 0.819  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 1.273  ; 1.009  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.606  ; 0.305  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.606  ; 0.305  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; pcie_perstn         ; pcie_refclk         ; -2.298 ; -2.655 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; -0.223 ; -0.497 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; -0.223 ; -0.497 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; -0.329 ; -0.645 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; -0.452 ; -0.730 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; -0.285 ; -0.618 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; -0.489 ; -0.776 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; -0.580 ; -0.920 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; -0.490 ; -0.787 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; -0.649 ; -1.000 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 13.132 ; 13.744 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 5.162  ; 5.015  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 5.061  ; 5.014  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 7.437  ; 7.563  ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; clk_50              ; 14.186 ; 13.861 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[0]                                                                                                                                                                       ; clk_50              ; 13.243 ; 13.101 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[1]                                                                                                                                                                       ; clk_50              ; 14.186 ; 13.861 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[2]                                                                                                                                                                       ; clk_50              ; 13.858 ; 13.607 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[3]                                                                                                                                                                       ; clk_50              ; 13.909 ; 13.604 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 18.601 ; 18.176 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 17.693 ; 17.452 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 18.601 ; 18.176 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 18.090 ; 17.819 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 17.934 ; 17.628 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 11.225 ; 11.349 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 8.514  ; 8.545  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 9.408  ; 9.517  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 10.035 ; 10.221 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 11.225 ; 11.349 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 6.478  ; 6.441  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 5.156  ; 5.130  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 5.419  ; 5.381  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 5.156  ; 5.130  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 5.419  ; 5.381  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 11.195 ; 11.803 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 4.799  ; 4.645  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 4.534  ; 4.455  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 7.156  ; 7.275  ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; clk_50              ; 12.577 ; 12.435 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[0]                                                                                                                                                                       ; clk_50              ; 12.577 ; 12.435 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[1]                                                                                                                                                                       ; clk_50              ; 13.501 ; 13.191 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[2]                                                                                                                                                                       ; clk_50              ; 13.135 ; 12.885 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[3]                                                                                                                                                                       ; clk_50              ; 13.236 ; 12.944 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 9.633  ; 9.572  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 9.633  ; 9.572  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 10.677 ; 10.500 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 10.006 ; 9.841  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 10.452 ; 10.287 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 8.174  ; 8.205  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 8.174  ; 8.205  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 9.031  ; 9.137  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 9.634  ; 9.813  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 10.776 ; 10.897 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 6.119  ; 6.095  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 4.927  ; 4.902  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 5.179  ; 5.143  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 4.927  ; 4.902  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 5.179  ; 5.143  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 6.411 ;    ;    ; 6.784 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 6.411 ;    ;    ; 6.784 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 6.411 ;    ;    ; 6.784 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                            ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 6.172 ;    ;    ; 6.535 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 6.172 ;    ;    ; 6.535 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 6.172 ;    ;    ; 6.535 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 2.899  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.422  ; 0.000         ;
; n/a                                                                                               ; 15.475 ; 0.000         ;
; clk_50                                                                                            ; 16.297 ; 0.000         ;
; altera_reserved_tck                                                                               ; 46.382 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                          ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clkpll|auto_generated|pll1|clk[0]                                                                 ; -0.196 ; -0.329        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.020  ; 0.000         ;
; altera_reserved_tck                                                                               ; 0.180  ; 0.000         ;
; clk_50                                                                                            ; 0.180  ; 0.000         ;
; n/a                                                                                               ; 2.502  ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 4.992  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 5.639  ; 0.000         ;
; altera_reserved_tck                                                                               ; 49.383 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.492 ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 0.495 ; 0.000         ;
; altera_reserved_tck                                                                               ; 0.496 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                           ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                            ; 0.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout     ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout        ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.679  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 3.744  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; 3.994  ; 0.000         ;
; pcie_refclk                                                                                       ; 4.570  ; 0.000         ;
; altera_reserved_tck                                                                               ; 49.414 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                               ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 2.899 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|reconfig_togxb_busy_reg[0] ; clk_50                            ; clkpll|auto_generated|pll1|clk[0] ; 4.000        ; 1.449      ; 2.487      ;
; 3.816 ; clkpll|auto_generated|pll1|clk[0]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 4.000        ; 2.365      ; 2.536      ;
; 3.886 ; clkpll|auto_generated|pll1|clk[0]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 4.000        ; 2.398      ; 2.499      ;
; 4.218 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.929      ;
; 4.252 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.895      ;
; 4.277 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.870      ;
; 4.340 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.807      ;
; 4.355 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.789      ;
; 4.355 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.789      ;
; 4.355 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.789      ;
; 4.356 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.788      ;
; 4.356 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.788      ;
; 4.356 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.788      ;
; 4.357 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.790      ;
; 4.374 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.773      ;
; 4.376 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.768      ;
; 4.376 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.768      ;
; 4.376 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.768      ;
; 4.393 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.764      ;
; 4.393 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.764      ;
; 4.394 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.763      ;
; 4.394 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.763      ;
; 4.394 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.763      ;
; 4.394 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.763      ;
; 4.395 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.762      ;
; 4.395 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.762      ;
; 4.396 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.261     ; 3.330      ;
; 4.396 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.261     ; 3.330      ;
; 4.396 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.261     ; 3.330      ;
; 4.398 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.759      ;
; 4.399 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.758      ;
; 4.399 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.748      ;
; 4.399 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.758      ;
; 4.400 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.757      ;
; 4.402 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[14]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.755      ;
; 4.403 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[9]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.149      ; 3.733      ;
; 4.403 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.754      ;
; 4.411 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.736      ;
; 4.414 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.743      ;
; 4.414 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.743      ;
; 4.415 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.742      ;
; 4.415 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.742      ;
; 4.419 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.738      ;
; 4.420 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.724      ;
; 4.420 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.724      ;
; 4.420 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.724      ;
; 4.420 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.727      ;
; 4.420 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.737      ;
; 4.421 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.726      ;
; 4.421 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.726      ;
; 4.421 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.726      ;
; 4.423 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[12]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.734      ;
; 4.425 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.719      ;
; 4.425 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.719      ;
; 4.425 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.719      ;
; 4.429 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 3.497      ;
; 4.431 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[9]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.149      ; 3.705      ;
; 4.436 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.509      ;
; 4.436 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.509      ;
; 4.436 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.042     ; 3.509      ;
; 4.439 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.156      ; 3.704      ;
; 4.439 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.156      ; 3.704      ;
; 4.439 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.156      ; 3.704      ;
; 4.439 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[7]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 3.488      ;
; 4.439 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[7]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 3.488      ;
; 4.439 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[7]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.060     ; 3.488      ;
; 4.441 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 3.485      ;
; 4.441 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 3.485      ;
; 4.441 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 3.485      ;
; 4.441 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[9]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.261     ; 3.285      ;
; 4.441 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[9]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.261     ; 3.285      ;
; 4.441 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[9]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.261     ; 3.285      ;
; 4.451 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 3.475      ;
; 4.451 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 3.475      ;
; 4.452 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.692      ;
; 4.452 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.692      ;
; 4.452 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.157      ; 3.692      ;
; 4.453 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.694      ;
; 4.453 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.694      ;
; 4.453 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.160      ; 3.694      ;
; 4.454 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[11]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.156      ; 3.689      ;
; 4.454 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[11]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.156      ; 3.689      ;
; 4.454 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[11]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.156      ; 3.689      ;
; 4.457 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 3.469      ;
; 4.458 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.699      ;
; 4.458 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.699      ;
; 4.459 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.173      ; 3.701      ;
; 4.459 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.173      ; 3.701      ;
; 4.459 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.698      ;
; 4.459 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.698      ;
; 4.460 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.173      ; 3.700      ;
; 4.460 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.173      ; 3.700      ;
; 4.463 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.694      ;
; 4.463 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.694      ;
; 4.463 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.694      ;
; 4.464 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.693      ;
; 4.464 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.693      ;
; 4.464 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.173      ; 3.696      ;
; 4.464 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.170      ; 3.693      ;
; 4.465 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.149      ; 3.671      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.422 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]            ; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4.000        ; 0.584      ; 1.089      ;
; 4.033 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                                                                                                      ; current_state.WRITE_CONFIG                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.078     ; 2.736      ;
; 4.087 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                                                                                                      ; current_state.READ_CONFIG                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.078     ; 2.682      ;
; 4.222 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                                                                                                      ; current_state.WRITE_CONFIG_ALL                                                                         ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.887     ; 2.738      ;
; 4.306 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0                                                   ; current_state.WRITE_CONFIG                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.494      ;
; 4.353 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~50           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.564      ;
; 4.353 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~52           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.564      ;
; 4.353 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~48           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.564      ;
; 4.353 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~46           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.564      ;
; 4.354 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[1]                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 3.561      ;
; 4.355 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 3.565      ;
; 4.359 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 3.561      ;
; 4.359 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~50           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.558      ;
; 4.359 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~52           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.558      ;
; 4.359 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~48           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.558      ;
; 4.359 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~46           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.558      ;
; 4.360 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0                                                   ; current_state.READ_CONFIG                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.440      ;
; 4.362 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[3]                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 3.553      ;
; 4.378 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                                                                                                      ; current_state.READ_ENABLE                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.889     ; 2.580      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[0]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[1]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[2]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[3]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[4]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[5]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[6]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[7]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[8]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[9]                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[10]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[11]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[12]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[13]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[14]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.387 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; feCounter[15]                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.141     ; 2.319      ;
; 4.396 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[4]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 3.524      ;
; 4.400 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[4]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 3.520      ;
; 4.402 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[3]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 3.518      ;
; 4.403 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[0]                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 3.512      ;
; 4.406 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[3]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 3.514      ;
; 4.413 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[1]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 3.506      ;
; 4.417 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[1]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 3.502      ;
; 4.423 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 3.497      ;
; 4.430 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~45           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.504      ;
; 4.430 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[5]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~47           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.504      ;
; 4.430 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[3]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 3.502      ;
; 4.436 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[2]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.066     ; 3.485      ;
; 4.436 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~45           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.498      ;
; 4.436 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[6]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~47           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 3.498      ;
; 4.440 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[2]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.066     ; 3.481      ;
; 4.451 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_start_DWoffset[13]                                                                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.126      ; 3.662      ;
; 4.454 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; current_state.WRITE_CONFIG                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.100     ; 2.293      ;
; 4.455 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                                                                                                      ; current_state.WRITE_ADDRESS_2                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.883     ; 2.509      ;
; 4.464 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[4]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 3.456      ;
; 4.467 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[11]                                                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 3.459      ;
; 4.470 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[2]                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 3.445      ;
; 4.470 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[3]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 3.450      ;
; 4.471 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[11]                                                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 3.455      ;
; 4.474 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                                                                                                      ; current_state.WRITE_ENABLE                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.889     ; 2.484      ;
; 4.481 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[1]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 3.438      ;
; 4.481 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                                                                                                      ; current_state.WRITE_ENABLE_FROM_FE                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.887     ; 2.479      ;
; 4.482 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_start_DWoffset[13]                                                                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.126      ; 3.631      ;
; 4.483 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[8]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~50           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.434      ;
; 4.483 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[8]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~52           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.434      ;
; 4.483 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[8]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~48           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.434      ;
; 4.483 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[8]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~46           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.434      ;
; 4.485 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 3.651      ;
; 4.485 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0                                                   ; current_state.WRITE_CONFIG                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.187     ; 3.315      ;
; 4.490 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_bufaddr[3]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.126      ; 3.623      ;
; 4.491 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[59] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 3.429      ;
; 4.493 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_start_DWoffset[5]                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 3.422      ;
; 4.495 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0                                                   ; current_state.WRITE_CONFIG_ALL                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.004      ; 3.496      ;
; 4.495 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[58] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 3.425      ;
; 4.498 ; feCounter[11]                                                                                                                                                                                 ; current_state.WRITE_CONFIG                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.018     ; 3.471      ;
; 4.498 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[5]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 3.434      ;
; 4.502 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[7]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~50           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.415      ;
; 4.502 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[7]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~52           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.415      ;
; 4.502 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[7]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~48           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.415      ;
; 4.502 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[7]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~46           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.415      ;
; 4.503 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                                                                                                      ; current_state.READ_ADDRESS_2                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.889     ; 2.455      ;
; 4.504 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[2]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.066     ; 3.417      ;
; 4.505 ; feCounter[12]                                                                                                                                                                                 ; current_state.WRITE_CONFIG                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.018     ; 3.464      ;
; 4.508 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                                                                                                                    ; current_state.READ_CONFIG                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.100     ; 2.239      ;
; 4.514 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[5]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 3.406      ;
; 4.515 ; feCounter[10]                                                                                                                                                                                 ; current_state.WRITE_CONFIG                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.018     ; 3.454      ;
; 4.518 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[9]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 3.408      ;
; 4.518 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[5]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 3.402      ;
; 4.522 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[9]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 3.404      ;
; 4.525 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[3]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.126      ; 3.588      ;
; 4.525 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 3.611      ;
; 4.526 ; feCounter[6]                                                                                                                                                                                  ; current_state.WRITE_CONFIG                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.018     ; 3.443      ;
; 4.530 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[1]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~50           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 3.368      ;
; 4.530 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[1]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~52           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 3.368      ;
; 4.530 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[1]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~48           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 3.368      ;
; 4.530 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|buf_ctrl_reg[1]                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_offsets~46           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 3.368      ;
; 4.531 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 3.606      ;
; 4.531 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_bufaddr[2]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.126      ; 3.582      ;
; 4.532 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 3.605      ;
; 4.532 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[4]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[59] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 3.388      ;
; 4.533 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.150      ; 3.604      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 15.475 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 4.525      ;
; 15.475 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 4.525      ;
; 15.475 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 4.525      ;
; 15.635 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.776     ; 2.589      ;
; 16.384 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.476     ; 1.140      ;
; 16.944 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.476     ; 0.580      ;
; 16.944 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.476     ; 0.580      ;
; 17.104 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.476     ; 0.420      ;
; 17.104 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.476     ; 0.420      ;
; 17.128 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.774     ; 1.098      ;
; 17.130 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.774     ; 1.096      ;
; 17.141 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.774     ; 1.085      ;
; 17.221 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.774     ; 1.005      ;
; 17.229 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.774     ; 0.997      ;
; 17.305 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.774     ; 0.921      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.297 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 3.648      ;
; 16.320 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 3.625      ;
; 16.480 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 3.465      ;
; 16.538 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 3.414      ;
; 16.705 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 3.240      ;
; 16.722 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 3.230      ;
; 16.728 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 3.217      ;
; 16.794 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 3.150      ;
; 16.836 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 3.116      ;
; 16.853 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 3.099      ;
; 16.888 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 3.057      ;
; 16.946 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 3.006      ;
; 16.989 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.031     ; 2.967      ;
; 17.020 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.054     ; 2.913      ;
; 17.022 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.054     ; 2.911      ;
; 17.022 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.054     ; 2.911      ;
; 17.022 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.031     ; 2.934      ;
; 17.031 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.054     ; 2.902      ;
; 17.033 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.054     ; 2.900      ;
; 17.033 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.054     ; 2.900      ;
; 17.078 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.142      ;
; 17.119 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.825      ;
; 17.130 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 2.822      ;
; 17.138 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.082      ;
; 17.158 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.787      ;
; 17.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.768      ;
; 17.204 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.740      ;
; 17.217 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 2.724      ;
; 17.244 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 2.708      ;
; 17.258 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 1.962      ;
; 17.261 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 2.691      ;
; 17.266 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 1.954      ;
; 17.301 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.054     ; 2.632      ;
; 17.302 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.642      ;
; 17.303 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.054     ; 2.630      ;
; 17.303 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.054     ; 2.630      ;
; 17.312 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.636      ;
; 17.319 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 1.913      ;
; 17.320 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.628      ;
; 17.345 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 2.607      ;
; 17.360 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.591      ;
; 17.396 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 1.828      ;
; 17.397 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.031     ; 2.559      ;
; 17.426 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 1.806      ;
; 17.430 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.031     ; 2.526      ;
; 17.451 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 20.000       ; -0.055     ; 2.481      ;
; 17.451 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk_50       ; clk_50      ; 20.000       ; -0.055     ; 2.481      ;
; 17.452 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.055     ; 2.480      ;
; 17.470 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 1.750      ;
; 17.483 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.457      ;
; 17.485 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.455      ;
; 17.485 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.455      ;
; 17.494 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 1.730      ;
; 17.500 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 20.000       ; -0.055     ; 2.432      ;
; 17.500 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk_50       ; clk_50      ; 20.000       ; -0.055     ; 2.432      ;
; 17.501 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.055     ; 2.431      ;
; 17.544 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.396      ;
; 17.544 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.407      ;
; 17.545 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.403      ;
; 17.546 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.394      ;
; 17.546 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.394      ;
; 17.553 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.395      ;
; 17.560 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.380      ;
; 17.562 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.378      ;
; 17.562 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.378      ;
; 17.566 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.379      ;
; 17.594 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.354      ;
; 17.625 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 2.316      ;
; 17.637 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.311      ;
; 17.688 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 20.000       ; -0.055     ; 2.244      ;
; 17.689 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; clk_50       ; clk_50      ; 20.000       ; -0.055     ; 2.243      ;
; 17.689 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 20.000       ; -0.055     ; 2.243      ;
; 17.695 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.054     ; 2.238      ;
; 17.702 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.054     ; 2.231      ;
; 17.702 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.054     ; 2.231      ;
; 17.712 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.032     ; 2.243      ;
; 17.717 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.223      ;
; 17.719 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.221      ;
; 17.719 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 2.221      ;
; 17.719 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.047     ; 1.501      ;
; 17.731 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 20.000       ; -0.055     ; 2.201      ;
; 17.731 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk_50       ; clk_50      ; 20.000       ; -0.055     ; 2.201      ;
; 17.732 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.055     ; 2.200      ;
; 17.741 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]                                                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 1.483      ;
; 17.744 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.207      ;
; 17.753 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 2.199      ;
; 17.766 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.182      ;
; 17.774 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.054     ; 2.159      ;
; 17.774 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.032     ; 2.181      ;
; 17.783 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.163      ;
; 17.789 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.032     ; 2.166      ;
; 17.790 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.154      ;
; 17.792 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.152      ;
; 17.792 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.152      ;
; 17.811 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.032     ; 2.144      ;
; 17.817 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.036     ; 2.134      ;
; 17.827 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.121      ;
; 17.844 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.032     ; 2.111      ;
; 17.845 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.032     ; 2.110      ;
; 17.852 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.032     ; 2.103      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 3.909      ;
; 46.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 3.881      ;
; 46.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 3.776      ;
; 46.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.304      ; 3.716      ;
; 46.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 3.502      ;
; 46.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 3.412      ;
; 46.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 3.330      ;
; 47.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 3.212      ;
; 47.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 3.075      ;
; 47.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 3.064      ;
; 47.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 2.959      ;
; 47.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 2.803      ;
; 47.513 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 2.784      ;
; 47.522 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 2.778      ;
; 47.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 2.660      ;
; 48.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 2.293      ;
; 48.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 2.139      ;
; 48.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 1.797      ;
; 48.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 1.685      ;
; 48.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 1.670      ;
; 48.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 1.656      ;
; 48.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.294      ; 1.481      ;
; 48.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 1.489      ;
; 49.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 0.562      ;
; 96.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.430      ;
; 96.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.430      ;
; 96.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.430      ;
; 96.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.430      ;
; 96.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.430      ;
; 96.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.430      ;
; 96.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.430      ;
; 96.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.430      ;
; 96.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.430      ;
; 96.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.430      ;
; 96.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.430      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.413      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.413      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.413      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.413      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.413      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.413      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.413      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.413      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.413      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.413      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 3.413      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.344      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.344      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.344      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.344      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.344      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.344      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.344      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.344      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.344      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.344      ;
; 96.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.344      ;
; 96.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.299      ;
; 96.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.299      ;
; 96.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.299      ;
; 96.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.299      ;
; 96.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.299      ;
; 96.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.299      ;
; 96.672 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a65~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.185     ; 3.130      ;
; 96.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.282      ;
; 96.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.282      ;
; 96.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.282      ;
; 96.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.282      ;
; 96.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.282      ;
; 96.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 3.282      ;
; 96.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a5~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.227     ; 3.068      ;
; 96.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.213      ;
; 96.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.213      ;
; 96.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.213      ;
; 96.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.213      ;
; 96.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.213      ;
; 96.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.213      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a59~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.196     ; 2.977      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.128      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.128      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.128      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.128      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.128      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.128      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.128      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.128      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.128      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.128      ;
; 96.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.023     ; 3.128      ;
; 96.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a61~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.180     ; 2.957      ;
; 96.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a46~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.220     ; 2.912      ;
; 96.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a14~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.162     ; 2.901      ;
; 96.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a67~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.167     ; 2.890      ;
; 96.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a54~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.188     ; 2.864      ;
; 96.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a38~portb_address_reg0             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.166     ; 2.854      ;
; 96.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.997      ;
; 96.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.997      ;
; 96.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.997      ;
; 96.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.997      ;
; 96.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 2.997      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                     ; Launch Clock                                                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.196 ; clkpll|auto_generated|pll1|clk[0]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 2.509      ; 2.397      ;
; -0.133 ; clkpll|auto_generated|pll1|clk[0]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                          ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 2.474      ; 2.425      ;
; 0.115  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a39~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.476      ;
; 0.117  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a70~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.459      ;
; 0.126  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a4~porta_datain_reg0   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.461      ;
; 0.126  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a18~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.468      ;
; 0.127  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a24~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.462      ;
; 0.128  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a0~porta_datain_reg0   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.462      ;
; 0.132  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a2~porta_datain_reg0   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.467      ;
; 0.138  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a16~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.468      ;
; 0.145  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a6~porta_datain_reg0   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.478      ;
; 0.145  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a58~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.481      ;
; 0.147  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a45~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.478      ;
; 0.152  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[26]                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.081      ; 1.477      ;
; 0.152  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[24]                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.129      ; 1.525      ;
; 0.152  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|reconfig_togxb_busy_reg[0]                                                       ; clk_50                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.749      ; 2.085      ;
; 0.155  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRgbDFk:SVRPtkiW|SVRaVTNl[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[20]                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.291      ; 1.690      ;
; 0.155  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[24]                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.081      ; 1.480      ;
; 0.159  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a39~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.499      ;
; 0.161  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a73~porta_datain_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.491      ;
; 0.164  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[20]                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.116      ; 1.524      ;
; 0.164  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a4~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.493      ;
; 0.171  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]                                                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]                                                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]                                                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[2]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[1]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.307      ;
; 0.172  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRoAAnA                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRoAAnA                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRvUgbq                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRvUgbq                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRhWcSo                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRhWcSo                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRqmAuZ[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRqmAuZ[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVReDgSz                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVReDgSz                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.10                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.10                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.172  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.11                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.11                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.307      ;
; 0.173  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[27]                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.126      ; 1.543      ;
; 0.173  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.177  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[18]                                                                                                                ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.104      ; 1.525      ;
; 0.177  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a4~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.507      ;
; 0.178  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.093      ; 1.515      ;
; 0.179  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a44~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.514      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVREFumw|SVRVoBcb                                                                                                                                      ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVREFumw|SVRVoBcb                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRilPyS|SVRVoBcb                                                                                                                                      ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRilPyS|SVRVoBcb                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRfAYpj                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRfAYpj                                                                                                                                ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[2]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[5]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[3]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[1]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[4]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRpkotX.00                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRpkotX.00                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[7]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[7]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[6]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[6]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRkxDaI                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRkxDaI                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRFLoar                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRFLoar                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRnsaYo                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRnsaYo                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBAlYr                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBAlYr                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRKZfgB[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRKZfgB[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRvjWqR[11]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRvjWqR[11]                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; debouncer:d2|button_sample                                                                                                                                                                    ; debouncer:d2|button_sample                                                                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; debouncer:d2|button_debounced                                                                                                                                                                 ; debouncer:d2|button_debounced                                                                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]                                                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRgrPOX                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRgrPOX                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRMXLRR|SVRVoBcb                                                                                                                                      ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRMXLRR|SVRVoBcb                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRbjGYb|SVRVoBcb                                                                                                                                      ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRIUHgT:SVRbjGYb|SVRVoBcb                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]                                                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2]                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]                                                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]                                                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[0]                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]                                                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]                                                                                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[22]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[22]                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[21]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[21]                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRiBDIb.SVROoABb                                                                                                           ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRiBDIb.SVROoABb                                                                                                                                         ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRfAYpj                                                                                                  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRfAYpj                                                                                                                                ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[20]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[20]                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[17]                                                                                                                ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRBAPNY:SVRzGqmq|SVRKtpgZ[17]                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRgrPOX                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRgrPOX                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a7~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.512      ;
; 0.180  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuzTwK[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuzTwK[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuzTwK[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuzTwK[1]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRxObZG[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRxObZG[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRxObZG[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRxObZG[1]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRKZfgB[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRsbAVU:SVRJaNxX|SVRKZfgB[1]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRxCrFk                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRxCrFk                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRWFSdJ[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRWFSdJ[1]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRWFSdJ[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRWFSdJ[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRlxgFy                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRlxgFy                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[0]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[8]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[8]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[4]                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                    ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.020 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                                                                ; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.770      ; 0.984      ;
; 0.095 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[17]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.432      ;
; 0.096 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[4]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.433      ;
; 0.102 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[3]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.439      ;
; 0.131 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[30]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.468      ;
; 0.132 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[15]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.469      ;
; 0.136 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[0]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.473      ;
; 0.136 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[4]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.469      ;
; 0.137 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[13]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.474      ;
; 0.138 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[3]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a6~porta_address_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.469      ;
; 0.138 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[8]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.474      ;
; 0.138 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[7]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.472      ;
; 0.138 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[16]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.475      ;
; 0.139 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[0]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.471      ;
; 0.140 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[10]                                                                                             ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.474      ;
; 0.141 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[7]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.475      ;
; 0.141 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[0]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.473      ;
; 0.141 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[1]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.478      ;
; 0.141 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram3[0]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.474      ;
; 0.141 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram3[3]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.474      ;
; 0.141 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[6]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.474      ;
; 0.142 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[24]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.478      ;
; 0.142 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[3]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.479      ;
; 0.142 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[2]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.479      ;
; 0.142 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[2]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.479      ;
; 0.142 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[3]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.479      ;
; 0.142 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[2]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.475      ;
; 0.143 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[0]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.477      ;
; 0.143 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[1]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.476      ;
; 0.143 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[4]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.476      ;
; 0.143 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[1]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.476      ;
; 0.144 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[0]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.477      ;
; 0.144 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[2]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.477      ;
; 0.145 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[6]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.482      ;
; 0.145 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[24]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.482      ;
; 0.145 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[5]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.478      ;
; 0.145 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[0]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.478      ;
; 0.146 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[26]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.483      ;
; 0.146 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram3[7]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.479      ;
; 0.147 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[4]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.481      ;
; 0.147 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[9]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.481      ;
; 0.147 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[2]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.484      ;
; 0.147 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram3[6]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.480      ;
; 0.147 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[6]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.480      ;
; 0.147 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[7]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.480      ;
; 0.148 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram3[1]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.481      ;
; 0.148 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram3[2]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.481      ;
; 0.149 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[11]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.486      ;
; 0.149 ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|cntr_6tb:wr_ptr|counter_reg_bit[3]                                                                                             ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.484      ;
; 0.149 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram2[3]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.482      ;
; 0.150 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_writeidx[1]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.486      ;
; 0.151 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[0]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a6~porta_address_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.482      ;
; 0.151 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[3]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.484      ;
; 0.152 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[19]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.488      ;
; 0.152 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_writeidx[0]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.488      ;
; 0.152 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[25]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.489      ;
; 0.152 ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|cntr_6tb:wr_ptr|counter_reg_bit[1]                                                                                             ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.487      ;
; 0.153 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[25]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.489      ;
; 0.154 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[2]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.488      ;
; 0.154 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[8]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.488      ;
; 0.154 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[1]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.488      ;
; 0.154 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[18]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.490      ;
; 0.154 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[12]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.491      ;
; 0.154 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|wr_pointer_d[4]                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[3]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.489      ;
; 0.155 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[2]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.489      ;
; 0.156 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[7]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.492      ;
; 0.156 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[9]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.492      ;
; 0.156 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[29]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.493      ;
; 0.156 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[14]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.493      ;
; 0.156 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|wr_pointer_d[1]                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|wr_pointer_d[5]                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram0[5]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.489      ;
; 0.158 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[5]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.494      ;
; 0.158 ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|cntr_6tb:wr_ptr|counter_reg_bit[9]                                                                                             ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.493      ;
; 0.159 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[5]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.492      ;
; 0.160 ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|cntr_6tb:wr_ptr|counter_reg_bit[0]                                                                                             ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.495      ;
; 0.161 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_writeidx[2]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.497      ;
; 0.161 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|fifo_dwr_ram3[5]                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.494      ;
; 0.162 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[1]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.496      ;
; 0.162 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[6]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.496      ;
; 0.162 ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|cntr_6tb:wr_ptr|counter_reg_bit[5]                                                                                             ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.497      ;
; 0.163 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[1]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a6~porta_address_reg0  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.494      ;
; 0.163 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[9]                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.499      ;
; 0.166 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_writeidx[3]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.502      ;
; 0.166 ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|cntr_6tb:wr_ptr|counter_reg_bit[8]                                                                                             ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.501      ;
; 0.168 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[0]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.502      ;
; 0.170 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRgbDFk:SVRPtkiW|SVRXruRB                                                                                                                    ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRgbDFk:SVRPtkiW|SVRXruRB                                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; current_state.WRITE_ENABLE_FROM_FULL                                                                                                                                                          ; current_state.WRITE_ENABLE_FROM_FULL                                                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; current_state.WRITE_ADDRESS_2                                                                                                                                                                 ; current_state.WRITE_ADDRESS_2                                                                                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                                                                                                         ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                                                                                                                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; current_state.WAIT_FOR_FS                                                                                                                                                                     ; current_state.WAIT_FOR_FS                                                                                                                                                                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; current_state.READ_ENABLE                                                                                                                                                                     ; current_state.READ_ENABLE                                                                                                                                                                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; current_state.WRITE_ENABLE_FROM_FE                                                                                                                                                            ; current_state.WRITE_ENABLE_FROM_FE                                                                                                                                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.317      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.318      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.319      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.319      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.321      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.321      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.321      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                     ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                 ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                 ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                    ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                          ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                          ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                           ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                        ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                   ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                           ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]           ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.185 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[2]         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.312      ;
; 0.185 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[10]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.312      ;
; 0.186 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[6]         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[7]         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[28]        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[10]        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[11]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[27] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[15]        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[16]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.189 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.316      ;
; 0.190 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]     ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.318      ;
; 0.192 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.319      ;
; 0.198 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]      ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]      ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]     ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]     ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                     ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.327      ;
; 0.200 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]      ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[12]     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]     ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.326      ;
; 0.202 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[3]                          ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.329      ;
; 0.203 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.330      ;
; 0.204 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[1]                          ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.331      ;
; 0.204 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[2]                          ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.331      ;
; 0.211 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                             ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.337      ;
; 0.213 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.340      ;
; 0.216 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.343      ;
; 0.217 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.344      ;
; 0.222 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                     ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.349      ;
; 0.248 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.375      ;
; 0.248 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.375      ;
; 0.248 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[8]                          ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.375      ;
; 0.249 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                          ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[0]         ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.249 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.250 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.377      ;
; 0.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.378      ;
; 0.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.378      ;
; 0.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.378      ;
; 0.252 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]                          ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.379      ;
; 0.253 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.380      ;
; 0.254 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                          ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[1]         ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.380      ;
; 0.254 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.381      ;
; 0.255 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[6]                          ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.381      ;
; 0.256 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.383      ;
; 0.257 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[4]                          ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.383      ;
; 0.261 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]      ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD                     ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.390      ;
; 0.262 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                          ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.389      ;
; 0.262 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.389      ;
; 0.262 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.389      ;
; 0.264 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[18]        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.391      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.502 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.705     ; 0.797      ;
; 2.615 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.704     ; 0.911      ;
; 2.634 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.704     ; 0.930      ;
; 2.636 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.704     ; 0.932      ;
; 2.652 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.705     ; 0.947      ;
; 2.708 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.704     ; 1.004      ;
; 2.725 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.360     ; 0.365      ;
; 2.725 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.360     ; 0.365      ;
; 2.860 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.360     ; 0.500      ;
; 2.860 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.360     ; 0.500      ;
; 3.355 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.360     ; 0.995      ;
; 3.562 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 3.562      ;
; 3.562 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 3.562      ;
; 3.562 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 3.562      ;
; 3.985 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.706     ; 2.279      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                             ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuSGkG[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRlTqAH[7]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRFuCMU                                          ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.924      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[14]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.904      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[10]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.924      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.924      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.924      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[14]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.924      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRqYvKE[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                                            ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.904      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.904      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.904      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.904      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.904      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.904      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[5]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.904      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[14]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 2.904      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[15]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[15]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[13]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[13]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[12]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[12]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[11]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[10]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[10]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[9]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[8]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[5]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[5]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzEAqG[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRxmmsd[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 2.927      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 2.894      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[5]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 2.894      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 2.894      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 2.894      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 2.894      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 2.894      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 2.894      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVROcWEw[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 2.894      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRYWdnY                                          ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 2.894      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1100 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 2.893      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1100 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 2.893      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1101 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 2.893      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1101 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 2.893      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1111 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 2.893      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1111 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 2.893      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1110 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 2.893      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1110 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 2.893      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRubypl[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 2.894      ;
; 4.992 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRubypl[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 2.894      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.923      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 2.922      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[11]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.923      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[7]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.923      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[15]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.923      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[12]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 2.922      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[5]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 2.922      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 2.922      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[13]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.072     ; 2.922      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[9]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.923      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRbmDsz[8]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 2.923      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.905      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.905      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.905      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.905      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.905      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[5]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.905      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[5]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 2.908      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[0]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 2.909      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.905      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[6]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 2.908      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[3]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 2.908      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[1]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 2.908      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[2]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 2.909      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[4]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 2.908      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[7]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.905      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[7]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 2.909      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[8]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.905      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[8]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.085     ; 2.909      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[9]                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.905      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[10]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.905      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[11]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.905      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[12]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.905      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRYhvLf[13]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.089     ; 2.905      ;
; 4.993 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRXpQwl[13]                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.086     ; 2.908      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                     ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 5.639 ; debouncer:d2|button_debounced                                               ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[0]                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.112     ; 1.096      ;
; 5.639 ; debouncer:d2|button_debounced                                               ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -1.112     ; 1.096      ;
; 6.439 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[7]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.474      ;
; 6.439 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[6]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.474      ;
; 6.439 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[5]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.474      ;
; 6.439 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[4]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.474      ;
; 6.439 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[3]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.474      ;
; 6.439 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[1]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.474      ;
; 6.439 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[28]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.474      ;
; 6.439 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[23]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.474      ;
; 6.439 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[21]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.474      ;
; 6.439 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[20]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.474      ;
; 6.439 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[19]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.474      ;
; 6.439 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[16]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 1.474      ;
; 6.572 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[22]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.373      ;
; 6.572 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[17]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.373      ;
; 6.620 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[8]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.325      ;
; 6.620 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[2]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.325      ;
; 6.620 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[31]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.325      ;
; 6.620 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[30]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.325      ;
; 6.620 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[29]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.325      ;
; 6.620 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[18]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.325      ;
; 6.620 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[15]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.325      ;
; 6.620 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[14]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.325      ;
; 6.620 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[13]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.325      ;
; 6.620 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[12]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.325      ;
; 6.620 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[11]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.325      ;
; 6.620 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[10]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.325      ;
; 6.620 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[9]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.325      ;
; 6.732 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 1.182      ;
; 6.732 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[27]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 1.182      ;
; 6.732 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[26]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 1.182      ;
; 6.732 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[25]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 1.182      ;
; 6.732 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[24]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 1.182      ;
; 6.851 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 1.090      ;
; 6.851 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 1.090      ;
; 6.851 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 1.090      ;
; 6.851 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 1.090      ;
; 6.851 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 1.090      ;
; 6.851 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 1.090      ;
; 6.851 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 1.090      ;
; 6.874 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.071      ;
; 6.874 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.071      ;
; 6.874 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.071      ;
; 6.874 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.071      ;
; 6.874 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 1.071      ;
; 6.892 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 1.054      ;
; 6.892 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 1.054      ;
; 6.892 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 1.054      ;
; 6.892 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 1.054      ;
; 6.892 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 1.054      ;
; 6.892 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 1.054      ;
; 6.892 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 1.054      ;
; 6.892 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 1.054      ;
; 6.892 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 1.054      ;
; 6.892 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 1.054      ;
; 6.892 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 1.054      ;
; 6.892 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 1.054      ;
; 6.892 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 1.054      ;
; 6.892 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 1.054      ;
; 6.946 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[4]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 1.001      ;
; 6.946 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[3]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 1.001      ;
; 6.946 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[2]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 1.001      ;
; 6.946 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[1]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 1.001      ;
; 6.946 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[0]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 1.001      ;
; 6.946 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|hotrst_exit_r                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 1.001      ;
; 6.946 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dlup_exit_r                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 1.001      ;
; 6.946 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|l2_exit_r                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 1.001      ;
; 6.946 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|exits_r                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.040     ; 1.001      ;
; 6.996 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzeqir                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 0.946      ;
; 7.023 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 0.919      ;
; 7.023 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 0.919      ;
; 7.023 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 0.919      ;
; 7.023 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 0.919      ;
; 7.023 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 0.919      ;
; 7.023 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_stable         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 0.919      ;
; 7.023 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 0.919      ;
; 7.023 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 0.919      ;
; 7.023 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 0.919      ;
; 7.023 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 0.919      ;
; 7.023 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 0.919      ;
; 7.023 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 0.919      ;
; 7.023 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.045     ; 0.919      ;
; 7.038 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.905      ;
; 7.038 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.905      ;
; 7.038 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.905      ;
; 7.038 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.905      ;
; 7.038 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.905      ;
; 7.038 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.905      ;
; 7.038 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.905      ;
; 7.041 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.902      ;
; 7.041 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.902      ;
; 7.041 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.902      ;
; 7.041 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.902      ;
; 7.041 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.902      ;
; 7.137 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.806      ;
; 7.137 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.806      ;
; 7.219 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[1]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.724      ;
; 7.219 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[2]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.724      ;
; 7.219 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[3]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.044     ; 0.724      ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 0.921      ;
; 97.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.145      ; 2.874      ;
; 97.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.640      ;
; 97.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.640      ;
; 97.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.640      ;
; 97.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.640      ;
; 97.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.640      ;
; 97.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.640      ;
; 97.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.640      ;
; 97.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.640      ;
; 97.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.640      ;
; 97.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.640      ;
; 97.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.640      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.659      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.659      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.659      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.659      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.659      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.659      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.659      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.659      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.659      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.659      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.659      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.659      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.659      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.659      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.659      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.661      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.661      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.661      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.661      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.661      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.661      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.661      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.661      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.661      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.661      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.661      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.661      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.661      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.661      ;
; 97.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.661      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.643      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.643      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.643      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.643      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.643      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.643      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.643      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.643      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.643      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.643      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.643      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.643      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.643      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.633      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.633      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.633      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.633      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.633      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.632      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.632      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.632      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.632      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.632      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.632      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.632      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.651      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.651      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.651      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.651      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.651      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.651      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.651      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.648      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.648      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.648      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.648      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.648      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.648      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.648      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.648      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.648      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.648      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.648      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.648      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.648      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.637      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.637      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.637      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.641      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.637      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.637      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.637      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.637      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.637      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.637      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.637      ;
; 97.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.641      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                     ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.492 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[1]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.620      ;
; 0.492 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[2]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.620      ;
; 0.492 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[3]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.620      ;
; 0.492 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[4]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.620      ;
; 0.492 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[5]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.620      ;
; 0.492 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[6]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.620      ;
; 0.492 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[7]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.620      ;
; 0.492 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[8]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.620      ;
; 0.492 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[9]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.620      ;
; 0.492 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[10]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.620      ;
; 0.492 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[0]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.620      ;
; 0.564 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.692      ;
; 0.564 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.692      ;
; 0.654 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.783      ;
; 0.654 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.783      ;
; 0.654 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.783      ;
; 0.654 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.783      ;
; 0.654 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.783      ;
; 0.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.785      ;
; 0.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.785      ;
; 0.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.785      ;
; 0.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.785      ;
; 0.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.785      ;
; 0.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.785      ;
; 0.656 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.785      ;
; 0.659 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.788      ;
; 0.659 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.788      ;
; 0.659 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.788      ;
; 0.659 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.788      ;
; 0.659 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.788      ;
; 0.659 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_stable         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.788      ;
; 0.659 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.788      ;
; 0.659 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.788      ;
; 0.659 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.788      ;
; 0.659 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.788      ;
; 0.659 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.788      ;
; 0.659 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.788      ;
; 0.659 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.788      ;
; 0.680 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzeqir                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.809      ;
; 0.720 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[4]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.852      ;
; 0.720 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[3]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.852      ;
; 0.720 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[2]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.852      ;
; 0.720 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[1]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.852      ;
; 0.720 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[0]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.852      ;
; 0.720 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|hotrst_exit_r                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.852      ;
; 0.720 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dlup_exit_r                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.852      ;
; 0.720 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|l2_exit_r                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.852      ;
; 0.720 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|exits_r                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.852      ;
; 0.783 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.915      ;
; 0.783 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.915      ;
; 0.783 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.915      ;
; 0.783 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.915      ;
; 0.783 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.915      ;
; 0.783 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.915      ;
; 0.783 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.915      ;
; 0.783 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.915      ;
; 0.783 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.915      ;
; 0.783 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.915      ;
; 0.783 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.915      ;
; 0.783 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.915      ;
; 0.783 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.915      ;
; 0.783 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.915      ;
; 0.790 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.922      ;
; 0.790 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.922      ;
; 0.790 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.922      ;
; 0.790 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.922      ;
; 0.790 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 0.922      ;
; 0.808 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.043      ; 0.935      ;
; 0.808 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.043      ; 0.935      ;
; 0.808 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.043      ; 0.935      ;
; 0.808 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.043      ; 0.935      ;
; 0.808 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.043      ; 0.935      ;
; 0.808 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.043      ; 0.935      ;
; 0.808 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.043      ; 0.935      ;
; 0.875 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.007      ;
; 0.875 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[27]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.007      ;
; 0.875 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[26]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.007      ;
; 0.875 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[25]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.007      ;
; 0.875 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[24]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.007      ;
; 1.012 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[8]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.144      ;
; 1.012 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[2]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.144      ;
; 1.012 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[31]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.144      ;
; 1.012 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[30]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.144      ;
; 1.012 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[29]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.144      ;
; 1.012 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[18]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.144      ;
; 1.012 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[15]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.144      ;
; 1.012 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[14]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.144      ;
; 1.012 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[13]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.144      ;
; 1.012 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[12]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.144      ;
; 1.012 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[11]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.144      ;
; 1.012 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[10]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.144      ;
; 1.012 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[9]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.144      ;
; 1.041 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[22]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.173      ;
; 1.041 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[17]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.173      ;
; 1.136 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[7]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.268      ;
; 1.136 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[6]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.268      ;
; 1.136 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[5]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.268      ;
; 1.136 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[4]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.268      ;
; 1.136 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[3]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.268      ;
; 1.136 ; svr_lt2:CSI|SVReJdvh:SVRmPjKv|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[1]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 1.268      ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.495 ; debouncer:d2|button_debounced             ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[0]                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.623      ;
; 0.495 ; debouncer:d2|button_debounced             ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                                                         ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.623      ;
; 2.276 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[3]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 2.631      ;
; 2.276 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[19]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 2.631      ;
; 2.276 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[35]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 2.631      ;
; 2.276 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[51]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 2.631      ;
; 2.276 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[67]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 2.631      ;
; 2.286 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[10]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.626      ;
; 2.286 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[26]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.626      ;
; 2.286 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[11]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.626      ;
; 2.290 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[2]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 2.643      ;
; 2.290 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRURDuX:SVRjPKCp|SVRzFkDR[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 2.643      ;
; 2.292 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[55]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 2.630      ;
; 2.295 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRghRLy             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 2.647      ;
; 2.295 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.268      ; 2.647      ;
; 2.295 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[7]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 2.630      ;
; 2.295 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 2.634      ;
; 2.295 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[23]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 2.630      ;
; 2.295 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[71]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 2.630      ;
; 2.295 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[39]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 2.630      ;
; 2.295 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[9]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 2.634      ;
; 2.296 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[4][14]                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.629      ;
; 2.297 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.623      ;
; 2.297 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[17]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.623      ;
; 2.297 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[49]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.623      ;
; 2.297 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[33]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.623      ;
; 2.299 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[5]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.625      ;
; 2.299 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.625      ;
; 2.299 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[4]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.625      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][2]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.626      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][10]                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.626      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[1][3]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 2.631      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][3]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 2.626      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[7]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 2.622      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[6]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 2.622      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 2.636      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 2.636      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[0]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 2.610      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[1]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 2.610      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[2]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 2.610      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[3]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 2.610      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[4]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 2.610      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[5]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 2.610      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRLxvHB[1]                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.611      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[20]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 2.612      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[3]                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 2.612      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[7]                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 2.612      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[0]                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 2.612      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[5]                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 2.612      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[0]                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 2.605      ;
; 2.300 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp             ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 2.606      ;
; 2.302 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRgUyap[7]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 2.644      ;
; 2.302 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRBFgxj                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 2.643      ;
; 2.302 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[30]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.619      ;
; 2.302 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[2][5]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 2.634      ;
; 2.302 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[14]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.619      ;
; 2.302 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[27]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.619      ;
; 2.302 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[46]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.619      ;
; 2.302 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[4]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 2.623      ;
; 2.303 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRkYjoK[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 2.646      ;
; 2.303 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRkYjoK[0]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 2.646      ;
; 2.303 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[12]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 2.619      ;
; 2.303 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.643      ;
; 2.303 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.643      ;
; 2.303 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.643      ;
; 2.303 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 2.624      ;
; 2.303 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.643      ;
; 2.303 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 2.628      ;
; 2.303 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.643      ;
; 2.303 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[2]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 2.628      ;
; 2.303 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.643      ;
; 2.303 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 2.643      ;
; 2.304 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVReDgSz                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.621      ;
; 2.304 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.632      ;
; 2.304 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.632      ;
; 2.304 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 2.632      ;
; 2.304 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.01                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.621      ;
; 2.304 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.10                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.621      ;
; 2.304 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.11                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.621      ;
; 2.304 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRWiSLk.00                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.621      ;
; 2.304 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRYrDeq                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 2.621      ;
; 2.306 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRcYilW[14]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.251      ; 2.641      ;
; 2.306 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRoAAnA                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.639      ;
; 2.306 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRvUgbq                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.639      ;
; 2.306 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRhirjM                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.248      ; 2.638      ;
; 2.306 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[13]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 2.640      ;
; 2.306 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[12]                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.250      ; 2.640      ;
; 2.306 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRhWcSo                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.639      ;
; 2.306 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][5]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 2.629      ;
; 2.306 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][13]                                 ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 2.629      ;
; 2.306 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[0][1]                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 2.629      ;
; 2.306 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 2.618      ;
; 2.306 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 2.618      ;
; 2.306 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[2] ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 2.618      ;
; 2.307 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[3]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.640      ;
; 2.307 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[0]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.640      ;
; 2.307 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[6]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.640      ;
; 2.307 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[5]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.640      ;
; 2.307 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[1]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.640      ;
; 2.307 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[2]                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.249      ; 2.640      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.623      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.686      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.686      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.686      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.686      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.686      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.686      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.686      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.686      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.686      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.686      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.686      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.686      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.826      ;
; 0.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.842      ;
; 0.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.842      ;
; 0.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.842      ;
; 0.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.842      ;
; 0.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.842      ;
; 0.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.842      ;
; 0.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.842      ;
; 0.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.842      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.857      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.857      ;
; 0.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.857      ;
; 0.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.986      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.448      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.448      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.448      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.448      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.448      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.448      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.448      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.448      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.448      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.448      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.448      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.448      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.448      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.448      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 2.448      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.450      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.450      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.450      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.450      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.450      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.450      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.450      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.450      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.450      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.450      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.450      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.450      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.450      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.450      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.450      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.432      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.432      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.432      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.432      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.432      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.432      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.432      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.433      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.433      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.433      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.433      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.433      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.433      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.438      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.438      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.438      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.438      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.438      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.438      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.438      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.438      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.438      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.438      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.438      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.438      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.438      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.427      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.426      ;
; 2.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 2.427      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                                                                  ;
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ;
; 0.647 ; 9.647        ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                                                                  ;
; 0.647 ; 9.647        ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ;
; 1.352 ; 10.352       ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                                                                  ;
; 1.352 ; 10.352       ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]                                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[1]                                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[2]                                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[3]                                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[0]                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[1]                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[2]                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[3]                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[4]                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[5]                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[6]                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                                                                        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                                                                           ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                                                                  ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[17]                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[18]                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]                                                      ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]                                                ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]                                                ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                                ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]                                                ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                                ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]                                                ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]                                                ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17]                                               ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]                                               ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]                                               ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20]                                               ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]                                               ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]                                               ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[0]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[1]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[2]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[3]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[4]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[5]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[6]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[7]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[8]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[9]                                                                        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]                                                      ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[26]                                                      ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[0] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[1] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[2] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[3] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10]                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11]                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12]                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13]                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16]                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25]                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26]                                               ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]                                                ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ;
+-------+--------------+----------------+------------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                         ; Clock Edge ; Target                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                      ; Clock Edge ; Target                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                                             ; Clock Edge ; Target                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.679 ; 3.909        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_address_reg0                                                       ;
; 3.679 ; 3.909        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_we_reg                                                             ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~portb_address_reg0                                                       ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a27~porta_address_reg0                                                                                              ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a27~porta_we_reg                                                                                                    ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a27~portb_address_reg0                                                                                              ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                               ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a27~porta_datain_reg0                                                                                               ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a9~porta_address_reg0                                                                                               ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a9~porta_we_reg                                                                                                     ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                      ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_address_reg0                                                                                                ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_we_reg                                                                                                      ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_we_reg                                                                                    ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a0~porta_we_reg        ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_address_reg0                                                      ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_we_reg                                                            ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_address_reg0                                                         ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_we_reg                                                               ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[27]                                                                                                                                                 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[28]                                                                                                                                                 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[29]                                                                                                                                                 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[30]                                                                                                                                                 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[31]                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                     ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a18~porta_we_reg                                                                                                    ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a18~portb_address_reg0                                                                                              ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a9~portb_address_reg0                                                                                               ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~portb_address_reg0                                                                                                ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[0]                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[10]                                                                                                                                          ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[11]                                                                                                                                          ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[12]                                                                                                                                          ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[13]                                                                                                                                          ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[14]                                                                                                                                          ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[15]                                                                                                                                          ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[16]                                                                                                                                          ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[17]                                                                                                                                          ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[1]                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[24]                                                                                                                                          ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[25]                                                                                                                                          ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[26]                                                                                                                                          ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[2]                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[3]                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[4]                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[5]                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[6]                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[7]                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[8]                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[9]                                                                                                                                           ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~portb_address_reg0                                                                              ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a0~porta_we_reg        ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a6~porta_we_reg        ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a36~porta_address_reg0 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a36~porta_we_reg       ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_datain_reg0                                                       ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~portb_address_reg0                                                      ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_address_reg0                                                          ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_we_reg                                                                ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[10]                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[11]                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[12]                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[13]                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[14]                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[15]                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[16]                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[17]                                                                                                                                                 ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[9]                                                                                                                                                  ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a18~porta_datain_reg0                                                                                               ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_sg31:auto_generated|a_dpfifo_1k01:dpfifo|dpram_7tt:FIFOram|altsyncram_6ak1:altsyncram1|ram_block2a9~porta_datain_reg0                                                                                                ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a3~porta_datain_reg0                                                                                                 ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.744 ; 3.960        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1]                                                                                                                                               ;
; 3.744 ; 3.960        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]                                                                                                                                               ;
; 3.744 ; 3.960        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3]                                                                                                                                               ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|button_debounced                                                                                                                                                                                               ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|button_sample                                                                                                                                                                                                  ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[10]                                                                                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[11]                                                                                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[12]                                                                                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[13]                                                                                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[14]                                                                                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[15]                                                                                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[16]                                                                                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[17]                                                                                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[18]                                                                                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[19]                                                                                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                           ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                           ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                      ;
; 3.745 ; 3.975        ; 0.230          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a22~porta_address_reg0 ;
; 3.745 ; 3.975        ; 0.230          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 3.745 ; 3.975        ; 0.230          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a22~porta_we_reg       ;
; 3.745 ; 3.975        ; 0.230          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a3~porta_address_reg0  ;
; 3.745 ; 3.975        ; 0.230          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 3.745 ; 3.975        ; 0.230          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a3~porta_we_reg        ;
; 3.745 ; 3.975        ; 0.230          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a53~porta_address_reg0 ;
; 3.745 ; 3.975        ; 0.230          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a53~porta_datain_reg0  ;
; 3.745 ; 3.975        ; 0.230          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a53~porta_we_reg       ;
; 3.745 ; 3.975        ; 0.230          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a59~porta_address_reg0 ;
; 3.745 ; 3.975        ; 0.230          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a59~porta_datain_reg0  ;
; 3.745 ; 3.975        ; 0.230          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a59~porta_we_reg       ;
; 3.745 ; 3.975        ; 0.230          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a62~porta_address_reg0 ;
; 3.745 ; 3.975        ; 0.230          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a62~porta_datain_reg0  ;
; 3.745 ; 3.975        ; 0.230          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a62~porta_we_reg       ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                                                                                                                                               ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[1]                                                                                                                                               ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[2]                                                                                                                                               ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[3]                                                                                                                                               ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[0]                                                                                                                                               ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[16]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[18]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[22]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[38]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[44]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[48]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[54]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[60]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[6]                                                                                                                                               ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[70]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[8]                                                                                                                                               ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[0]                                                                                                                                               ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[16]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[17]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[18]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[19]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[1]                                                                                                                                               ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[21]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[22]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[23]                                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVROfJzz[0]                                                                                                                                                                 ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVROfJzz[1]                                                                                                                                                                 ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVROfJzz[2]                                                                                                                                                                 ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[0]                                                                                                                                                                 ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[1]                                                                                                                                                                 ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[2]                                                                                                                                                                 ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRVOZFo[3]                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                          ; Clock Edge ; Target                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.006 ; 4.006        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_refclk'                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; 4.570 ; 4.570        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 4.735 ; 4.735        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.736 ; 4.736        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.736 ; 4.736        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.736 ; 4.736        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.736 ; 4.736        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.736 ; 4.736        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.255 ; 5.255        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.413 ; 5.413        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; pcie_refclk ; Rise       ; pcie_refclk                                                                                                   ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a16~portb_address_reg0                                                         ;
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a1~portb_address_reg0                                                          ;
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a40~portb_address_reg0                                                         ;
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a50~portb_address_reg0                                                         ;
; 49.414 ; 49.644       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a51~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a11~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a14~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a23~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a28~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a2~portb_address_reg0                                                          ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a38~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a41~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a45~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a49~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a4~portb_address_reg0                                                          ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a63~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a64~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a65~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a66~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a67~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a6~portb_address_reg0                                                          ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a75~portb_address_reg0                                                         ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a10~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a13~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a15~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a17~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a24~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a25~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a26~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a27~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a30~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a31~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a32~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a35~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a39~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a42~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a43~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a46~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a47~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a48~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a53~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a56~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a5~portb_address_reg0                                                          ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a61~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a69~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a73~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a74~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a77~portb_address_reg0                                                         ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a7~portb_address_reg0                                                          ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a12~portb_address_reg0                                                         ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a19~portb_address_reg0                                                         ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a22~portb_address_reg0                                                         ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a29~portb_address_reg0                                                         ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a33~portb_address_reg0                                                         ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a52~portb_address_reg0                                                         ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a55~portb_address_reg0                                                         ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a57~portb_address_reg0                                                         ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a60~portb_address_reg0                                                         ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a68~portb_address_reg0                                                         ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a71~portb_address_reg0                                                         ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a9~portb_address_reg0                                                          ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a34~portb_address_reg0                                                         ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a3~portb_address_reg0                                                          ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a58~portb_address_reg0                                                         ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a70~portb_address_reg0                                                         ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a76~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a20~portb_address_reg0                                                         ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a59~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a21~portb_address_reg0                                                         ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a37~portb_address_reg0                                                         ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_h524:auto_generated|ram_block1a62~portb_address_reg0                                                         ;
; 49.433 ; 49.649       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.463 ; 49.647       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                    ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                   ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                   ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                   ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                   ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                   ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                   ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                    ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                   ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                   ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                   ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                 ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.809  ; 1.249 ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 1.970  ; 2.474 ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; -0.013 ; 0.318 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 0.214  ; 0.555 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 0.199  ; 0.566 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; -0.254 ; 0.438 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; -0.195 ; 0.522 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; -0.156 ; 0.553 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 0.198  ; 0.938 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; -0.304 ; 0.375 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; -0.403 ; 0.270 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; -0.005 ; 0.727 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; -0.005 ; 0.727 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; pcie_perstn         ; pcie_refclk         ; 1.684  ; 2.533 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; 0.863  ; 1.511 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; 0.863  ; 1.511 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; 0.627  ; 1.313 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; 0.611  ; 1.284 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; 0.547  ; 1.229 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; 0.644  ; 1.325 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; 0.708  ; 1.421 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; 0.645  ; 1.331 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; 0.765  ; 1.483 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.816  ; 0.439  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.449  ; 0.081  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 0.580  ; 0.293  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 0.419  ; 0.101  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 0.776  ; 0.511  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; 0.772  ; 0.112  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; 0.665  ; -0.007 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; 0.732  ; 0.091  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 0.658  ; -0.004 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; 0.745  ; 0.103  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 0.829  ; 0.174  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.458  ; -0.255 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.458  ; -0.255 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; pcie_perstn         ; pcie_refclk         ; -1.337 ; -2.169 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; -0.150 ; -0.800 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; -0.150 ; -0.800 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; -0.242 ; -0.903 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; -0.297 ; -0.964 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; -0.235 ; -0.911 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; -0.328 ; -1.003 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; -0.391 ; -1.096 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; -0.330 ; -1.010 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; -0.445 ; -1.156 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 7.792  ; 8.168  ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 2.858  ; 2.872  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 2.825  ; 2.870  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 4.365  ; 4.146  ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; clk_50              ; 8.098  ; 8.438  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[0]                                                                                                                                                                       ; clk_50              ; 7.630  ; 7.965  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[1]                                                                                                                                                                       ; clk_50              ; 8.098  ; 8.438  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[2]                                                                                                                                                                       ; clk_50              ; 7.914  ; 8.262  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[3]                                                                                                                                                                       ; clk_50              ; 7.939  ; 8.263  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 10.092 ; 10.399 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 9.611  ; 9.944  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 10.092 ; 10.399 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 9.804  ; 10.115 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 9.688  ; 10.022 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 6.829  ; 6.500  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 5.083  ; 4.968  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 5.670  ; 5.487  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 6.045  ; 5.829  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 6.829  ; 6.500  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 3.616  ; 3.549  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 2.852  ; 2.896  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 2.992  ; 3.056  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 2.852  ; 2.896  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 2.992  ; 3.056  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 6.754 ; 7.135 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 2.636 ; 2.665 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 2.502 ; 2.547 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 4.194 ; 3.985 ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; clk_50              ; 7.254 ; 7.568 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[0]                                                                                                                                                                       ; clk_50              ; 7.254 ; 7.568 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[1]                                                                                                                                                                       ; clk_50              ; 7.711 ; 8.036 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[2]                                                                                                                                                                       ; clk_50              ; 7.505 ; 7.837 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[3]                                                                                                                                                                       ; clk_50              ; 7.558 ; 7.868 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 5.561 ; 5.759 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 5.561 ; 5.759 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 6.073 ; 6.329 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 5.700 ; 5.915 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 5.930 ; 6.180 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 4.888 ; 4.778 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 4.888 ; 4.778 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 5.452 ; 5.277 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 5.813 ; 5.605 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 6.565 ; 6.249 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 3.409 ; 3.355 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 2.725 ; 2.767 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 2.860 ; 2.921 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 2.725 ; 2.767 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 2.860 ; 2.921 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.702 ;    ;    ; 4.525 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.702 ;    ;    ; 4.525 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.702 ;    ;    ; 4.525 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                            ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.562 ;    ;    ; 4.369 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.562 ;    ;    ; 4.369 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.562 ;    ;    ; 4.369 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                             ;
+----------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                                                              ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                   ; 0.066  ; -0.356 ; 2.408    ; 0.492   ; 0.000               ;
;  altera_reserved_tck                                                                               ; 42.110 ; 0.180  ; 48.123   ; 0.496   ; 49.414              ;
;  clk_50                                                                                            ; 12.500 ; 0.180  ; N/A      ; N/A     ; 0.000               ;
;  clkpll|auto_generated|pll1|clk[0]                                                                 ; 0.430  ; -0.356 ; 2.408    ; 0.495   ; 3.634               ;
;  n/a                                                                                               ; 11.777 ; 2.502  ; N/A      ; N/A     ; N/A                 ;
;  pcie_refclk                                                                                       ; N/A    ; N/A    ; N/A      ; N/A     ; 4.570               ;
;  xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout     ; N/A    ; N/A    ; N/A      ; N/A     ; 2.000               ;
;  xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout        ; N/A    ; N/A    ; N/A      ; N/A     ; 2.000               ;
;  xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.066  ; 0.020  ; 3.785    ; 0.492   ; 3.531               ;
;  xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; N/A    ; N/A    ; N/A      ; N/A     ; 3.971               ;
; Design-wide TNS                                                                                    ; 0.0    ; -0.584 ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                                                               ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  clk_50                                                                                            ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clkpll|auto_generated|pll1|clk[0]                                                                 ; 0.000  ; -0.584 ; 0.000    ; 0.000   ; 0.000               ;
;  n/a                                                                                               ; 0.000  ; 0.000  ; N/A      ; N/A     ; N/A                 ;
;  pcie_refclk                                                                                       ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout     ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout        ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                 ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.359  ; 2.378 ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 4.813  ; 4.861 ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; -0.013 ; 0.318 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 0.347  ; 0.728 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 0.297  ; 0.678 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; -0.245 ; 0.438 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; -0.154 ; 0.522 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; -0.047 ; 0.553 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 0.731  ; 1.098 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; -0.304 ; 0.375 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; -0.403 ; 0.270 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.198  ; 0.727 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.198  ; 0.727 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; pcie_perstn         ; pcie_refclk         ; 3.243  ; 3.852 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; 1.812  ; 2.198 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; 1.812  ; 2.198 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; 1.238  ; 1.698 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; 1.211  ; 1.649 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; 1.035  ; 1.506 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; 1.254  ; 1.698 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; 1.357  ; 1.862 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; 1.254  ; 1.708 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; 1.438  ; 1.942 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.263  ; 1.162  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.449  ; 0.149  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 1.227  ; 0.941  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 0.898  ; 0.646  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 1.511  ; 1.244  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; 1.327  ; 0.929  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; 1.087  ; 0.720  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; 1.200  ; 0.822  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 1.064  ; 0.730  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; 1.206  ; 0.819  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 1.397  ; 1.009  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.677  ; 0.305  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.677  ; 0.305  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; pcie_perstn         ; pcie_refclk         ; -1.337 ; -2.169 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_sw[*]          ; pcie_refclk         ; -0.150 ; -0.497 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[0]         ; pcie_refclk         ; -0.150 ; -0.497 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[1]         ; pcie_refclk         ; -0.242 ; -0.645 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[2]         ; pcie_refclk         ; -0.297 ; -0.730 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[3]         ; pcie_refclk         ; -0.235 ; -0.618 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[4]         ; pcie_refclk         ; -0.328 ; -0.776 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[5]         ; pcie_refclk         ; -0.391 ; -0.920 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[6]         ; pcie_refclk         ; -0.330 ; -0.787 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_sw[7]         ; pcie_refclk         ; -0.445 ; -1.000 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 14.268 ; 15.006 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 5.654  ; 5.539  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 5.565  ; 5.530  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 8.196  ; 8.223  ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; clk_50              ; 15.595 ; 15.476 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[0]                                                                                                                                                                       ; clk_50              ; 14.567 ; 14.619 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[1]                                                                                                                                                                       ; clk_50              ; 15.595 ; 15.476 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[2]                                                                                                                                                                       ; clk_50              ; 15.240 ; 15.196 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[3]                                                                                                                                                                       ; clk_50              ; 15.301 ; 15.193 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 20.341 ; 20.174 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 19.396 ; 19.335 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 20.341 ; 20.174 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 19.813 ; 19.785 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 19.662 ; 19.561 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 12.461 ; 12.441 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 9.441  ; 9.423  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 10.434 ; 10.474 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 11.134 ; 11.240 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 12.461 ; 12.441 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 7.100  ; 7.035  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 5.619  ; 5.625  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 5.901  ; 5.906  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 5.619  ; 5.625  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 5.901  ; 5.906  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 6.754 ; 7.135 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 2.636 ; 2.665 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 2.502 ; 2.547 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 4.194 ; 3.985 ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; clk_50              ; 7.254 ; 7.568 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[0]                                                                                                                                                                       ; clk_50              ; 7.254 ; 7.568 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[1]                                                                                                                                                                       ; clk_50              ; 7.711 ; 8.036 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[2]                                                                                                                                                                       ; clk_50              ; 7.505 ; 7.837 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  our_led[3]                                                                                                                                                                       ; clk_50              ; 7.558 ; 7.868 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 5.561 ; 5.759 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 5.561 ; 5.759 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 6.073 ; 6.329 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[2]                                                                                                                                                                       ; pcie_refclk         ; 5.700 ; 5.915 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 5.930 ; 6.180 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 4.888 ; 4.778 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 4.888 ; 4.778 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 5.452 ; 5.277 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 5.813 ; 5.605 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 6.565 ; 6.249 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 3.409 ; 3.355 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 2.725 ; 2.767 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 2.860 ; 2.921 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 2.725 ; 2.767 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 2.860 ; 2.921 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Progagation Delay                                                                                                                                                                                                    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 7.067 ;    ;    ; 7.668 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 7.067 ;    ;    ; 7.668 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 7.067 ;    ;    ; 7.668 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Progagation Delay                                                                                                                                                                                            ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.562 ;    ;    ; 4.369 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.562 ;    ;    ; 4.369 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.562 ;    ;    ; 4.369 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; user_led[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; our_led[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; our_led[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; our_led[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; our_led[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_scl             ; 3.0-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sda             ; 3.0-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; user_buttons[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpck_p              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpck_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i2c_scl             ; 3.0-V LVCMOS ; 2400 ps         ; 2400 ps         ;
; i2c_sda             ; 3.0-V LVCMOS ; 2400 ps         ; 2400 ps         ;
; pcie_perstn         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_buttons[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpd1_p              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpd1_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpd2_p              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpd2_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; hs_clk              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; hs_d1               ; LVDS         ; 2000 ps         ; 2000 ps         ;
; hs_d2               ; LVDS         ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; hs_clk(n)           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; hs_d1(n)            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; hs_d2(n)            ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; user_led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; user_led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; user_led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; user_led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; our_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; our_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; our_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; our_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; i2c_scl             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 7.55e-09 V                   ; 2.88 V              ; -0.0768 V           ; 0.284 V                              ; 0.121 V                              ; 3.05e-10 s                  ; 3.93e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 7.55e-09 V                  ; 2.88 V             ; -0.0768 V          ; 0.284 V                             ; 0.121 V                             ; 3.05e-10 s                 ; 3.93e-10 s                 ; No                        ; Yes                       ;
; i2c_sda             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 7.55e-09 V                   ; 2.88 V              ; -0.0768 V           ; 0.284 V                              ; 0.121 V                              ; 3.05e-10 s                  ; 3.93e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 7.55e-09 V                  ; 2.88 V             ; -0.0768 V          ; 0.284 V                             ; 0.121 V                             ; 3.05e-10 s                 ; 3.93e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; user_led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; user_led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; user_led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; user_led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; our_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; our_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; our_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; our_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; i2c_scl             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.06e-06 V                   ; 2.85 V              ; -0.0547 V           ; 0.14 V                               ; 0.19 V                               ; 4.53e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.06e-06 V                  ; 2.85 V             ; -0.0547 V          ; 0.14 V                              ; 0.19 V                              ; 4.53e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.06e-06 V                   ; 2.85 V              ; -0.0547 V           ; 0.14 V                               ; 0.19 V                               ; 4.53e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.06e-06 V                  ; 2.85 V             ; -0.0547 V          ; 0.14 V                              ; 0.19 V                              ; 4.53e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; user_led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; our_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; our_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; our_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; our_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; i2c_scl             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; i2c_sda             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00932 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00932 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                               ; altera_reserved_tck                                                                               ; 4557       ; 0        ; 64       ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; altera_reserved_tck                                                                               ; false path ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; clk_50                                                                                            ; 2494       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; false path ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 0          ; 0        ; 1        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 171864     ; 2        ; 0        ; 1        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 139        ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1          ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 748        ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 134099     ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 23         ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                               ; altera_reserved_tck                                                                               ; 4557       ; 0        ; 64       ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; altera_reserved_tck                                                                               ; false path ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; clk_50                                                                                            ; 2494       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; false path ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 0          ; 0        ; 1        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 171864     ; 2        ; 0        ; 1        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 139        ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1          ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 748        ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 134099     ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 23         ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                               ; altera_reserved_tck                                                                               ; 284        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; false path ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 742        ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 2          ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 106        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                               ; altera_reserved_tck                                                                               ; 284        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; false path ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 742        ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 2          ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 106        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 97    ; 97   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 66    ; 66   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Apr 05 20:40:27 2015
Info: Command: quartus_sta xillydemo -c xillydemo
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'src/xillydemo.sdc'
Warning (332174): Ignored filter at xillydemo.sdc(3): clk_125 could not be matched with a port
Warning (332049): Ignored create_clock at xillydemo.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -name "clk_125" -period 8.000ns [get_ports {clk_125}]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {clkpll|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {clkpll|auto_generated|pll1|clk[0]} {clkpll|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pma0|clockout} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pma0|clockout}
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'pcie_core/pcie_c4_1x.sdc'
Warning (332174): Ignored filter at pcie_c4_1x.sdc(3): refclk could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at pcie_c4_1x.sdc(3): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {refclk} {refclk}
Warning (332174): Ignored filter at pcie_c4_1x.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at pcie_c4_1x.sdc(4): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {fixedclk_serdes} {fixedclk_serdes}
Warning (332174): Ignored filter at pcie_c4_1x.sdc(6): *hssi_pcie_hip|testin[*] could not be matched with a pin
Warning (332049): Ignored set_false_path at pcie_c4_1x.sdc(6): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_pins -hierarchical {*hssi_pcie_hip|testin[*]} ]
Warning (332174): Ignored filter at pcie_c4_1x.sdc(8): *|pcie_c4_1x:*map|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at pcie_c4_1x.sdc(8): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*|pcie_c4_1x:*map|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]}
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRZTmsY|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: hs_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRImfZA|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0|dpclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout
    Info (332098): Cell: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.066
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.066         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.430         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):    11.777         0.000 n/a 
    Info (332119):    12.500         0.000 clk_50 
    Info (332119):    42.110         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.356
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.356        -0.584 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     0.266         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.398         0.000 altera_reserved_tck 
    Info (332119):     0.399         0.000 clk_50 
    Info (332119):     4.919         0.000 n/a 
Info (332146): Worst-case recovery slack is 2.408
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.408         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     3.785         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    48.123         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.010
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.010         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     1.011         0.000 altera_reserved_tck 
    Info (332119):     1.036         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.000         0.000 clk_50 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout 
    Info (332119):     3.583         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.640         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     3.977         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.826         0.000 pcie_refclk 
    Info (332119):    49.701         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRZTmsY|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: hs_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRImfZA|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0|dpclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout
    Info (332098): Cell: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.792
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.792         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.002         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):    12.437         0.000 n/a 
    Info (332119):    13.189         0.000 clk_50 
    Info (332119):    42.734         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.319
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.319        -0.522 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     0.241         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.350         0.000 altera_reserved_tck 
    Info (332119):     0.351         0.000 clk_50 
    Info (332119):     4.455         0.000 n/a 
Info (332146): Worst-case recovery slack is 2.877
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.877         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     4.254         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    48.301         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.912
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.912         0.000 altera_reserved_tck 
    Info (332119):     0.912         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     0.944         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.000         0.000 clk_50 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout 
    Info (332119):     3.531         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.634         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     3.971         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.824         0.000 pcie_refclk 
    Info (332119):    49.705         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRZTmsY|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: hs_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRImfZA|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0|dpclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout
    Info (332098): Cell: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.899
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.899         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     3.422         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    15.475         0.000 n/a 
    Info (332119):    16.297         0.000 clk_50 
    Info (332119):    46.382         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.196
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.196        -0.329 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     0.020         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.180         0.000 altera_reserved_tck 
    Info (332119):     0.180         0.000 clk_50 
    Info (332119):     2.502         0.000 n/a 
Info (332146): Worst-case recovery slack is 4.992
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.992         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     5.639         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    49.383         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.492
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.492         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.495         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     0.496         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.000         0.000 clk_50 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout 
    Info (332119):     3.679         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.744         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     3.994         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.570         0.000 pcie_refclk 
    Info (332119):    49.414         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 545 megabytes
    Info: Processing ended: Sun Apr 05 20:40:47 2015
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:23


