{
  "design": {
    "design_info": {
      "boundary_crc": "0x7D7ECA83FE41697D",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "xlconstant_0": "",
      "clk_wiz_0": "",
      "xlconstant_2": "",
      "xlconstant_1": "",
      "xadc_wiz_0": "",
      "xlslice_0": "",
      "mult_gen_0": "",
      "b_0": "",
      "adcfrom_0": "",
      "mult_gen_1": "",
      "b_1": "",
      "dacto_0": "",
      "mult_gen_2": "",
      "mult_gen_3": "",
      "b_2": "",
      "b_3": "",
      "mult_gen_6": "",
      "mult_gen_7": "",
      "mult_gen_8": "",
      "a_1": "",
      "a_2": "",
      "a_3": "",
      "zb_1": "",
      "zb_2": "",
      "zb_3": "",
      "sum_0": "",
      "za_2": "",
      "za_3": "",
      "za_1": "",
      "zb0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "ck_io": {
        "type": "data",
        "direction": "O",
        "left": "11",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "vaux1_n": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "vaux1_p": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "ck_io12": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0x11"
          },
          "CONST_WIDTH": {
            "value": "7"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "124.615"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "design_1_xadc_wiz_0_0",
        "parameters": {
          "ADC_OFFSET_AND_GAIN_CALIBRATION": {
            "value": "false"
          },
          "ENABLE_CALIBRATION_AVERAGING": {
            "value": "false"
          },
          "ENABLE_RESET": {
            "value": "false"
          },
          "ENABLE_VCCDDRO_ALARM": {
            "value": "false"
          },
          "ENABLE_VCCPAUX_ALARM": {
            "value": "false"
          },
          "ENABLE_VCCPINT_ALARM": {
            "value": "false"
          },
          "INTERFACE_SELECTION": {
            "value": "ENABLE_DRP"
          },
          "OT_ALARM": {
            "value": "false"
          },
          "SENSOR_OFFSET_AND_GAIN_CALIBRATION": {
            "value": "false"
          },
          "SINGLE_CHANNEL_ENABLE_CALIBRATION": {
            "value": "true"
          },
          "SINGLE_CHANNEL_SELECTION": {
            "value": "VAUXP1_VAUXN1"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          },
          "VCCAUX_ALARM": {
            "value": "false"
          },
          "VCCINT_ALARM": {
            "value": "false"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "11"
          }
        }
      },
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_0_0",
        "parameters": {
          "ClockEnable": {
            "value": "true"
          },
          "MultType": {
            "value": "Parallel_Multiplier"
          },
          "OutputWidthHigh": {
            "value": "95"
          },
          "OutputWidthLow": {
            "value": "32"
          },
          "PipeStages": {
            "value": "1"
          },
          "PortAWidth": {
            "value": "64"
          },
          "PortBWidth": {
            "value": "64"
          },
          "SyncClear": {
            "value": "false"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "b_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_3_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0x000000000077C7B3"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "adcfrom_0": {
        "vlnv": "xilinx.com:module_ref:adcfrom:1.0",
        "xci_name": "design_1_adcfrom_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adcfrom",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "x": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "y": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
      "mult_gen_1": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_0_2",
        "parameters": {
          "ClockEnable": {
            "value": "true"
          },
          "MultType": {
            "value": "Parallel_Multiplier"
          },
          "OutputWidthHigh": {
            "value": "95"
          },
          "OutputWidthLow": {
            "value": "32"
          },
          "PipeStages": {
            "value": "1"
          },
          "PortAWidth": {
            "value": "64"
          },
          "PortBWidth": {
            "value": "64"
          },
          "SyncClear": {
            "value": "false"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "b_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_3_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0x0000000001675719"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "dacto_0": {
        "vlnv": "xilinx.com:module_ref:dacto:1.0",
        "xci_name": "design_1_dacto_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dacto",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "x": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "y": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "mult_gen_2": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_1_0",
        "parameters": {
          "ClockEnable": {
            "value": "true"
          },
          "MultType": {
            "value": "Parallel_Multiplier"
          },
          "OutputWidthHigh": {
            "value": "95"
          },
          "OutputWidthLow": {
            "value": "32"
          },
          "PipeStages": {
            "value": "1"
          },
          "PortAWidth": {
            "value": "64"
          },
          "PortBWidth": {
            "value": "64"
          },
          "SyncClear": {
            "value": "false"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "mult_gen_3": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_2_0",
        "parameters": {
          "ClockEnable": {
            "value": "true"
          },
          "MultType": {
            "value": "Parallel_Multiplier"
          },
          "OutputWidthHigh": {
            "value": "95"
          },
          "OutputWidthLow": {
            "value": "32"
          },
          "PipeStages": {
            "value": "1"
          },
          "PortAWidth": {
            "value": "64"
          },
          "PortBWidth": {
            "value": "64"
          },
          "SyncClear": {
            "value": "false"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "b_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_4_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0x0000000001675719"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "b_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_5_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0x000000000077C7B3"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "mult_gen_6": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_0_3",
        "parameters": {
          "ClockEnable": {
            "value": "true"
          },
          "MultType": {
            "value": "Parallel_Multiplier"
          },
          "OutputWidthHigh": {
            "value": "95"
          },
          "OutputWidthLow": {
            "value": "32"
          },
          "PipeStages": {
            "value": "1"
          },
          "PortAWidth": {
            "value": "64"
          },
          "PortBWidth": {
            "value": "64"
          },
          "SyncClear": {
            "value": "false"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "mult_gen_7": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_1_1",
        "parameters": {
          "ClockEnable": {
            "value": "true"
          },
          "MultType": {
            "value": "Parallel_Multiplier"
          },
          "OutputWidthHigh": {
            "value": "95"
          },
          "OutputWidthLow": {
            "value": "32"
          },
          "PipeStages": {
            "value": "1"
          },
          "PortAWidth": {
            "value": "64"
          },
          "PortBWidth": {
            "value": "64"
          },
          "SyncClear": {
            "value": "false"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "mult_gen_8": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "design_1_mult_gen_2_1",
        "parameters": {
          "ClockEnable": {
            "value": "true"
          },
          "MultType": {
            "value": "Parallel_Multiplier"
          },
          "OutputWidthHigh": {
            "value": "95"
          },
          "OutputWidthLow": {
            "value": "32"
          },
          "PipeStages": {
            "value": "1"
          },
          "PortAWidth": {
            "value": "64"
          },
          "PortBWidth": {
            "value": "64"
          },
          "SyncClear": {
            "value": "false"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "a_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_3_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0x00000002785B8840"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "a_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_9_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0xFFFFFFFDEDA83EAA"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "a_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_10_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0x00000000963DFB80"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "zb_1": {
        "vlnv": "xilinx.com:module_ref:shift_reg:1.0",
        "xci_name": "design_1_shift_reg_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "shift_reg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "inicio": {
            "direction": "I"
          },
          "A": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "fin": {
            "direction": "O"
          }
        }
      },
      "zb_2": {
        "vlnv": "xilinx.com:module_ref:shift_reg:1.0",
        "xci_name": "design_1_shift_reg_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "shift_reg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "inicio": {
            "direction": "I"
          },
          "A": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "fin": {
            "direction": "O"
          }
        }
      },
      "zb_3": {
        "vlnv": "xilinx.com:module_ref:shift_reg:1.0",
        "xci_name": "design_1_shift_reg_0_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "shift_reg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "inicio": {
            "direction": "I"
          },
          "A": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "fin": {
            "direction": "O"
          }
        }
      },
      "sum_0": {
        "vlnv": "xilinx.com:module_ref:sum:1.0",
        "xci_name": "design_1_sum_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sum",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A3": {
            "direction": "I",
            "left": "63",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 64}",
                "value_src": "ip_prop"
              }
            }
          },
          "A4": {
            "direction": "I",
            "left": "63",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 64}",
                "value_src": "ip_prop"
              }
            }
          },
          "A5": {
            "direction": "I",
            "left": "63",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 64}",
                "value_src": "ip_prop"
              }
            }
          },
          "A8": {
            "direction": "I",
            "left": "63",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 64}",
                "value_src": "ip_prop"
              }
            }
          },
          "A9": {
            "direction": "I",
            "left": "63",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 64}",
                "value_src": "ip_prop"
              }
            }
          },
          "A10": {
            "direction": "I",
            "left": "63",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 64}",
                "value_src": "ip_prop"
              }
            }
          },
          "A11": {
            "direction": "I",
            "left": "63",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type generated dependency signed format bool minimum {} maximum {}} value TRUE}}}} DATA_WIDTH 64}",
                "value_src": "ip_prop"
              }
            }
          },
          "B": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
      "za_2": {
        "vlnv": "xilinx.com:module_ref:shift_reg:1.0",
        "xci_name": "design_1_shift_reg_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "shift_reg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "inicio": {
            "direction": "I"
          },
          "A": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "fin": {
            "direction": "O"
          }
        }
      },
      "za_3": {
        "vlnv": "xilinx.com:module_ref:shift_reg:1.0",
        "xci_name": "design_1_shift_reg_2_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "shift_reg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "inicio": {
            "direction": "I"
          },
          "A": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "fin": {
            "direction": "O"
          }
        }
      },
      "za_1": {
        "vlnv": "xilinx.com:module_ref:shift_reg:1.0",
        "xci_name": "design_1_shift_reg_4_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "shift_reg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "inicio": {
            "direction": "I"
          },
          "A": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "fin": {
            "direction": "O"
          }
        }
      },
      "zb0": {
        "vlnv": "xilinx.com:module_ref:shift_reg:1.0",
        "xci_name": "design_1_zb_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "shift_reg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "inicio": {
            "direction": "I"
          },
          "A": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "B": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "fin": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "xadc_wiz_0/di_in"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "xadc_wiz_0/daddr_in"
        ]
      },
      "xadc_wiz_0_do_out": {
        "ports": [
          "xadc_wiz_0/do_out",
          "xlslice_0/Din"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "xadc_wiz_0/dwe_in"
        ]
      },
      "vaux1_n_1": {
        "ports": [
          "vaux1_n",
          "xadc_wiz_0/vauxn1"
        ]
      },
      "vaux1_p_1": {
        "ports": [
          "vaux1_p",
          "xadc_wiz_0/vauxp1"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "b_0/dout",
          "mult_gen_0/B"
        ]
      },
      "xlconstant_4_dout": {
        "ports": [
          "b_1/dout",
          "mult_gen_1/B"
        ]
      },
      "shift_reg_0_out": {
        "ports": [
          "zb_1/B",
          "mult_gen_1/A",
          "zb_2/A"
        ]
      },
      "shift_reg_1_B": {
        "ports": [
          "zb_2/B",
          "mult_gen_2/A",
          "zb_3/A"
        ]
      },
      "xlconstant_5_dout": {
        "ports": [
          "b_2/dout",
          "mult_gen_2/B"
        ]
      },
      "shift_reg_2_B": {
        "ports": [
          "zb_3/B",
          "mult_gen_3/A"
        ]
      },
      "xlconstant_6_dout": {
        "ports": [
          "b_3/dout",
          "mult_gen_3/B"
        ]
      },
      "shift_reg_5_B": {
        "ports": [
          "za_1/B",
          "mult_gen_6/A",
          "za_2/A"
        ]
      },
      "xlconstant_9_dout": {
        "ports": [
          "a_1/dout",
          "mult_gen_6/B"
        ]
      },
      "shift_reg_6_B": {
        "ports": [
          "za_2/B",
          "mult_gen_7/A",
          "za_3/A"
        ]
      },
      "xlconstant_10_dout": {
        "ports": [
          "a_2/dout",
          "mult_gen_7/B"
        ]
      },
      "shift_reg_7_B": {
        "ports": [
          "za_3/B",
          "mult_gen_8/A"
        ]
      },
      "xlconstant_11_dout": {
        "ports": [
          "a_3/dout",
          "mult_gen_8/B"
        ]
      },
      "sum_0_B": {
        "ports": [
          "sum_0/B",
          "dacto_0/x",
          "za_1/A"
        ]
      },
      "mult_gen_0_P1": {
        "ports": [
          "mult_gen_0/P",
          "sum_0/A11"
        ]
      },
      "mult_gen_1_P": {
        "ports": [
          "mult_gen_1/P",
          "sum_0/A10"
        ]
      },
      "mult_gen_2_P": {
        "ports": [
          "mult_gen_2/P",
          "sum_0/A9"
        ]
      },
      "mult_gen_3_P": {
        "ports": [
          "mult_gen_3/P",
          "sum_0/A8"
        ]
      },
      "mult_gen_6_P": {
        "ports": [
          "mult_gen_6/P",
          "sum_0/A5"
        ]
      },
      "mult_gen_7_P": {
        "ports": [
          "mult_gen_7/P",
          "sum_0/A4"
        ]
      },
      "mult_gen_8_P": {
        "ports": [
          "mult_gen_8/P",
          "sum_0/A3"
        ]
      },
      "dacto_0_y": {
        "ports": [
          "dacto_0/y",
          "ck_io"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "adcfrom_0/x"
        ]
      },
      "xadc_wiz_0_eoc_out": {
        "ports": [
          "xadc_wiz_0/eoc_out",
          "xadc_wiz_0/den_in",
          "ck_io12",
          "zb_1/inicio",
          "zb_2/inicio",
          "zb_3/inicio",
          "za_2/inicio",
          "za_3/inicio",
          "za_1/inicio",
          "zb0/inicio"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "xadc_wiz_0/dclk_in",
          "adcfrom_0/clk",
          "mult_gen_0/CLK",
          "mult_gen_1/CLK",
          "mult_gen_2/CLK",
          "mult_gen_3/CLK",
          "dacto_0/clk",
          "mult_gen_7/CLK",
          "mult_gen_8/CLK",
          "mult_gen_6/CLK",
          "zb_1/clk",
          "zb_2/clk",
          "zb_3/clk",
          "za_2/clk",
          "za_3/clk",
          "za_1/clk",
          "zb0/clk"
        ]
      },
      "zb_4_B": {
        "ports": [
          "zb0/B",
          "mult_gen_0/A",
          "zb_1/A"
        ]
      },
      "adcfrom_0_y": {
        "ports": [
          "adcfrom_0/y",
          "zb0/A"
        ]
      },
      "zb0_fin": {
        "ports": [
          "zb0/fin",
          "mult_gen_0/CE"
        ]
      },
      "zb_1_fin": {
        "ports": [
          "zb_1/fin",
          "mult_gen_1/CE"
        ]
      },
      "zb_2_fin": {
        "ports": [
          "zb_2/fin",
          "mult_gen_2/CE"
        ]
      },
      "zb_3_fin": {
        "ports": [
          "zb_3/fin",
          "mult_gen_3/CE"
        ]
      },
      "za_1_fin": {
        "ports": [
          "za_1/fin",
          "mult_gen_6/CE"
        ]
      },
      "za_2_fin": {
        "ports": [
          "za_2/fin",
          "mult_gen_7/CE"
        ]
      },
      "za_3_fin": {
        "ports": [
          "za_3/fin",
          "mult_gen_8/CE"
        ]
      }
    }
  }
}