==39172== Cachegrind, a cache and branch-prediction profiler
==39172== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39172== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39172== Command: ./sift .
==39172== 
--39172-- warning: L3 cache found, using its data for the LL simulation.
--39172-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39172-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39172== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39172== (see section Limitations in user manual)
==39172== NOTE: further instances of this message will not be shown
==39172== 
==39172== I   refs:      3,167,698,658
==39172== I1  misses:            1,852
==39172== LLi misses:            1,831
==39172== I1  miss rate:          0.00%
==39172== LLi miss rate:          0.00%
==39172== 
==39172== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39172== D1  misses:        6,599,707  (  4,240,083 rd   +   2,359,624 wr)
==39172== LLd misses:        3,949,645  (  2,030,618 rd   +   1,919,027 wr)
==39172== D1  miss rate:           0.7% (        0.6%     +         0.8%  )
==39172== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39172== 
==39172== LL refs:           6,601,559  (  4,241,935 rd   +   2,359,624 wr)
==39172== LL misses:         3,951,476  (  2,032,449 rd   +   1,919,027 wr)
==39172== LL miss rate:            0.1% (        0.1%     +         0.6%  )
