# Clock domain crossing modules

This repository gathers several basic modules to handle CDC in a design.

Simulation relies on [SVUT](https://github.com/damofthemoon/svut) and
[Icarus Verilog](https://github.com/steveicarus/iverilog).


More information about the modules can be found here:

- [IO debouncer](doc/debouncer.md)
- [Simple synchronization thru 2 FFDs](doc/2ffds.md)
- [Pulse synchronizer](doc/pulse_synchro.md)
- [Pulse synchronizer with handshake](doc/pulse_synchro_with_hsk.md)
- [Data bus synchronizer with recirculation mux](doc/data_bus_synchronizer.md)


