{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631733713461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631733713461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 15 22:21:52 2021 " "Processing started: Wed Sep 15 22:21:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631733713461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631733713461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hdmi -c hdmi " "Command: quartus_map --read_settings_files=on --write_settings_files=off hdmi -c hdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631733713461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631733714918 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh tb_sync.sv(6) " "Verilog HDL File I/O error at tb_sync.sv(6): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "UTB/sync/tb_sync.sv" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/sync/tb_sync.sv" 6 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631733725214 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "uvm_macros.svh UTTest.svh(3) " "Verilog HDL File I/O error at UTTest.svh(3): can't open Verilog Design File \"uvm_macros.svh\"" {  } { { "UTB/sync/UTTest.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/sync/UTTest.svh" 3 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631733725230 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"class\";  expecting \"endpackage\" tb_pkg.svh(10) " "Verilog HDL syntax error at tb_pkg.svh(10) near text: \"class\";  expecting \"endpackage\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "uvm_object_utils tb_pkg.svh(23) " "Verilog HDL Compiler Directive warning at tb_pkg.svh(23): text macro \"uvm_object_utils\" is undefined" {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 23 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \"endpackage\" tb_pkg.svh(23) " "Verilog HDL syntax error at tb_pkg.svh(23) near text: \"(\";  expecting \"endpackage\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "uvm_component_utils tb_pkg.svh(40) " "Verilog HDL Compiler Directive warning at tb_pkg.svh(40): text macro \"uvm_component_utils\" is undefined" {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 40 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"#\";  expecting \".\", or an identifier tb_pkg.svh(57) " "Verilog HDL syntax error at tb_pkg.svh(57) near text: \"#\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 57 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"parent\";  expecting \";\" tb_pkg.svh(61) " "Verilog HDL syntax error at tb_pkg.svh(61) near text: \"parent\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 61 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"super\";  expecting \"endfunction\" tb_pkg.svh(71) " "Verilog HDL syntax error at tb_pkg.svh(71) near text: \"super\";  expecting \"endfunction\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"new\";  expecting an operand tb_pkg.svh(73) " "Verilog HDL syntax error at tb_pkg.svh(73) near text: \"new\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endclass\";  expecting \"endpackage\" tb_pkg.svh(223) " "Verilog HDL syntax error at tb_pkg.svh(223) near text: \"endclass\";  expecting \"endpackage\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 223 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "t_vif tb_pkg.svh(235) " "Verilog HDL Declaration error at tb_pkg.svh(235): identifier \"t_vif\" is already declared in the present scope" {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 235 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"new\";  expecting an identifier (\"new\" is a reserved keyword ) tb_pkg.svh(239) " "Verilog HDL syntax error at tb_pkg.svh(239) near text: \"new\";  expecting an identifier (\"new\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 239 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "name tb_pkg.svh(239) " "Verilog HDL Declaration error at tb_pkg.svh(239): identifier \"name\" is already declared in the present scope" {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 239 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "uvm_component tb_pkg.svh(239) " "Verilog HDL Declaration error at tb_pkg.svh(239): identifier \"uvm_component\" is already declared in the present scope" {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 239 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"parent\";  expecting \";\" tb_pkg.svh(239) " "Verilog HDL syntax error at tb_pkg.svh(239) near text: \"parent\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 239 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "parent tb_pkg.svh(241) " "Verilog HDL Declaration error at tb_pkg.svh(241): identifier \"parent\" is already declared in the present scope" {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 241 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "run_phase tb_pkg.svh(249) " "Verilog HDL Declaration error at tb_pkg.svh(249): identifier \"run_phase\" is already declared in the present scope" {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 249 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endclass\";  expecting \"endpackage\" tb_pkg.svh(284) " "Verilog HDL syntax error at tb_pkg.svh(284) near text: \"endclass\";  expecting \"endpackage\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 284 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"#\";  expecting \".\", or an identifier tb_pkg.svh(301) " "Verilog HDL syntax error at tb_pkg.svh(301) near text: \"#\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 301 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \"endpackage\" tb_pkg.svh(308) " "Verilog HDL syntax error at tb_pkg.svh(308) near text: \"(\";  expecting \"endpackage\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "UTB/tb_pkg.svh" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tb_pkg.svh" 308 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1631733725236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utb/sync/tb_sync.sv 0 0 " "Found 0 design units, including 0 entities, in source file utb/sync/tb_sync.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631733725252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utb/tmds_serial/tb_tmds_serial.sv 1 1 " "Found 1 design units, including 1 entities, in source file utb/tmds_serial/tb_tmds_serial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_tmds_serial " "Found entity 1: tb_tmds_serial" {  } { { "UTB/tmds_serial/tb_tmds_serial.sv" "" { Text "C:/Projects/Ls/max10/hdmi/UTB/tmds_serial/tb_tmds_serial.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631733725252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631733725252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi.sv 3 2 " "Found 3 design units, including 2 entities, in source file hdmi.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_disp (SystemVerilog) " "Found design unit 1: pkg_disp (SystemVerilog)" {  } { { "hdmi.sv" "" { Text "C:/Projects/Ls/max10/hdmi/hdmi.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631733725267 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_if " "Found entity 1: hdmi_if" {  } { { "hdmi.sv" "" { Text "C:/Projects/Ls/max10/hdmi/hdmi.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631733725267 ""} { "Info" "ISGN_ENTITY_NAME" "2 hdmi " "Found entity 2: hdmi" {  } { { "hdmi.sv" "" { Text "C:/Projects/Ls/max10/hdmi/hdmi.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631733725267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631733725267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "sync.sv" "" { Text "C:/Projects/Ls/max10/hdmi/sync.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631733725283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631733725283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmds_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmds_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmds_encoder " "Found entity 1: tmds_encoder" {  } { { "tmds_encoder.sv" "" { Text "C:/Projects/Ls/max10/hdmi/tmds_encoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631733725299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631733725299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmds_serial.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmds_serial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmds_serial " "Found entity 1: tmds_serial" {  } { { "tmds_serial.sv" "" { Text "C:/Projects/Ls/max10/hdmi/tmds_serial.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631733725299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631733725299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio " "Found entity 1: ddio" {  } { { "ddio.v" "" { Text "C:/Projects/Ls/max10/hdmi/ddio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631733725314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631733725314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddio/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file ddio/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "ddio/altera_gpio_lite.sv" "" { Text "C:/Projects/Ls/max10/hdmi/ddio/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631733725330 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "ddio/altera_gpio_lite.sv" "" { Text "C:/Projects/Ls/max10/hdmi/ddio/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631733725330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631733725330 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631733725415 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 15 22:22:05 2021 " "Processing ended: Wed Sep 15 22:22:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631733725415 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631733725415 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631733725415 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631733725415 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631733726054 ""}
