ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jan 18, 2022 at 01:14:42 CST
ncverilog
	-f post_sim.f
		CVAE_tb.v
		../icc/post_layout/CHIP_layout.v
		-v
		/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v
		sram_model/rams_sp_wf.v
		+access+r
Recompiling... reason: file '../icc/post_layout/CHIP_layout.sdf' is newer than expected.
	expected: Mon Jan  3 22:20:02 2022
	actual:   Tue Jan 18 00:39:41 2022
		Caching library 'worklib' ....... Done
		Caching library 'saed32nm_hvt' ....... Done
	Elaborating the design hierarchy:
DFFSSRX2_HVT comput_buffer_reg_1_ (.Q ( comput_buffer[1] ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,3948|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT comput_buffer_reg_2_ (.Q ( comput_buffer[2] ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,3951|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX2_HVT comput_buffer_reg_4_ (.Q ( comput_buffer[4] ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,3954|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

HADDX1_HVT U3471 (.SO ( n3812 ) , .B0 ( n3816 ) , .A0 ( n18 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,4132|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

FADDX1_HVT U3403 (.CI ( n3740 ) , .A ( n3742 ) , .B ( n3741 ) , .S ( n3747 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,4319|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U3407 (.CI ( n3745 ) , .A ( n3747 ) , .B ( n3746 ) , .S ( n3748 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,4325|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U3408 (.CI ( n3748 ) , .A ( n3750 ) , .B ( n3749 ) , .S ( n3753 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,4326|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U3409 (.CI ( n3751 ) , .A ( n3753 ) , .B ( n3752 ) , .S ( n3754 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,4327|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U3286 (.CI ( n3647 ) , .A ( n3649 ) , .B ( n3648 ) , .S ( n3650 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,4425|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U3304 (.CI ( n3662 ) , .A ( intadd_14_n1 ) , .B ( intadd_13_SUM_1_ ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,4448|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U3314 (.CI ( n3670 ) , .A ( intadd_12_n1 ) , .B ( intadd_13_n1 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,4466|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U3327 (.CI ( intadd_5_SUM_3_ ) , .A ( n3684 ) , .B ( n3683 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,4487|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U3331 (.CI ( intadd_5_n1 ) , .A ( intadd_4_SUM_2_ ) , .B ( n3686 ) 
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,4494|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

HADDX1_HVT U3229 (.SO ( n3773 ) , .B0 ( n526 ) , .A0 ( FC_OUT_1_ ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,4611|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U3231 (.SO ( n3772 ) , .B0 ( n3623 ) , .A0 ( FC_OUT_2_ ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,4613|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

HADDX1_HVT U3236 (.SO ( n3775 ) , .B0 ( n3625 ) , .A0 ( FC_OUT_3_ ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,4621|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

FADDX1_HVT U3266 (.CI ( n3998 ) , .A ( n39 ) , .B ( FC_IN_2_ ) , .S ( n3637 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,4661|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U2793 (.CI ( n3139 ) , .A ( n3141 ) , .B ( n3140 ) , .S ( n3169 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,5165|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U2800 (.CI ( n3159 ) , .A ( n753 ) , .B ( n3160 ) , .S ( n3165 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,5176|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U2802 (.CI ( n3164 ) , .A ( n3166 ) , .B ( n3165 ) , .S ( n3167 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,5179|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

FADDX1_HVT U2803 (.CI ( n3167 ) , .A ( n3169 ) , .B ( n3168 ) , .S ( n3171 ) ) ;
               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,5180|15): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): CO

DFFSSRX1_HVT sram_output_addr_reg_8_ (.Q ( sram_output_addr[8] ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8436|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_addr_reg_7_ (.Q ( sram_output_addr[7] ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8439|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_addr_reg_6_ (.Q ( sram_output_addr[6] ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8442|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_addr_reg_5_ (.Q ( sram_output_addr[5] ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8445|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_addr_reg_4_ (.Q ( sram_output_addr[4] ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8448|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_addr_reg_3_ (.Q ( sram_output_addr[3] ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8451|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_addr_reg_2_ (.Q ( sram_output_addr[2] ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8454|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_addr_reg_1_ (.Q ( sram_output_addr[1] ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8457|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_addr_reg_0_ (.Q ( sram_output_addr[0] ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8460|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_31_ (.Q ( sram_output_wdata[31] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8463|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_30_ (.Q ( sram_output_wdata[30] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8466|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_29_ (.Q ( sram_output_wdata[29] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8469|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_28_ (.Q ( sram_output_wdata[28] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8472|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_27_ (.Q ( sram_output_wdata[27] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8475|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_26_ (.Q ( sram_output_wdata[26] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8478|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_25_ (.Q ( sram_output_wdata[25] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8481|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_24_ (.Q ( sram_output_wdata[24] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8484|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_23_ (.Q ( sram_output_wdata[23] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8487|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_22_ (.Q ( sram_output_wdata[22] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8490|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_21_ (.Q ( sram_output_wdata[21] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8493|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_20_ (.Q ( sram_output_wdata[20] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8495|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_19_ (.Q ( sram_output_wdata[19] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8498|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_18_ (.Q ( sram_output_wdata[18] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8501|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_17_ (.Q ( sram_output_wdata[17] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8504|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_16_ (.Q ( sram_output_wdata[16] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8506|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_15_ (.Q ( sram_output_wdata[15] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8509|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_14_ (.Q ( sram_output_wdata[14] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8512|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_13_ (.Q ( sram_output_wdata[13] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8515|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_12_ (.Q ( sram_output_wdata[12] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8518|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_11_ (.Q ( sram_output_wdata[11] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8521|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_10_ (.Q ( sram_output_wdata[10] ) 
                                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8524|37): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_9_ (.Q ( sram_output_wdata[9] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8527|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_8_ (.Q ( sram_output_wdata[8] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8530|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_7_ (.Q ( sram_output_wdata[7] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8533|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_6_ (.Q ( sram_output_wdata[6] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8535|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_5_ (.Q ( sram_output_wdata[5] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8537|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_4_ (.Q ( sram_output_wdata[4] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8540|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_3_ (.Q ( sram_output_wdata[3] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8542|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_2_ (.Q ( sram_output_wdata[2] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8544|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_1_ (.Q ( sram_output_wdata[1] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8546|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wdata_reg_0_ (.Q ( sram_output_wdata[0] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8548|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT data_cycle_reg_0_ (.Q ( data_cycle_0_ ) , .SETB ( n165 ) 
                             |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8649|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_31_ (.QN ( n753 ) , .SETB ( \TIEH_HVT!U25_net ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8786|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT comput_buffer_reg_30_ (.Q ( comput_buffer[30] ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8788|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_28_ (.Q ( comput_buffer[28] ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8794|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_26_ (.Q ( comput_buffer[26] ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8800|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_24_ (.Q ( comput_buffer[24] ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8806|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_22_ (.Q ( comput_buffer[22] ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8812|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_20_ (.Q ( comput_buffer[20] ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8818|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_18_ (.Q ( comput_buffer[18] ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8824|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_16_ (.Q ( comput_buffer[16] ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8830|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_14_ (.Q ( comput_buffer[14] ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8836|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_12_ (.Q ( comput_buffer[12] ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8842|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_10_ (.Q ( comput_buffer[10] ) 
                                 |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8848|33): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_7_ (.Q ( comput_buffer[7] ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8857|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_6_ (.Q ( comput_buffer[6] ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8860|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_5_ (.Q ( comput_buffer[5] ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8863|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_3_ (.Q ( comput_buffer[3] ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8866|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT comput_buffer_reg_0_ (.Q ( comput_buffer[0] ) 
                                |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8869|32): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_wea_reg (.Q ( sram_output_wea ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8872|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_addr_reg_15_ (.Q ( sram_output_addr[15] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8874|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_addr_reg_14_ (.Q ( sram_output_addr[14] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8877|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_addr_reg_13_ (.Q ( sram_output_addr[13] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8880|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_addr_reg_12_ (.Q ( sram_output_addr[12] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8883|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_addr_reg_11_ (.Q ( sram_output_addr[11] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8886|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_addr_reg_10_ (.Q ( sram_output_addr[10] ) 
                                    |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8889|36): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT sram_output_addr_reg_9_ (.Q ( sram_output_addr[9] ) 
                                   |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8892|35): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT state_reg_1_ (.QN ( n179 ) , .SETB ( \TIEH_HVT!U22_net ) 
                        |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8897|24): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): Q

DFFSSRX1_HVT finish_reg (.Q ( finish ) , .SETB ( \TIEH_HVT!U36_net ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8899|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_addr_out_reg_13_ (.Q ( fc_addr_out[13] ) , .SETB ( n169 ) 
                               |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8907|31): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX2_HVT fc_addr_in_reg_14_ (.Q ( fc_addr_in[14] ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8952|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6245): QN

DFFSSRX1_HVT fc_addr_in_reg_13_ (.Q ( fc_addr_in[13] ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8955|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_addr_in_reg_11_ (.Q ( fc_addr_in[11] ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8961|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_addr_in_reg_10_ (.Q ( fc_addr_in[10] ) 
                              |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8964|30): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_addr_in_reg_9_ (.Q ( fc_addr_in[9] ) 
                             |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8967|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_addr_in_reg_8_ (.Q ( fc_addr_in[8] ) 
                             |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8970|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_addr_in_reg_6_ (.Q ( fc_addr_in[6] ) 
                             |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8976|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

DFFSSRX1_HVT fc_addr_in_reg_4_ (.Q ( fc_addr_in[4] ) 
                             |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,8982|29): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

Cordic_32_16_2a029999_0_1 tanh (.D_out_7_ ( T_reg[7] ) , 
                             |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,118268|29): 8 output ports were not connected:
ncelab: (../icc/post_layout/CHIP_layout.v,36867): D_out_31_
ncelab: (../icc/post_layout/CHIP_layout.v,36867): D_out_30_
ncelab: (../icc/post_layout/CHIP_layout.v,36868): D_out_29_
ncelab: (../icc/post_layout/CHIP_layout.v,36868): D_out_28_
ncelab: (../icc/post_layout/CHIP_layout.v,36868): D_out_27_
ncelab: (../icc/post_layout/CHIP_layout.v,36868): D_out_26_
ncelab: (../icc/post_layout/CHIP_layout.v,36868): D_out_25_
ncelab: (../icc/post_layout/CHIP_layout.v,36869): D_out_24_

DFFX1_HVT z_out_reg_17_ (.D ( z_out_next[17] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9661|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_16_ (.D ( z_out_next[16] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9663|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_15_ (.D ( z_out_next[15] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9665|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_14_ (.D ( z_out_next[14] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9667|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_13_ (.D ( z_out_next[13] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9669|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_12_ (.D ( z_out_next[12] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9671|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_11_ (.D ( z_out_next[11] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9673|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_10_ (.D ( z_out_next[10] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9675|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_9_ (.D ( z_out_next[9] ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9677|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_8_ (.D ( z_out_next[8] ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9679|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_7_ (.D ( z_out_next[7] ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9681|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_6_ (.D ( z_out_next[6] ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9683|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_5_ (.D ( z_out_next[5] ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9685|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_4_ (.D ( z_out_next[4] ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9687|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_3_ (.D ( z_out_next[3] ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9689|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_2_ (.D ( z_out_next[2] ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9691|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_1_ (.D ( z_out_next[1] ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9693|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_0_ (.D ( z_out_next[0] ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9695|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_31_ (.D ( x_out_next[31] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9734|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_30_ (.D ( x_out_next[30] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9736|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_29_ (.D ( x_out_next[29] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9738|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_28_ (.D ( x_out_next[28] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9740|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_27_ (.D ( x_out_next[27] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9742|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_26_ (.D ( x_out_next[26] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9744|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_25_ (.D ( x_out_next[25] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9746|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_24_ (.D ( x_out_next[24] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9748|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_23_ (.D ( x_out_next[23] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9750|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_22_ (.D ( x_out_next[22] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9752|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_21_ (.D ( x_out_next[21] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9754|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_20_ (.D ( x_out_next[20] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9756|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_19_ (.D ( x_out_next[19] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9758|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_18_ (.D ( x_out_next[18] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9760|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_17_ (.D ( x_out_next[17] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9762|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_16_ (.D ( x_out_next[16] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9764|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_15_ (.D ( x_out_next[15] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9766|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_14_ (.D ( x_out_next[14] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9768|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_13_ (.D ( x_out_next[13] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9770|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_12_ (.D ( x_out_next[12] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9772|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_11_ (.D ( x_out_next[11] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9774|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_10_ (.D ( x_out_next[10] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9776|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_9_ (.D ( x_out_next[9] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9778|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_8_ (.D ( x_out_next[8] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9780|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_7_ (.D ( x_out_next[7] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9782|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_6_ (.D ( x_out_next[6] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9784|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_5_ (.D ( x_out_next[5] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9786|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_4_ (.D ( x_out_next[4] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9788|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_3_ (.D ( x_out_next[3] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9790|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_2_ (.D ( x_out_next[2] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9792|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_1_ (.D ( x_out_next[1] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9794|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_0_ (.D ( x_out_next[0] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9796|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_31_ (.D ( y_out_next[31] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9798|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_30_ (.D ( y_out_next[30] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9800|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_29_ (.D ( y_out_next[29] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9802|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_28_ (.D ( y_out_next[28] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9804|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_27_ (.D ( y_out_next[27] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9806|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_26_ (.D ( y_out_next[26] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9808|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_25_ (.D ( y_out_next[25] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9810|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_24_ (.D ( y_out_next[24] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9812|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_23_ (.D ( y_out_next[23] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9814|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_22_ (.D ( y_out_next[22] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9816|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_21_ (.D ( y_out_next[21] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9818|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_20_ (.D ( y_out_next[20] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9820|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_19_ (.D ( y_out_next[19] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9822|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_18_ (.D ( y_out_next[18] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9824|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_17_ (.D ( y_out_next[17] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9826|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_16_ (.D ( y_out_next[16] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9828|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_15_ (.D ( y_out_next[15] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9830|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_14_ (.D ( y_out_next[14] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9832|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_13_ (.D ( y_out_next[13] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9834|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_12_ (.D ( y_out_next[12] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9836|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_11_ (.D ( y_out_next[11] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9838|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_10_ (.D ( y_out_next[10] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9840|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_9_ (.D ( y_out_next[9] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9842|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_8_ (.D ( y_out_next[8] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9844|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_7_ (.D ( y_out_next[7] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9846|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_6_ (.D ( y_out_next[6] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9848|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_5_ (.D ( y_out_next[5] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9850|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_4_ (.D ( y_out_next[4] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9852|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_3_ (.D ( y_out_next[3] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9854|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_2_ (.D ( y_out_next[2] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9856|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_1_ (.D ( y_out_next[1] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9858|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_0_ (.D ( y_out_next[0] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9860|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_31_ (.D ( z_out_next[31] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9862|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_30_ (.D ( z_out_next[30] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9864|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_29_ (.D ( z_out_next[29] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9866|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_28_ (.D ( z_out_next[28] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9868|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_27_ (.D ( z_out_next[27] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9870|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_26_ (.D ( z_out_next[26] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9872|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_25_ (.D ( z_out_next[25] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9874|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_24_ (.D ( z_out_next[24] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9876|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_23_ (.D ( z_out_next[23] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9878|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_22_ (.D ( z_out_next[22] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9880|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_21_ (.D ( z_out_next[21] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9882|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_20_ (.D ( z_out_next[20] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9884|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_19_ (.D ( z_out_next[19] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9886|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_18_ (.D ( z_out_next[18] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,9888|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_24_ (.D ( y_out_next[24] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10498|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_23_ (.D ( y_out_next[23] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10500|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_22_ (.D ( y_out_next[22] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10502|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_21_ (.D ( y_out_next[21] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10504|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_20_ (.D ( y_out_next[20] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10506|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_19_ (.D ( y_out_next[19] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10508|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_18_ (.D ( y_out_next[18] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10510|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_17_ (.D ( y_out_next[17] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10512|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_16_ (.D ( y_out_next[16] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10514|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_15_ (.D ( y_out_next[15] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10516|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_14_ (.D ( y_out_next[14] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10518|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_13_ (.D ( y_out_next[13] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10520|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_12_ (.D ( y_out_next[12] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10522|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_11_ (.D ( y_out_next[11] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10524|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_10_ (.D ( y_out_next[10] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10526|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_9_ (.D ( y_out_next[9] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10528|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_8_ (.D ( y_out_next[8] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10530|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_7_ (.D ( y_out_next[7] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10532|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_6_ (.D ( y_out_next[6] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10534|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_5_ (.D ( y_out_next[5] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10536|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_4_ (.D ( y_out_next[4] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10538|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_3_ (.D ( y_out_next[3] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10540|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_2_ (.D ( y_out_next[2] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10542|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_1_ (.D ( y_out_next[1] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10544|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_0_ (.D ( y_out_next[0] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10546|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_31_ (.D ( z_out_next[31] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10548|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_30_ (.D ( z_out_next[30] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10550|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_29_ (.D ( z_out_next[29] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10552|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_28_ (.D ( z_out_next[28] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10554|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_27_ (.D ( z_out_next[27] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10556|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_26_ (.D ( z_out_next[26] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10558|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_25_ (.D ( z_out_next[25] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10560|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_24_ (.D ( z_out_next[24] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10562|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_23_ (.D ( z_out_next[23] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10564|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_22_ (.D ( z_out_next[22] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10566|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_21_ (.D ( z_out_next[21] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10568|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_20_ (.D ( z_out_next[20] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10570|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_19_ (.D ( z_out_next[19] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10572|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_18_ (.D ( z_out_next[18] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10574|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_17_ (.D ( z_out_next[17] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10576|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_16_ (.D ( z_out_next[16] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10578|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_15_ (.D ( z_out_next[15] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10580|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_14_ (.D ( z_out_next[14] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10582|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_13_ (.D ( z_out_next[13] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10584|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_12_ (.D ( z_out_next[12] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10586|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_11_ (.D ( z_out_next[11] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10588|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_10_ (.D ( z_out_next[10] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10590|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_9_ (.D ( z_out_next[9] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10592|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_8_ (.D ( z_out_next[8] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10594|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_7_ (.D ( z_out_next[7] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10596|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_6_ (.D ( z_out_next[6] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10598|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_5_ (.D ( z_out_next[5] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10600|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_4_ (.D ( z_out_next[4] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10602|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_3_ (.D ( z_out_next[3] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10604|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_2_ (.D ( z_out_next[2] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10606|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_1_ (.D ( z_out_next[1] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10608|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_0_ (.D ( z_out_next[0] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10610|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_31_ (.D ( x_out_next[31] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10612|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_30_ (.D ( x_out_next[30] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10614|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_29_ (.D ( x_out_next[29] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10616|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_28_ (.D ( x_out_next[28] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10618|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_27_ (.D ( x_out_next[27] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10620|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_26_ (.D ( x_out_next[26] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10622|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_25_ (.D ( x_out_next[25] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10624|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_24_ (.D ( x_out_next[24] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10626|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_23_ (.D ( x_out_next[23] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10628|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_22_ (.D ( x_out_next[22] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10630|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_21_ (.D ( x_out_next[21] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10632|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_20_ (.D ( x_out_next[20] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10634|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_19_ (.D ( x_out_next[19] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10636|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_18_ (.D ( x_out_next[18] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10638|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_17_ (.D ( x_out_next[17] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10640|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_16_ (.D ( x_out_next[16] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10642|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_15_ (.D ( x_out_next[15] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10644|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_14_ (.D ( x_out_next[14] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10646|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_13_ (.D ( x_out_next[13] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10648|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_12_ (.D ( x_out_next[12] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10650|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_11_ (.D ( x_out_next[11] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10652|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_10_ (.D ( x_out_next[10] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10654|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_9_ (.D ( x_out_next[9] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10656|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_8_ (.D ( x_out_next[8] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10658|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_7_ (.D ( x_out_next[7] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10660|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_6_ (.D ( x_out_next[6] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10662|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_5_ (.D ( x_out_next[5] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10664|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_4_ (.D ( x_out_next[4] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10666|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_3_ (.D ( x_out_next[3] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10668|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_2_ (.D ( x_out_next[2] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10670|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_1_ (.D ( x_out_next[1] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10672|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_0_ (.D ( x_out_next[0] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10674|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_31_ (.D ( y_out_next[31] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10676|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_30_ (.D ( y_out_next[30] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10678|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_29_ (.D ( y_out_next[29] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10680|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_28_ (.D ( y_out_next[28] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10682|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_27_ (.D ( y_out_next[27] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10684|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_26_ (.D ( y_out_next[26] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10686|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_25_ (.D ( y_out_next[25] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,10688|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_30_ (.D ( y_out_next[30] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11442|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_29_ (.D ( y_out_next[29] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11444|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_28_ (.D ( y_out_next[28] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11446|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_27_ (.D ( y_out_next[27] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11448|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_26_ (.D ( y_out_next[26] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11450|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_25_ (.D ( y_out_next[25] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11452|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_24_ (.D ( y_out_next[24] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11454|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_23_ (.D ( y_out_next[23] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11456|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_22_ (.D ( y_out_next[22] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11458|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_21_ (.D ( y_out_next[21] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11460|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_20_ (.D ( y_out_next[20] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11462|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_19_ (.D ( y_out_next[19] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11464|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_18_ (.D ( y_out_next[18] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11466|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_17_ (.D ( y_out_next[17] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11468|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_16_ (.D ( y_out_next[16] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11470|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_15_ (.D ( y_out_next[15] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11472|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_14_ (.D ( y_out_next[14] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11474|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_13_ (.D ( y_out_next[13] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11476|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_12_ (.D ( y_out_next[12] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11478|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_11_ (.D ( y_out_next[11] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11480|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_10_ (.D ( y_out_next[10] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11482|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_9_ (.D ( y_out_next[9] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11484|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_8_ (.D ( y_out_next[8] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11486|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_7_ (.D ( y_out_next[7] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11488|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_6_ (.D ( y_out_next[6] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11490|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_5_ (.D ( y_out_next[5] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11492|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_4_ (.D ( y_out_next[4] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11494|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_3_ (.D ( y_out_next[3] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11496|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_2_ (.D ( y_out_next[2] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11498|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_1_ (.D ( y_out_next[1] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11500|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_0_ (.D ( y_out_next[0] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11502|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_31_ (.D ( z_out_next_31_ ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11504|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_30_ (.D ( z_out_next_30_ ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11506|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_29_ (.D ( z_out_next_29_ ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11508|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_28_ (.D ( z_out_next_28_ ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11510|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_27_ (.D ( z_out_next_27_ ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11512|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_26_ (.D ( z_out_next_26_ ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11514|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_25_ (.D ( z_out_next_25_ ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11516|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_24_ (.D ( z_out_next_24_ ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11518|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_23_ (.D ( z_out_next_23_ ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11520|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_22_ (.D ( z_out_next_22_ ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11522|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_21_ (.D ( z_out_next_21_ ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11524|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_20_ (.D ( z_out_next_20_ ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11526|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_19_ (.D ( z_out_next_19_ ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11528|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_18_ (.D ( z_out_next_18_ ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11530|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_17_ (.D ( z_out_next_17_ ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11532|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_16_ (.D ( z_out_next_16_ ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11534|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_15_ (.D ( z_out_next_15_ ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11536|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_14_ (.D ( z_out_next_14_ ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11538|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_13_ (.D ( z_out_next_13_ ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11540|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_12_ (.D ( z_out_next_12_ ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11542|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_11_ (.D ( z_out_next_11_ ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11544|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_10_ (.D ( z_out_next_10_ ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11546|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_9_ (.D ( z_out_next_9_ ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11548|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_8_ (.D ( z_out_next_8_ ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11550|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_7_ (.D ( z_out_next_7_ ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11552|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_6_ (.D ( z_out_next_6_ ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11554|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_5_ (.D ( z_out_next_5_ ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11556|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_4_ (.D ( z_out_next_4_ ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11558|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_3_ (.D ( z_out_next_3_ ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11560|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_2_ (.D ( z_out_next_2_ ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11562|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_1_ (.D ( z_out_next_1_ ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11564|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_0_ (.D ( z_in[0] ) , .CLK ( clk_cts_4 ) , .Q ( z_out[0] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11566|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_31_ (.D ( x_out_next[31] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11568|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_30_ (.D ( x_out_next[30] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11570|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_29_ (.D ( x_out_next[29] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11572|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_28_ (.D ( x_out_next[28] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11574|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_27_ (.D ( x_out_next[27] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11576|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_26_ (.D ( x_out_next[26] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11578|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_25_ (.D ( x_out_next[25] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11580|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_24_ (.D ( x_out_next[24] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11582|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_23_ (.D ( x_out_next[23] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11584|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_22_ (.D ( x_out_next[22] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11586|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_21_ (.D ( x_out_next[21] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11588|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_20_ (.D ( x_out_next[20] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11590|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_19_ (.D ( x_out_next[19] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11592|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_18_ (.D ( x_out_next[18] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11594|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_17_ (.D ( x_out_next[17] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11596|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_16_ (.D ( x_out_next[16] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11598|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_15_ (.D ( x_out_next[15] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11600|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_14_ (.D ( x_out_next[14] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11602|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_13_ (.D ( x_out_next[13] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11604|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_12_ (.D ( x_out_next[12] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11606|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_11_ (.D ( x_out_next[11] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11608|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_10_ (.D ( x_out_next[10] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11610|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_9_ (.D ( x_out_next[9] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11612|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_8_ (.D ( x_out_next[8] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11614|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_7_ (.D ( x_out_next[7] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11616|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_6_ (.D ( x_out_next[6] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11618|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_5_ (.D ( x_out_next[5] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11620|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_4_ (.D ( x_out_next[4] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11622|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_3_ (.D ( x_out_next[3] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11624|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_2_ (.D ( x_out_next[2] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11626|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_1_ (.D ( x_out_next[1] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11628|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_0_ (.D ( x_out_next[0] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11630|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_31_ (.D ( y_out_next[31] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,11632|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_13_ (.D ( x_out_next[13] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12411|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_12_ (.D ( x_out_next[12] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12413|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_11_ (.D ( x_out_next[11] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12415|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_10_ (.D ( x_out_next[10] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12417|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_9_ (.D ( x_out_next[9] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12419|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_8_ (.D ( n342 ) , .CLK ( clk_cts_3 ) , .Q ( x_out[8] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12421|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_7_ (.D ( x_out_next[7] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12422|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_6_ (.D ( x_out_next[6] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12424|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_5_ (.D ( x_out_next[5] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12426|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_4_ (.D ( x_out_next[4] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12428|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_3_ (.D ( x_out_next[3] ) , .CLK ( clk ) , .Q ( x_out[3] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12430|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_2_ (.D ( n343 ) , .CLK ( clk ) , .Q ( x_out[2] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12431|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_1_ (.D ( x_out_next[1] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12432|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_0_ (.D ( x_out_next[0] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12434|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_31_ (.D ( y_out_next[31] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12436|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_30_ (.D ( y_out_next[30] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12438|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_29_ (.D ( n334 ) , .CLK ( clk_cts_3 ) , .Q ( y_out[29] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12440|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_28_ (.D ( y_out_next[28] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12441|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_27_ (.D ( y_out_next[27] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12443|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_26_ (.D ( n335 ) , .CLK ( clk_cts_3 ) , .Q ( y_out[26] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12445|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_25_ (.D ( y_out_next[25] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12446|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_24_ (.D ( y_out_next[24] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12448|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_23_ (.D ( y_out_next[23] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12450|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_22_ (.D ( y_out_next[22] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12452|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_21_ (.D ( y_out_next[21] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12454|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_20_ (.D ( n337 ) , .CLK ( clk_cts_3 ) , .Q ( y_out[20] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12456|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_19_ (.D ( y_out_next[19] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12457|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_18_ (.D ( y_out_next[18] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12459|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_17_ (.D ( y_out_next[17] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12461|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_16_ (.D ( n338 ) , .CLK ( clk_cts_3 ) , .Q ( y_out[16] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12463|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_15_ (.D ( y_out_next[15] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12464|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_14_ (.D ( y_out_next[14] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12466|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_13_ (.D ( n339 ) , .CLK ( clk_cts_3 ) , .Q ( y_out[13] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12468|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_12_ (.D ( y_out_next[12] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12469|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_11_ (.D ( y_out_next[11] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12471|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_10_ (.D ( n340 ) , .CLK ( clk_cts_3 ) , .Q ( y_out[10] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12473|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_9_ (.D ( n341 ) , .CLK ( clk_cts_3 ) , .Q ( y_out[9] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12474|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_8_ (.D ( y_out_next[8] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12475|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_7_ (.D ( y_out_next[7] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12477|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_6_ (.D ( y_out_next[6] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12479|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_5_ (.D ( y_out_next[5] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12481|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_4_ (.D ( y_out_next[4] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12483|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_3_ (.D ( y_out_next[3] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12485|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_2_ (.D ( y_out_next[2] ) , .CLK ( clk ) , .Q ( y_out[2] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12487|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_1_ (.D ( y_out_next[1] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12488|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_0_ (.D ( y_out_next[0] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12490|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_31_ (.D ( z_out_next[31] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12492|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_30_ (.D ( n332 ) , .CLK ( clk ) , .Q ( z_out[30] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12494|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_29_ (.D ( n294 ) , .CLK ( clk ) , .Q ( z_out[29] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12495|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_28_ (.D ( n245 ) , .CLK ( clk ) , .Q ( z_out[28] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12496|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_27_ (.D ( n241 ) , .CLK ( clk ) , .Q ( z_out[27] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12497|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_26_ (.D ( n216 ) , .CLK ( clk ) , .Q ( z_out[26] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12498|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_25_ (.D ( n133 ) , .CLK ( clk ) , .Q ( z_out[25] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12499|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_24_ (.D ( n132 ) , .CLK ( clk ) , .Q ( z_out[24] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12500|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_23_ (.D ( n39 ) , .CLK ( clk ) , .Q ( z_out[23] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12501|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_22_ (.D ( n38 ) , .CLK ( clk ) , .Q ( z_out[22] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12502|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_21_ (.D ( n37 ) , .CLK ( clk ) , .Q ( z_out[21] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12503|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_20_ (.D ( n36 ) , .CLK ( clk ) , .Q ( z_out[20] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12504|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_19_ (.D ( n35 ) , .CLK ( clk ) , .Q ( z_out[19] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12505|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_18_ (.D ( n34 ) , .CLK ( clk ) , .Q ( z_out[18] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12506|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_17_ (.D ( n33 ) , .CLK ( clk ) , .Q ( z_out[17] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12507|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_16_ (.D ( n32 ) , .CLK ( clk ) , .Q ( z_out[16] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12508|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_15_ (.D ( n31 ) , .CLK ( clk ) , .Q ( z_out[15] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12509|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_14_ (.D ( n30 ) , .CLK ( clk ) , .Q ( z_out[14] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12510|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_13_ (.D ( n27 ) , .CLK ( clk ) , .Q ( z_out[13] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12511|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_12_ (.D ( n26 ) , .CLK ( clk ) , .Q ( z_out[12] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12512|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_11_ (.D ( n25 ) , .CLK ( clk ) , .Q ( z_out[11] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12513|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_10_ (.D ( n24 ) , .CLK ( clk ) , .Q ( z_out[10] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12514|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_9_ (.D ( n17 ) , .CLK ( clk ) , .Q ( z_out[9] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12515|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_8_ (.D ( n16 ) , .CLK ( clk_cts_4 ) , .Q ( z_out[8] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12516|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_7_ (.D ( n15 ) , .CLK ( clk ) , .Q ( z_out[7] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12517|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_6_ (.D ( n14 ) , .CLK ( clk ) , .Q ( z_out[6] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12518|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_5_ (.D ( n13 ) , .CLK ( clk_cts_4 ) , .Q ( z_out[5] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12519|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_4_ (.D ( n12 ) , .CLK ( clk ) , .Q ( z_out[4] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12520|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_3_ (.D ( n11 ) , .CLK ( clk ) , .Q ( z_out[3] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12521|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_2_ (.D ( n9 ) , .CLK ( clk ) , .Q ( z_out[2] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12522|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_1_ (.D ( n10 ) , .CLK ( clk_cts_4 ) , .Q ( z_out[1] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12523|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_31_ (.D ( x_out_next[31] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12525|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_30_ (.D ( x_out_next[30] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12527|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_29_ (.D ( x_out_next[29] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12529|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_28_ (.D ( x_out_next[28] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12531|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_27_ (.D ( x_out_next[27] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12533|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_26_ (.D ( x_out_next[26] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12535|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_25_ (.D ( x_out_next[25] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12537|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_24_ (.D ( x_out_next[24] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12539|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_23_ (.D ( x_out_next[23] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12541|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_22_ (.D ( x_out_next[22] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12543|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_21_ (.D ( x_out_next[21] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12545|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_20_ (.D ( n336 ) , .CLK ( clk_cts_3 ) , .Q ( x_out[20] ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12547|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_19_ (.D ( x_out_next[19] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12548|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_18_ (.D ( x_out_next[18] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12550|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_17_ (.D ( x_out_next[17] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12552|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_16_ (.D ( x_out_next[16] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12554|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_15_ (.D ( x_out_next[15] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12556|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_14_ (.D ( x_out_next[14] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,12558|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_23_ (.D ( y_out_next[23] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14027|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_22_ (.D ( y_out_next[22] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14029|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_21_ (.D ( y_out_next[21] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14031|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_20_ (.D ( y_out_next[20] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14033|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_19_ (.D ( y_out_next[19] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14035|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_18_ (.D ( y_out_next[18] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14037|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_17_ (.D ( y_out_next[17] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14039|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_16_ (.D ( y_out_next[16] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14041|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_15_ (.D ( y_out_next[15] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14043|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_14_ (.D ( y_out_next[14] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14045|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_13_ (.D ( y_out_next[13] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14047|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_12_ (.D ( y_out_next[12] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14049|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_11_ (.D ( y_out_next[11] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14051|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_10_ (.D ( y_out_next[10] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14053|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_9_ (.D ( y_out_next[9] ) , .CLK ( clk ) , .Q ( y_out[9] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14055|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_8_ (.D ( y_out_next[8] ) , .CLK ( clk ) , .Q ( y_out[8] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14056|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_7_ (.D ( y_out_next[7] ) , .CLK ( clk ) , .Q ( y_out[7] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14057|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_6_ (.D ( y_out_next[6] ) , .CLK ( clk ) , .Q ( y_out[6] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14058|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_5_ (.D ( y_out_next[5] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14059|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_4_ (.D ( y_out_next[4] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14061|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_3_ (.D ( y_out_next[3] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14063|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_2_ (.D ( y_out_next[2] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14065|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_1_ (.D ( y_out_next[1] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14067|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_0_ (.D ( y_out_next[0] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14069|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_31_ (.D ( z_out_next[31] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14071|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_30_ (.D ( z_out_next[30] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14073|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_29_ (.D ( z_out_next[29] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14075|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_28_ (.D ( z_out_next[28] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14077|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_27_ (.D ( z_out_next[27] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14079|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_26_ (.D ( z_out_next[26] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14081|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_25_ (.D ( z_out_next[25] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14083|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_24_ (.D ( z_out_next[24] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14085|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_23_ (.D ( z_out_next[23] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14087|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_22_ (.D ( z_out_next[22] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14089|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_21_ (.D ( z_out_next[21] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14091|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_20_ (.D ( z_out_next[20] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14093|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_19_ (.D ( z_out_next[19] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14095|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_18_ (.D ( z_out_next[18] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14097|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_17_ (.D ( z_out_next[17] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14099|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_16_ (.D ( z_out_next[16] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14101|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_15_ (.D ( z_out_next[15] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14103|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_14_ (.D ( z_out_next[14] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14105|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_13_ (.D ( z_out_next[13] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14107|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_12_ (.D ( z_out_next[12] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14109|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_11_ (.D ( z_out_next[11] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14111|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_10_ (.D ( z_out_next[10] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14113|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_9_ (.D ( z_out_next[9] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14115|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_8_ (.D ( z_out_next[8] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14117|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_7_ (.D ( z_out_next[7] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14119|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_6_ (.D ( z_out_next[6] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14121|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_5_ (.D ( z_out_next[5] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14123|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_4_ (.D ( z_out_next[4] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14125|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_3_ (.D ( z_out_next[3] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14127|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_2_ (.D ( z_out_next[2] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14129|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_1_ (.D ( z_out_next[1] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14131|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_31_ (.D ( x_out_next[31] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14148|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_30_ (.D ( x_out_next[30] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14150|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_29_ (.D ( x_out_next[29] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14152|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_28_ (.D ( x_out_next[28] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14154|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_27_ (.D ( x_out_next[27] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14156|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_26_ (.D ( x_out_next[26] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14158|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_25_ (.D ( x_out_next[25] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14160|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_24_ (.D ( x_out_next[24] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14162|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_23_ (.D ( x_out_next[23] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14164|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_22_ (.D ( x_out_next[22] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14166|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_21_ (.D ( x_out_next[21] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14168|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_20_ (.D ( x_out_next[20] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14170|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_19_ (.D ( x_out_next[19] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14172|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_18_ (.D ( x_out_next[18] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14174|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_17_ (.D ( x_out_next[17] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14176|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_16_ (.D ( x_out_next[16] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14178|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_15_ (.D ( x_out_next[15] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14180|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_14_ (.D ( x_out_next[14] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14182|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_13_ (.D ( x_out_next[13] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14184|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_12_ (.D ( x_out_next[12] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14186|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_11_ (.D ( x_out_next[11] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14188|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_10_ (.D ( x_out_next[10] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14190|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_9_ (.D ( x_out_next[9] ) , .CLK ( clk ) , .Q ( x_out[9] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14192|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_8_ (.D ( x_out_next[8] ) , .CLK ( clk ) , .Q ( x_out[8] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14193|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_7_ (.D ( x_out_next[7] ) , .CLK ( clk ) , .Q ( x_out[7] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14194|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_6_ (.D ( x_out_next[6] ) , .CLK ( clk ) , .Q ( x_out[6] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14195|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_5_ (.D ( x_out_next[5] ) , .CLK ( clk ) , .Q ( x_out[5] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14196|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_4_ (.D ( x_out_next[4] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14197|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_3_ (.D ( x_out_next[3] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14199|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_2_ (.D ( x_out_next[2] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14201|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_1_ (.D ( x_out_next[1] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14203|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_0_ (.D ( x_out_next[0] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14205|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_31_ (.D ( y_out_next[31] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14207|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_30_ (.D ( y_out_next[30] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14209|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_29_ (.D ( y_out_next[29] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14211|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_28_ (.D ( y_out_next[28] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14213|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_27_ (.D ( y_out_next[27] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14215|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_26_ (.D ( y_out_next[26] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14217|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_25_ (.D ( y_out_next[25] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14219|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_24_ (.D ( y_out_next[24] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,14221|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_21_ (.D ( z_out_next_21_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15555|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_20_ (.D ( z_out_next_20_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15557|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_19_ (.D ( z_out_next_19_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15559|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_18_ (.D ( z_out_next_18_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15561|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_17_ (.D ( z_out_next_17_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15563|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_16_ (.D ( z_out_next_16_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15565|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_15_ (.D ( z_out_next_15_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15567|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_14_ (.D ( z_out_next_14_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15569|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_13_ (.D ( z_out_next_13_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15571|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_12_ (.D ( z_out_next_12_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15573|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_11_ (.D ( z_out_next_11_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15575|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_10_ (.D ( z_out_next_10_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15577|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_9_ (.D ( z_out_next_9_ ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15579|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_8_ (.D ( z_out_next_8_ ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15581|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_7_ (.D ( z_out_next_7_ ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15583|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_6_ (.D ( z_out_next_6_ ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15585|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_5_ (.D ( z_out_next_5_ ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15587|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_4_ (.D ( z_out_next_4_ ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15589|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_3_ (.D ( z_out_next_3_ ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15591|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_2_ (.D ( z_out_next_2_ ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15593|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_1_ (.D ( z_in_1_ ) , .CLK ( clk_cts_1 ) , .Q ( z_out_1_ ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15595|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_31_ (.D ( x_out_next[31] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15676|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_30_ (.D ( x_out_next[30] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15678|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_29_ (.D ( x_out_next[29] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15680|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_28_ (.D ( x_out_next[28] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15682|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_27_ (.D ( x_out_next[27] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15684|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_26_ (.D ( x_out_next[26] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15686|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_25_ (.D ( x_out_next[25] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15688|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_24_ (.D ( x_out_next[24] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15690|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_23_ (.D ( x_out_next[23] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15692|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_22_ (.D ( x_out_next[22] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15694|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_21_ (.D ( x_out_next[21] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15696|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_20_ (.D ( x_out_next[20] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15698|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_19_ (.D ( x_out_next[19] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15700|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_18_ (.D ( x_out_next[18] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15702|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_17_ (.D ( x_out_next[17] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15704|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_16_ (.D ( x_out_next[16] ) , .CLK ( clk ) , .Q ( n191 ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15706|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_15_ (.D ( x_out_next[15] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15707|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_14_ (.D ( x_out_next[14] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15709|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_13_ (.D ( x_out_next[13] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15711|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_12_ (.D ( x_out_next[12] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15713|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_11_ (.D ( x_out_next[11] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15715|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_10_ (.D ( x_out_next[10] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15717|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_9_ (.D ( x_out_next[9] ) , .CLK ( clk ) , .Q ( x_out[9] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15719|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_8_ (.D ( x_out_next[8] ) , .CLK ( clk ) , .Q ( x_out[8] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15720|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_7_ (.D ( x_out_next[7] ) , .CLK ( clk ) , .Q ( x_out[7] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15721|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_6_ (.D ( x_out_next[6] ) , .CLK ( clk ) , .Q ( x_out[6] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15722|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_5_ (.D ( x_out_next[5] ) , .CLK ( clk ) , .Q ( x_out[5] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15723|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_4_ (.D ( x_out_next[4] ) , .CLK ( clk ) , .Q ( x_out[4] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15724|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_3_ (.D ( x_out_next[3] ) , .CLK ( clk ) , .Q ( x_out[3] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15725|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_2_ (.D ( x_out_next[2] ) , .CLK ( clk ) , .Q ( x_out[2] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15726|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_1_ (.D ( x_out_next[1] ) , .CLK ( clk ) , .Q ( x_out[1] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15727|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_0_ (.D ( x_out_next[0] ) , .CLK ( clk ) , .Q ( x_out[0] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15728|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_31_ (.D ( y_out_next[31] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15729|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_30_ (.D ( y_out_next[30] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15731|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_29_ (.D ( y_out_next[29] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15733|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_28_ (.D ( y_out_next[28] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15735|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_27_ (.D ( y_out_next[27] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15737|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_26_ (.D ( y_out_next[26] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15739|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_25_ (.D ( y_out_next[25] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15741|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_24_ (.D ( y_out_next[24] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15743|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_23_ (.D ( y_out_next[23] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15745|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_22_ (.D ( y_out_next[22] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15747|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_21_ (.D ( y_out_next[21] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15749|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_20_ (.D ( y_out_next[20] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15751|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_19_ (.D ( y_out_next[19] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15753|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_18_ (.D ( y_out_next[18] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15755|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_17_ (.D ( y_out_next[17] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15757|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_16_ (.D ( y_out_next[16] ) , .CLK ( clk ) , .Q ( n164 ) ) ;
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15759|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_15_ (.D ( y_out_next[15] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15760|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_14_ (.D ( y_out_next[14] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15762|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_13_ (.D ( y_out_next[13] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15764|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_12_ (.D ( y_out_next[12] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15766|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_11_ (.D ( y_out_next[11] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15768|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_10_ (.D ( y_out_next[10] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15770|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_9_ (.D ( y_out_next[9] ) , .CLK ( clk ) , .Q ( y_out[9] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15772|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_8_ (.D ( y_out_next[8] ) , .CLK ( clk ) , .Q ( y_out[8] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15773|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_7_ (.D ( y_out_next[7] ) , .CLK ( clk ) , .Q ( y_out[7] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15774|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_6_ (.D ( y_out_next[6] ) , .CLK ( clk ) , .Q ( y_out[6] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15775|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_5_ (.D ( y_out_next[5] ) , .CLK ( clk ) , .Q ( y_out[5] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15776|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_4_ (.D ( y_out_next[4] ) , .CLK ( clk ) , .Q ( y_out[4] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15777|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_3_ (.D ( y_out_next[3] ) , .CLK ( clk ) , .Q ( n189 ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15778|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_2_ (.D ( y_out_next[2] ) , .CLK ( clk ) , .Q ( y_out[2] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15779|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_1_ (.D ( y_out_next[1] ) , .CLK ( clk ) , .Q ( y_out[1] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15780|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_0_ (.D ( y_out_next[0] ) , .CLK ( clk ) , .Q ( y_out[0] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15781|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_31_ (.D ( z_out_next_31_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15782|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_30_ (.D ( z_out_next_30_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15784|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_29_ (.D ( z_out_next_29_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15786|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_28_ (.D ( z_out_next_28_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15788|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_27_ (.D ( z_out_next_27_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15790|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_26_ (.D ( z_out_next_26_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15792|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_25_ (.D ( z_out_next_25_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15794|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_24_ (.D ( z_out_next_24_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15796|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_23_ (.D ( z_out_next_23_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15798|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_22_ (.D ( z_out_next_22_ ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,15800|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_3_ (.D ( z_out_next[3] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16913|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_2_ (.D ( z_out_next[2] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16915|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_1_ (.D ( z_out_next[1] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16917|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_31_ (.D ( x_out_next[31] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16958|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_30_ (.D ( x_out_next[30] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16960|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_29_ (.D ( x_out_next[29] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16962|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_28_ (.D ( x_out_next[28] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16964|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_27_ (.D ( x_out_next[27] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16966|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_26_ (.D ( x_out_next[26] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16968|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_25_ (.D ( x_out_next[25] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16970|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_24_ (.D ( x_out_next[24] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16972|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_23_ (.D ( x_out_next[23] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16974|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_22_ (.D ( x_out_next[22] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16976|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_21_ (.D ( x_out_next[21] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16978|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_20_ (.D ( x_out_next[20] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16980|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_19_ (.D ( x_out_next[19] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16982|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_18_ (.D ( x_out_next[18] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16984|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_17_ (.D ( x_out_next[17] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16986|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_16_ (.D ( x_out_next[16] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16988|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_15_ (.D ( x_out_next[15] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16990|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_14_ (.D ( x_out_next[14] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16992|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_13_ (.D ( x_out_next[13] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16994|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_12_ (.D ( x_out_next[12] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16996|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_11_ (.D ( x_out_next[11] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,16998|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_10_ (.D ( x_out_next[10] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17000|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_9_ (.D ( x_out_next[9] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17002|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_8_ (.D ( x_out_next[8] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17004|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_7_ (.D ( x_out_next[7] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17006|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_6_ (.D ( x_out_next[6] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17008|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_5_ (.D ( x_out_next[5] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17010|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_4_ (.D ( x_out_next[4] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17012|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_3_ (.D ( x_out_next[3] ) , .CLK ( clk ) , .Q ( x_out[3] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17014|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_2_ (.D ( x_out_next[2] ) , .CLK ( clk ) , .Q ( x_out[2] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17015|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_1_ (.D ( x_out_next[1] ) , .CLK ( clk ) , .Q ( x_out[1] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17016|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_0_ (.D ( x_out_next[0] ) , .CLK ( clk ) , .Q ( x_out[0] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17017|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_31_ (.D ( y_out_next[31] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17018|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_30_ (.D ( y_out_next[30] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17020|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_29_ (.D ( y_out_next[29] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17022|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_28_ (.D ( y_out_next[28] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17024|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_27_ (.D ( y_out_next[27] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17026|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_26_ (.D ( y_out_next[26] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17028|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_25_ (.D ( y_out_next[25] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17030|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_24_ (.D ( y_out_next[24] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17032|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_23_ (.D ( y_out_next[23] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17034|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_22_ (.D ( y_out_next[22] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17036|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_21_ (.D ( y_out_next[21] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17038|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_20_ (.D ( y_out_next[20] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17040|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_19_ (.D ( y_out_next[19] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17042|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_18_ (.D ( y_out_next[18] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17044|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_17_ (.D ( y_out_next[17] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17046|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_16_ (.D ( y_out_next[16] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17048|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_15_ (.D ( y_out_next[15] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17050|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX2_HVT y_out_reg_14_ (.D ( y_out_next[14] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17052|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6453): QN

DFFX1_HVT y_out_reg_13_ (.D ( y_out_next[13] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17054|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_12_ (.D ( y_out_next[12] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17056|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_11_ (.D ( y_out_next[11] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17058|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_10_ (.D ( y_out_next[10] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17060|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_9_ (.D ( y_out_next[9] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17062|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_8_ (.D ( y_out_next[8] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17064|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_7_ (.D ( y_out_next[7] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17066|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_6_ (.D ( y_out_next[6] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17068|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_5_ (.D ( y_out_next[5] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17070|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_4_ (.D ( y_out_next[4] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17072|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_3_ (.D ( y_out_next[3] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17074|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_2_ (.D ( y_out_next[2] ) , .CLK ( clk ) , .Q ( y_out_2_ ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17076|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_1_ (.D ( y_out_next[1] ) , .CLK ( clk ) , .Q ( y_out_1_ ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17077|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_31_ (.D ( z_out_next[31] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17078|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_30_ (.D ( z_out_next[30] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17080|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_29_ (.D ( z_out_next[29] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17082|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_28_ (.D ( z_out_next[28] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17084|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_27_ (.D ( z_out_next[27] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17086|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_26_ (.D ( z_out_next[26] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17088|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_25_ (.D ( z_out_next[25] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17090|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_24_ (.D ( z_out_next[24] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17092|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_23_ (.D ( z_out_next[23] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17094|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_22_ (.D ( z_out_next[22] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17096|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_21_ (.D ( z_out_next[21] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17098|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_20_ (.D ( z_out_next[20] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17100|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_19_ (.D ( z_out_next[19] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17102|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_18_ (.D ( z_out_next[18] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17104|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_17_ (.D ( z_out_next[17] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17106|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_16_ (.D ( z_out_next[16] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17108|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_15_ (.D ( z_out_next[15] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17110|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_14_ (.D ( z_out_next[14] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17112|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_13_ (.D ( z_out_next[13] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17114|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_12_ (.D ( z_out_next[12] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17116|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_11_ (.D ( z_out_next[11] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17118|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_10_ (.D ( z_out_next[10] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17120|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_9_ (.D ( z_out_next[9] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17122|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_8_ (.D ( z_out_next[8] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17124|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_7_ (.D ( z_out_next[7] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17126|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_6_ (.D ( z_out_next[6] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17128|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_5_ (.D ( z_out_next[5] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17130|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_4_ (.D ( z_out_next[4] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17132|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

NP_RHC_32_0005e449_16_mydesign_0 np_rhc0 (.z_out_6_ ( Z_in_1__6_ ) , 
                                       |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,41168|39): 27 output ports were not connected:
ncelab: (../icc/post_layout/CHIP_layout.v,17145): y_out_7_
ncelab: (../icc/post_layout/CHIP_layout.v,17145): y_out_6_
ncelab: (../icc/post_layout/CHIP_layout.v,17145): y_out_5_
ncelab: (../icc/post_layout/CHIP_layout.v,17145): y_out_4_
ncelab: (../icc/post_layout/CHIP_layout.v,17145): y_out_2_
ncelab: (../icc/post_layout/CHIP_layout.v,17146): y_out_1_
ncelab: (../icc/post_layout/CHIP_layout.v,17146): y_out_15_
ncelab: (../icc/post_layout/CHIP_layout.v,17146): y_out_14_
ncelab: (../icc/post_layout/CHIP_layout.v,17146): y_out_13_
ncelab: (../icc/post_layout/CHIP_layout.v,17147): y_out_12_
ncelab: (../icc/post_layout/CHIP_layout.v,17147): y_out_11_
ncelab: (../icc/post_layout/CHIP_layout.v,17147): y_out_10_
ncelab: (../icc/post_layout/CHIP_layout.v,17147): y_out_9_
ncelab: (../icc/post_layout/CHIP_layout.v,17147): y_out_23_
ncelab: (../icc/post_layout/CHIP_layout.v,17148): y_out_22_
ncelab: (../icc/post_layout/CHIP_layout.v,17148): y_out_21_
ncelab: (../icc/post_layout/CHIP_layout.v,17148): y_out_19_
ncelab: (../icc/post_layout/CHIP_layout.v,17148): y_out_18_
ncelab: (../icc/post_layout/CHIP_layout.v,17149): y_out_17_
ncelab: (../icc/post_layout/CHIP_layout.v,17149): y_out_16_
ncelab: (../icc/post_layout/CHIP_layout.v,17149): y_out_31_
ncelab: (../icc/post_layout/CHIP_layout.v,17149): y_out_30_
ncelab: (../icc/post_layout/CHIP_layout.v,17149): y_out_29_
ncelab: (../icc/post_layout/CHIP_layout.v,17150): y_out_28_
ncelab: (../icc/post_layout/CHIP_layout.v,17150): y_out_27_
ncelab: (../icc/post_layout/CHIP_layout.v,17150): y_out_26_
ncelab: (../icc/post_layout/CHIP_layout.v,17150): y_out_24_

DFFX1_HVT z_out_reg_22_ (.D ( z_out_next[22] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17301|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_21_ (.D ( z_out_next[21] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17303|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_20_ (.D ( z_out_next[20] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17305|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_19_ (.D ( z_out_next[19] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17307|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_18_ (.D ( z_out_next[18] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17309|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_17_ (.D ( z_out_next[17] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17311|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_16_ (.D ( z_out_next[16] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17313|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_15_ (.D ( z_out_next[15] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17315|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_14_ (.D ( z_out_next[14] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17317|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_13_ (.D ( z_out_next[13] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17319|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_12_ (.D ( z_out_next[12] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17321|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_11_ (.D ( z_out_next[11] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17323|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_10_ (.D ( z_out_next[10] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17325|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_9_ (.D ( z_out_next[9] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17327|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_8_ (.D ( z_out_next[8] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17329|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_7_ (.D ( z_out_next[7] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17331|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_6_ (.D ( z_out_next[6] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17333|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_5_ (.D ( z_out_next[5] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17335|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_4_ (.D ( z_out_next[4] ) , .CLK ( clk ) , .Q ( z_out_4_ ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17337|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_3_ (.D ( z_out_next[3] ) , .CLK ( clk ) , .Q ( z_out_3_ ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17338|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_2_ (.D ( z_out_next[2] ) , .CLK ( clk ) , .Q ( z_out_2_ ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17339|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_1_ (.D ( z_out_next[1] ) , .CLK ( clk ) , .Q ( z_out_1_ ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17340|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_31_ (.D ( z_out_next[31] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17403|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_30_ (.D ( z_out_next[30] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17405|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_29_ (.D ( z_out_next[29] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17407|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_28_ (.D ( z_out_next[28] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17409|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_27_ (.D ( z_out_next[27] ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17411|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_26_ (.D ( z_out_next[26] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17413|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_25_ (.D ( z_out_next[25] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17415|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_24_ (.D ( z_out_next[24] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17417|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_23_ (.D ( z_out_next[23] ) , .CLK ( clk_cts_4 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,17419|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_0_ (.D ( x_out_next[0] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18025|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_31_ (.D ( y_out_next[31] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18027|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_30_ (.D ( y_out_next[30] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18029|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_29_ (.D ( y_out_next[29] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18031|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_28_ (.D ( y_out_next[28] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18033|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_27_ (.D ( y_out_next[27] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18035|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_26_ (.D ( y_out_next[26] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18037|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_25_ (.D ( y_out_next[25] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18039|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_24_ (.D ( y_out_next[24] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18041|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_23_ (.D ( y_out_next[23] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18043|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_22_ (.D ( y_out_next[22] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18045|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_21_ (.D ( y_out_next[21] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18047|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_20_ (.D ( y_out_next[20] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18049|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_19_ (.D ( y_out_next[19] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18051|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_18_ (.D ( y_out_next[18] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18053|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_17_ (.D ( y_out_next[17] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18055|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_16_ (.D ( y_out_next[16] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18057|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_15_ (.D ( y_out_next[15] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18059|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_14_ (.D ( y_out_next[14] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18061|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_13_ (.D ( y_out_next[13] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18063|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_12_ (.D ( y_out_next[12] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18065|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_11_ (.D ( y_out_next[11] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18067|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_10_ (.D ( y_out_next[10] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18069|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_9_ (.D ( y_out_next[9] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18071|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_8_ (.D ( y_out_next[8] ) , .CLK ( clk ) , .Q ( y_out[8] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18073|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_7_ (.D ( y_out_next[7] ) , .CLK ( clk ) , .Q ( y_out[7] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18074|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_6_ (.D ( y_out_next[6] ) , .CLK ( clk ) , .Q ( y_out[6] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18075|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_5_ (.D ( y_out_next[5] ) , .CLK ( clk ) , .Q ( y_out[5] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18076|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_4_ (.D ( y_out_next[4] ) , .CLK ( clk ) , .Q ( y_out[4] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18077|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_3_ (.D ( y_out_next[3] ) , .CLK ( clk ) , .Q ( y_out[3] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18078|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_2_ (.D ( y_out_next[2] ) , .CLK ( clk ) , .Q ( y_out[2] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18079|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_1_ (.D ( y_out_next[1] ) , .CLK ( clk ) , .Q ( y_out[1] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18080|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_0_ (.D ( y_out_next[0] ) , .CLK ( clk ) , .Q ( y_out[0] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18081|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_30_ (.D ( z_out_next_30_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18082|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_29_ (.D ( z_out_next_29_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18084|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_28_ (.D ( z_out_next_28_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18086|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_27_ (.D ( z_out_next_27_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18088|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_26_ (.D ( z_out_next_26_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18090|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_25_ (.D ( z_out_next_25_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18092|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_24_ (.D ( z_out_next_24_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18094|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_23_ (.D ( z_out_next_23_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18096|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_22_ (.D ( z_out_next_22_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18098|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_21_ (.D ( z_out_next_21_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18100|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_20_ (.D ( z_out_next_20_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18102|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_19_ (.D ( z_out_next_19_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18104|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_18_ (.D ( z_out_next_18_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18106|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_17_ (.D ( z_out_next_17_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18108|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_16_ (.D ( z_out_next_16_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18110|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_15_ (.D ( z_out_next_15_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18112|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_14_ (.D ( z_out_next_14_ ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18114|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_13_ (.D ( z_out_next_13_ ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18116|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_12_ (.D ( z_out_next_12_ ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18118|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_11_ (.D ( z_out_next_11_ ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18120|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_10_ (.D ( z_out_next_10_ ) , .CLK ( clk_cts_3 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18122|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_9_ (.D ( z_out_next_9_ ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18124|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_8_ (.D ( z_out_next_8_ ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18126|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_7_ (.D ( z_out_next_7_ ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18128|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_6_ (.D ( z_out_next_6_ ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18130|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_5_ (.D ( z_out_next_5_ ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18132|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_4_ (.D ( z_in[4] ) , .CLK ( clk_cts_3 ) , .Q ( z_out[4] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18134|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_3_ (.D ( z_in[3] ) , .CLK ( clk_cts_3 ) , .Q ( z_out[3] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18135|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_2_ (.D ( z_in[2] ) , .CLK ( clk_cts_3 ) , .Q ( z_out[2] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18136|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_1_ (.D ( z_in[1] ) , .CLK ( clk_cts_4 ) , .Q ( z_out[1] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18137|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_0_ (.D ( z_in[0] ) , .CLK ( clk_cts_4 ) , .Q ( z_out[0] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18138|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_31_ (.D ( z_out_next_31_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18139|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_31_ (.D ( x_out_next[31] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18181|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_30_ (.D ( x_out_next[30] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18183|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_29_ (.D ( x_out_next[29] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18185|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_28_ (.D ( x_out_next[28] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18187|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_27_ (.D ( x_out_next[27] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18189|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_26_ (.D ( x_out_next[26] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18191|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_25_ (.D ( x_out_next[25] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18193|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_24_ (.D ( x_out_next[24] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18195|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_23_ (.D ( x_out_next[23] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18197|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_22_ (.D ( x_out_next[22] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18199|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_21_ (.D ( x_out_next[21] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18201|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_20_ (.D ( x_out_next[20] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18203|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_19_ (.D ( x_out_next[19] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18205|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_18_ (.D ( x_out_next[18] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18207|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_17_ (.D ( x_out_next[17] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18209|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_16_ (.D ( x_out_next[16] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18211|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_15_ (.D ( x_out_next[15] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18213|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_14_ (.D ( x_out_next[14] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18215|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_13_ (.D ( x_out_next[13] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18217|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_12_ (.D ( x_out_next[12] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18219|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_11_ (.D ( x_out_next[11] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18221|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_10_ (.D ( x_out_next[10] ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18223|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_9_ (.D ( x_out_next[9] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18225|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_8_ (.D ( x_out_next[8] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18227|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_7_ (.D ( x_out_next[7] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18229|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_6_ (.D ( x_out_next[6] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18231|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_5_ (.D ( x_out_next[5] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18233|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_4_ (.D ( x_out_next[4] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18235|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_3_ (.D ( x_out_next[3] ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18237|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_2_ (.D ( x_out_next[2] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18239|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_1_ (.D ( x_out_next[1] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18241|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_3_ (.D ( z_in[3] ) , .CLK ( clk_cts_2 ) , .Q ( z_out[3] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18852|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_2_ (.D ( z_in[2] ) , .CLK ( clk_cts_2 ) , .Q ( z_out[2] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18853|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_1_ (.D ( z_in[1] ) , .CLK ( clk_cts_4 ) , .Q ( z_out[1] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18854|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_0_ (.D ( z_in[0] ) , .CLK ( clk_cts_4 ) , .Q ( z_out[0] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18855|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_31_ (.D ( z_out_next_31_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18856|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_31_ (.D ( x_out_next[31] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18907|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_30_ (.D ( x_out_next[30] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18909|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_29_ (.D ( x_out_next[29] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18911|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_28_ (.D ( x_out_next[28] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18913|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_27_ (.D ( x_out_next[27] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18915|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_26_ (.D ( x_out_next[26] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18917|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_25_ (.D ( x_out_next[25] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18919|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_24_ (.D ( x_out_next[24] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18921|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_23_ (.D ( x_out_next[23] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18923|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_22_ (.D ( x_out_next[22] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18925|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_21_ (.D ( x_out_next[21] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18927|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_20_ (.D ( x_out_next[20] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18929|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_19_ (.D ( x_out_next[19] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18931|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_18_ (.D ( x_out_next[18] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18933|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_17_ (.D ( x_out_next[17] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18935|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_16_ (.D ( x_out_next[16] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18937|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_15_ (.D ( x_out_next[15] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18939|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_14_ (.D ( x_out_next[14] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18941|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_13_ (.D ( x_out_next[13] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18943|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_12_ (.D ( x_out_next[12] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18945|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_11_ (.D ( x_out_next[11] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18947|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_10_ (.D ( x_out_next[10] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18949|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_9_ (.D ( x_out_next[9] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18951|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_8_ (.D ( x_out_next[8] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18953|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_7_ (.D ( x_out_next[7] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18955|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_6_ (.D ( x_out_next[6] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18957|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_5_ (.D ( x_out_next[5] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18959|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_4_ (.D ( x_out_next[4] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18961|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_3_ (.D ( x_out_next[3] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18963|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_2_ (.D ( x_out_next[2] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18965|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_1_ (.D ( x_out_next[1] ) , .CLK ( clk_cts_5 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18967|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_0_ (.D ( x_out_next[0] ) , .CLK ( clk ) , .Q ( x_out[0] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18969|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_31_ (.D ( y_out_next[31] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18970|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_30_ (.D ( y_out_next[30] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18972|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_29_ (.D ( y_out_next[29] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18974|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_28_ (.D ( y_out_next[28] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18976|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_27_ (.D ( y_out_next[27] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18978|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_26_ (.D ( y_out_next[26] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18980|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_25_ (.D ( y_out_next[25] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18982|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_24_ (.D ( y_out_next[24] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18984|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_23_ (.D ( y_out_next[23] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18986|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_22_ (.D ( y_out_next[22] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18988|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_21_ (.D ( y_out_next[21] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18990|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_20_ (.D ( y_out_next[20] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18992|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_19_ (.D ( y_out_next[19] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18994|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_18_ (.D ( y_out_next[18] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18996|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_17_ (.D ( y_out_next[17] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,18998|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_16_ (.D ( y_out_next[16] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19000|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_15_ (.D ( y_out_next[15] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19002|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_14_ (.D ( y_out_next[14] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19004|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_13_ (.D ( y_out_next[13] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19006|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_12_ (.D ( y_out_next[12] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19008|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_11_ (.D ( y_out_next[11] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19010|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_10_ (.D ( y_out_next[10] ) , .CLK ( clk_cts_1 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19012|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_9_ (.D ( y_out_next[9] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19014|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_8_ (.D ( y_out_next[8] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19016|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_7_ (.D ( y_out_next[7] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19018|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_6_ (.D ( y_out_next[6] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19020|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_5_ (.D ( y_out_next[5] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19022|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_4_ (.D ( y_out_next[4] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19024|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_3_ (.D ( y_out_next[3] ) , .CLK ( clk_cts_3 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19026|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_2_ (.D ( y_out_next[2] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19028|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_1_ (.D ( y_out_next[1] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19030|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_0_ (.D ( y_out_next[0] ) , .CLK ( clk_cts_1 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19032|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_30_ (.D ( z_out_next_30_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19034|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_29_ (.D ( z_out_next_29_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19036|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_28_ (.D ( z_out_next_28_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19038|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_27_ (.D ( z_out_next_27_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19040|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_26_ (.D ( z_out_next_26_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19042|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_25_ (.D ( z_out_next_25_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19044|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_24_ (.D ( z_out_next_24_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19046|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_23_ (.D ( z_out_next_23_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19048|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_22_ (.D ( z_out_next_22_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19050|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_21_ (.D ( z_out_next_21_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19052|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_20_ (.D ( z_out_next_20_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19054|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_19_ (.D ( z_out_next_19_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19056|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_18_ (.D ( z_out_next_18_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19058|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_17_ (.D ( z_out_next_17_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19060|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_16_ (.D ( z_out_next_16_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19062|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_15_ (.D ( z_out_next_15_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19064|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_14_ (.D ( z_out_next_14_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19066|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_13_ (.D ( z_out_next_13_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19068|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_12_ (.D ( z_out_next_12_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19070|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_11_ (.D ( z_out_next_11_ ) , .CLK ( clk_cts_2 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19072|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_10_ (.D ( z_out_next_10_ ) , .CLK ( clk_cts_5 ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19074|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_9_ (.D ( z_out_next_9_ ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19076|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_8_ (.D ( z_out_next_8_ ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19078|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_7_ (.D ( z_out_next_7_ ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19080|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_6_ (.D ( z_out_next_6_ ) , .CLK ( clk_cts_2 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19082|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_5_ (.D ( z_in[5] ) , .CLK ( clk_cts_2 ) , .Q ( z_out[5] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19084|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT z_out_reg_4_ (.D ( z_in[4] ) , .CLK ( clk_cts_2 ) , .Q ( z_out[4] ) ) ;
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19085|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_4_ (.D ( x_out_next[4] ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19647|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_3_ (.D ( x_out_next[3] ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19649|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_2_ (.D ( x_out_next[2] ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19651|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_1_ (.D ( x_out_next[1] ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19653|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT x_out_reg_0_ (.D ( x_out_next[0] ) , .CLK ( clk_cts_4 ) 
                     |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19655|21): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_31_ (.D ( y_out_next[31] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19657|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_30_ (.D ( y_out_next[30] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19659|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_29_ (.D ( y_out_next[29] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19661|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

DFFX1_HVT y_out_reg_28_ (.D ( y_out_next[28] ) , .CLK ( clk ) 
                      |
ncelab: *W,CUVWSP (../icc/post_layout/CHIP_layout.v,19663|22): 1 output port was not connected:
ncelab: (/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

ncelab: *W,MXWARN: Reached maximum warning limit for 'CUVWSP'(1000).
	Reading SDF file from location "../icc/post_layout/CHIP_layout.sdf"
	Compiled SDF file "CHIP_layout.sdf.X" older than source SDF file "../icc/post_layout/CHIP_layout.sdf".
	Recompiling.
	Writing compiled SDF file to "CHIP_layout.sdf.X".
	Annotating SDF timing data:
		Compiled SDF file:     CHIP_layout.sdf.X
		Log file:              
		Backannotation scope:  CVAE_tb.cvae
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 463787  Annotated = 100.00% -- No. of Tchecks = 244865  Annotated = 95.03% 
				        Total 	   Annotated	  Percentage
		 Path Delays	      463787	      463787	      100.00
		       $hold	        1300	           0	        0.00
		      $width	      160210	      154360	       96.35
		   $recovery	        1300	           0	        0.00
		  $setuphold	       82055	       78344	       95.48
assign x_out[0] = y_out[0] ;
     |
ncelab: *W,SDFNCAP (../icc/post_layout/CHIP_layout.v,24407|5): The interconnect source CVAE_tb.cvae.U0.gru.tanh.VLC_INST_0__vlc.x_out_reg_0_.Q is separated by a unidirectional continuous assign from the destination CVAE_tb.cvae.U0.gru.tanh.VLC_INST_1__vlc.x_out_reg_0_.D.  The port annotation will still occur.
assign x_out[0] = y_out[0] ;
     |
ncelab: *W,SDFNCAP (../icc/post_layout/CHIP_layout.v,59064|5): The interconnect source CVAE_tb.cvae.U0.gru.sigmoid_1.VLC_INST_0__vlc.x_out_reg_0_.Q is separated by a unidirectional continuous assign from the destination CVAE_tb.cvae.U0.gru.sigmoid_1.VLC_INST_1__vlc.x_out_reg_0_.D.  The port annotation will still occur.
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8, Z_reg[23] , 
	                                             |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118330|46): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_8).
	SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8, Z_reg[23] , 
	                     |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118330|22): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_7).
	SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6, 
	                                             |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118329|46): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_6).
	SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6, 
	                     |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118329|22): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_5).
	SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4, 
	                                             |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118328|46): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_4).
	SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4, 
	                     |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118328|22): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_3).
    .D_out ( {SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2, 
                                                           |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118327|59): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_2).
    .D_out ( {SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2, 
                                   |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118327|35): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_1).
	SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16, R_reg[23] , 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118372|48): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_16).
	SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16, R_reg[23] , 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118372|23): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_15).
	SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118371|48): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_14).
	SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118371|23): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_13).
	SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12, 
	                                               |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118370|48): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_12).
	SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12, 
	                      |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118370|23): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_11).
    .D_out ( {SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10, 
                                                            |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118369|60): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_10).
    .D_out ( {SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10, 
                                   |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,118369|35): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.SYNOPSYS_UNCONNECTED_9).
    .z_out ( {SYNOPSYS_UNCONNECTED_0, Z_in_41__30_ , Z_in_41__29_ , 
                                   |
ncelab: *W,CSINFI (../icc/post_layout/CHIP_layout.v,42460|35): implicit wire has no fanin (CVAE_tb.cvae.U0.gru.tanh.SYNOPSYS_UNCONNECTED_0).
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                      Instances  Unique
		Modules:                  74146     215
		UDPs:                    119101       6
		Primitives:              244844       9
		Timing outputs:          101829      54
		Registers:                19651      30
		Scalar wires:            121545       -
		Expanded wires:              96       3
		Vectored wires:              11       -
		Always blocks:                5       3
		Initial blocks:               9       9
		Cont. assignments:            0       2
		Pseudo assignments:           3       3
		Timing checks:           326920   19910
		Interconnect:            182373       -
		Delayed tcheck signals:   15362    7430
		Simulation timescale:       1ps
	Writing initial simulation snapshot: worklib.CVAE_tb:v
Loading snapshot worklib.CVAE_tb:v .................... Done
*Novas* Loading libsscore_ius111.so
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> run
Novas FSDB Dumper for IUS, Release 2012.01, Linux x86_64/64bit, 01/12/2012
Copyright (C) 1996 - 2012 by SpringSoft, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior. Please contact SpringSoft support at  *
*  support@springsoft.com for assistance.                             *
***********************************************************************
*Novas* : Create FSDB file 'post_sim.fsdb'
*Novas* : Begin traversing the scopes, layer (0).
*Novas* : End of traversing.
Seqlens:  x
Reset System
Seqlens:  X
Seqlens:  X
Seqlens:  X
Seqlens:  X
Seqlens:  X
Seqlens:  0
Simulation Start
Seqlens:  1
Seqlens:  0
Seqlens:  2
Seqlens:  3
Seqlens:  1
Seqlens:  0
Seqlens:  4
Seqlens:  5
Seqlens:  4
Seqlens:  6
Seqlens:  7
Seqlens:  5
Seqlens:  4
Seqlens:  0
Seqlens:  8
Seqlens:  9
Seqlens:  8
Seqlens: 10
Seqlens: 11
Seqlens:  9
Seqlens:  8
Seqlens: 12
Seqlens: 13
Seqlens: 12
Seqlens: 14
Seqlens: 15
Seqlens: 13
Seqlens: 12
Seqlens:  4
Seqlens:  0
Seqlens: 16
Seqlens: 17
Seqlens: 16
Seqlens: 18
Seqlens: 19
Seqlens: 17
Seqlens: 16
Seqlens: 20
Seqlens: 21
Seqlens: 20
Seqlens: 22
Seqlens: 23
Seqlens: 21
Seqlens: 20
Seqlens: 16
Seqlens: 24
Seqlens: 25
Seqlens: 24
Seqlens: 26
Seqlens: 27
Seqlens: 25
Seqlens: 24
Seqlens: 28
Seqlens: 29
Seqlens: 28
Seqlens: 30
Seqlens: 31
Seqlens: 29
Seqlens: 28
Seqlens: 12
Seqlens:  4
Seqlens:  0
Seqlens: 32
Seqlens: 33
Start checking Result...
Using Cycles:      183825
[CORRECT]: Seqlens:  33
=============================
          PASS!!          
=============================
Simulation complete via $finish(1) at time 1066791854 PS + 0
./CVAE_tb.v:403         $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jan 18, 2022 at 01:39:19 CST  (total: 00:24:37)
