Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: gra.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "gra.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "gra"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : gra
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/projekty/GraVGA/kwadrat.vhd" in Library work.
Entity <kwadrat> compiled.
Entity <kwadrat> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/projekty/GraVGA/czestotliwosc.vhd" in Library work.
Architecture behavioral of Entity czestotliwosc is up to date.
Compiling vhdl file "D:/projekty/GraVGA/synchronizacja.vhd" in Library work.
Architecture behavioral of Entity synchronizacja is up to date.
Compiling vhdl file "D:/projekty/GraVGA/gra.vhd" in Library work.
Architecture behavioral of Entity gra is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <gra> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <czestotliwosc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <synchronizacja> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <kwadrat> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <gra> in library <work> (Architecture <behavioral>).
WARNING:Xst:752 - "D:/projekty/GraVGA/gra.vhd" line 25: Unconnected input port 'RST_IN' of component 'czestotliwosc' is tied to default value.
WARNING:Xst:753 - "D:/projekty/GraVGA/gra.vhd" line 25: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'czestotliwosc'.
WARNING:Xst:753 - "D:/projekty/GraVGA/gra.vhd" line 25: Unconnected output port 'CLK0_OUT' of component 'czestotliwosc'.
WARNING:Xst:753 - "D:/projekty/GraVGA/gra.vhd" line 25: Unconnected output port 'LOCKED_OUT' of component 'czestotliwosc'.
Entity <gra> analyzed. Unit <gra> generated.

Analyzing Entity <czestotliwosc> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <czestotliwosc>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <czestotliwosc>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <czestotliwosc>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <czestotliwosc>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <czestotliwosc>.
    Set user-defined property "CLKFX_DIVIDE =  12" for instance <DCM_SP_INST> in unit <czestotliwosc>.
    Set user-defined property "CLKFX_MULTIPLY =  25" for instance <DCM_SP_INST> in unit <czestotliwosc>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <czestotliwosc>.
    Set user-defined property "CLKIN_PERIOD =  83.3329999999999980" for instance <DCM_SP_INST> in unit <czestotliwosc>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <czestotliwosc>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <czestotliwosc>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <czestotliwosc>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <czestotliwosc>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <czestotliwosc>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <czestotliwosc>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <czestotliwosc>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <czestotliwosc>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <czestotliwosc>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <czestotliwosc>.
Entity <czestotliwosc> analyzed. Unit <czestotliwosc> generated.

Analyzing Entity <synchronizacja> in library <work> (Architecture <Behavioral>).
Entity <synchronizacja> analyzed. Unit <synchronizacja> generated.

Analyzing Entity <kwadrat> in library <work> (Architecture <Behavioral>).
Entity <kwadrat> analyzed. Unit <kwadrat> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <kwadrat>.
    Related source file is "D:/projekty/GraVGA/kwadrat.vhd".
WARNING:Xst:653 - Signal <bokB> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000010100.
    Found 4x32-bit ROM for signal <pozycjakwadratuX$mux0004>.
    Found 4x32-bit ROM for signal <pozycjakwadratuY$mux0004>.
    Found 8-bit register for signal <rgb>.
    Found 32-bit up accumulator for signal <bokA>.
    Found 32-bit comparator greater for signal <bokA$cmp_gt0000> created at line 66.
    Found 32-bit comparator greater for signal <bokA$cmp_gt0001> created at line 66.
    Found 32-bit comparator less for signal <bokA$cmp_lt0000> created at line 66.
    Found 32-bit comparator less for signal <bokA$cmp_lt0001> created at line 66.
    Found 32-bit up accumulator for signal <pozycjajedzeniaX>.
    Found 32-bit adder for signal <pozycjajedzeniaX$add0000> created at line 66.
    Found 32-bit comparator greatequal for signal <pozycjajedzeniaX$cmp_ge0000> created at line 69.
    Found 32-bit comparator greatequal for signal <pozycjajedzeniaX$cmp_ge0001> created at line 66.
    Found 32-bit comparator greatequal for signal <pozycjajedzeniaX$cmp_ge0002> created at line 66.
    Found 32-bit comparator lessequal for signal <pozycjajedzeniaX$cmp_le0000> created at line 66.
    Found 32-bit comparator lessequal for signal <pozycjajedzeniaX$cmp_le0001> created at line 66.
    Found 32-bit subtractor for signal <pozycjajedzeniaX$sub0000> created at line 66.
    Found 32-bit up accumulator for signal <pozycjajedzeniaY>.
    Found 32-bit comparator greatequal for signal <pozycjajedzeniaY$cmp_ge0000> created at line 72.
    Found 32-bit register for signal <pozycjakwadratuX>.
    Found 32-bit adder for signal <pozycjakwadratuX$add0000> created at line 52.
    Found 32-bit comparator greatequal for signal <pozycjakwadratuX$cmp_ge0000> created at line 40.
    Found 32-bit comparator lessequal for signal <pozycjakwadratuX$cmp_le0000> created at line 52.
    Found 32-bit 4-to-1 multiplexer for signal <pozycjakwadratuX$mux0003>.
    Found 32-bit addsub for signal <pozycjakwadratuX$share0000>.
    Found 32-bit register for signal <pozycjakwadratuY>.
    Found 32-bit comparator greatequal for signal <pozycjakwadratuY$cmp_ge0000> created at line 46.
    Found 32-bit comparator lessequal for signal <pozycjakwadratuY$cmp_le0000> created at line 34.
    Found 32-bit 4-to-1 multiplexer for signal <pozycjakwadratuY$mux0003>.
    Found 32-bit addsub for signal <pozycjakwadratuY$share0000>.
    Found 32-bit subtractor for signal <pozycjakwadratuY$sub0000> created at line 46.
    Found 32-bit updown counter for signal <pozycjawrogaX>.
    Found 32-bit comparator less for signal <pozycjawrogaX$cmp_lt0000> created at line 84.
    Found 32-bit updown counter for signal <pozycjawrogaY>.
    Found 32-bit comparator less for signal <pozycjawrogaY$cmp_lt0000> created at line 89.
    Found 32-bit adder for signal <rgb$addsub0000> created at line 113.
    Found 32-bit subtractor for signal <rgb$addsub0001> created at line 113.
    Found 32-bit comparator greater for signal <rgb$cmp_gt0000> created at line 105.
    Found 32-bit comparator greater for signal <rgb$cmp_gt0001> created at line 105.
    Found 32-bit comparator greater for signal <rgb$cmp_gt0002> created at line 106.
    Found 32-bit comparator greater for signal <rgb$cmp_gt0003> created at line 106.
    Found 32-bit comparator greater for signal <rgb$cmp_gt0004> created at line 113.
    Found 32-bit comparator greater for signal <rgb$cmp_gt0005> created at line 113.
    Found 32-bit comparator less for signal <rgb$cmp_lt0000> created at line 103.
    Found 32-bit comparator less for signal <rgb$cmp_lt0001> created at line 103.
    Found 32-bit comparator less for signal <rgb$cmp_lt0002> created at line 105.
    Found 32-bit comparator less for signal <rgb$cmp_lt0003> created at line 105.
    Found 32-bit comparator less for signal <rgb$cmp_lt0004> created at line 106.
    Found 32-bit comparator less for signal <rgb$cmp_lt0005> created at line 106.
    Found 32-bit comparator less for signal <rgb$cmp_lt0006> created at line 113.
    Found 32-bit comparator less for signal <rgb$cmp_lt0007> created at line 113.
    Summary:
	inferred   2 ROM(s).
	inferred   2 Counter(s).
	inferred   3 Accumulator(s).
	inferred  72 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred  30 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <kwadrat> synthesized.


Synthesizing Unit <czestotliwosc>.
    Related source file is "D:/projekty/GraVGA/czestotliwosc.vhd".
Unit <czestotliwosc> synthesized.


Synthesizing Unit <synchronizacja>.
    Related source file is "D:/projekty/GraVGA/synchronizacja.vhd".
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <hsync>.
    Found 32-bit comparator greatequal for signal <hsync$cmp_ge0000> created at line 34.
    Found 32-bit comparator less for signal <hsync$cmp_lt0000> created at line 34.
    Found 32-bit comparator greatequal for signal <vsync$cmp_ge0000> created at line 28.
    Found 32-bit comparator less for signal <vsync$cmp_lt0000> created at line 28.
    Found 32-bit up counter for signal <x>.
    Found 32-bit up counter for signal <y>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <synchronizacja> synthesized.


Synthesizing Unit <gra>.
    Related source file is "D:/projekty/GraVGA/gra.vhd".
Unit <gra> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x32-bit ROM                                          : 2
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 3
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 3
# Counters                                             : 4
 32-bit up counter                                     : 2
 32-bit updown counter                                 : 2
# Accumulators                                         : 3
 32-bit up accumulator                                 : 3
# Registers                                            : 5
 1-bit register                                        : 2
 32-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 34
 32-bit comparator greatequal                          : 8
 32-bit comparator greater                             : 8
 32-bit comparator less                                : 14
 32-bit comparator lessequal                           : 4
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <rgb_0> in Unit <wezkwadrat> is equivalent to the following FF/Latch, which will be removed : <rgb_1> 
INFO:Xst:2261 - The FF/Latch <rgb_4> in Unit <wezkwadrat> is equivalent to the following FF/Latch, which will be removed : <rgb_5> 
INFO:Xst:2261 - The FF/Latch <rgb_2> in Unit <wezkwadrat> is equivalent to the following 3 FFs/Latches, which will be removed : <rgb_3> <rgb_6> <rgb_7> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 4x32-bit ROM                                          : 2
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 3
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 3
# Counters                                             : 4
 32-bit up counter                                     : 2
 32-bit updown counter                                 : 2
# Accumulators                                         : 3
 32-bit up accumulator                                 : 3
# Registers                                            : 74
 Flip-Flops                                            : 74
# Comparators                                          : 34
 32-bit comparator greatequal                          : 8
 32-bit comparator greater                             : 8
 32-bit comparator less                                : 14
 32-bit comparator lessequal                           : 4
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <rgb_0> in Unit <kwadrat> is equivalent to the following FF/Latch, which will be removed : <rgb_1> 
INFO:Xst:2261 - The FF/Latch <rgb_4> in Unit <kwadrat> is equivalent to the following FF/Latch, which will be removed : <rgb_5> 
INFO:Xst:2261 - The FF/Latch <rgb_2> in Unit <kwadrat> is equivalent to the following 3 FFs/Latches, which will be removed : <rgb_3> <rgb_6> <rgb_7> 
WARNING:Xst:1293 - FF/Latch <pozycjajedzeniaX_0> has a constant value of 0 in block <kwadrat>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <pozycjajedzeniaY_0> has a constant value of 0 in block <kwadrat>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bokA_0> has a constant value of 0 in block <kwadrat>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <gra> ...

Optimizing unit <kwadrat> ...

Optimizing unit <synchronizacja> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block gra, actual ratio is 105.
Optimizing block <gra> to meet ratio 100 (+ 5) of 704 slices :
Area constraint is met for block <gra>, final ratio is 103.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 290
 Flip-Flops                                            : 290

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : gra.ngr
Top Level Output File Name         : gra
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 3020
#      GND                         : 1
#      INV                         : 136
#      LUT1                        : 225
#      LUT2                        : 717
#      LUT3                        : 65
#      LUT4                        : 205
#      LUT4_D                      : 5
#      LUT4_L                      : 6
#      MUXCY                       : 1190
#      VCC                         : 1
#      XORCY                       : 469
# FlipFlops/Latches                : 290
#      FDE                         : 221
#      FDR                         : 36
#      FDRE                        : 32
#      FDRS                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 15
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 10
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      729  out of    704   103% (*) 
 Number of Slice Flip Flops:            290  out of   1408    20%  
 Number of 4 input LUTs:               1359  out of   1408    96%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    108    13%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
clk                                | pixel_clock/DCM_SP_INST:CLKFX| 290   |
-----------------------------------+------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 21.720ns (Maximum Frequency: 46.040MHz)
   Minimum input arrival time before clock: 9.495ns
   Maximum output required time after clock: 5.390ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 21.720ns (frequency: 46.040MHz)
  Total number of paths / destination ports: 682524 / 611
-------------------------------------------------------------------------
Delay:               10.426ns (Levels of Logic = 37)
  Source:            display/wezkwadrat/pozycjakwadratuX_0 (FF)
  Destination:       display/wezkwadrat/pozycjajedzeniaX_1 (FF)
  Source Clock:      clk rising 2.1X
  Destination Clock: clk rising 2.1X

  Data Path: display/wezkwadrat/pozycjakwadratuX_0 to display/wezkwadrat/pozycjajedzeniaX_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.495   0.677  display/wezkwadrat/pozycjakwadratuX_0 (display/wezkwadrat/pozycjakwadratuX_0)
     LUT1:I0->O            1   0.561   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<0>_rt (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<0>_rt)
     MUXCY:S->O            1   0.523   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<0> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<1> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<2> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<3> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<4> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<5> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<6> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<7> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<8> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<9> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<10> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<11> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<12> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<13> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<14> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<15> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<16> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<17> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<18> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<19> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<20> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<21> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<22> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<23> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<24> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<25> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<26> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<27> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<28> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<29> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<30> (display/wezkwadrat/Madd_pozycjakwadratuX_add0000_cy<30>)
     XORCY:CI->O           3   0.654   0.517  display/wezkwadrat/Madd_pozycjakwadratuX_add0000_xor<31> (display/wezkwadrat/pozycjakwadratuX_add0000<31>)
     LUT2:I1->O            1   0.562   0.000  display/wezkwadrat/Mcompar_pozycjajedzeniaX_cmp_le0000_lut<31> (display/wezkwadrat/Mcompar_pozycjajedzeniaX_cmp_le0000_lut<31>)
     MUXCY:S->O            1   0.637   0.359  display/wezkwadrat/Mcompar_pozycjajedzeniaX_cmp_le0000_cy<31> (display/wezkwadrat/pozycjajedzeniaX_cmp_le0000)
     LUT4:I3->O           33   0.561   1.139  display/wezkwadrat/pozycjajedzeniaX_not000111 (display/wezkwadrat/bokA_and0000)
     LUT2:I1->O           31   0.562   1.073  display/wezkwadrat/pozycjajedzeniaY_not00011 (display/wezkwadrat/pozycjajedzeniaY_not0001)
     FDE:CE                    0.156          display/wezkwadrat/pozycjajedzeniaY_1
    ----------------------------------------
    Total                     10.426ns (6.661ns logic, 3.765ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 13312 / 64
-------------------------------------------------------------------------
Offset:              9.495ns (Levels of Logic = 36)
  Source:            ruch<3> (PAD)
  Destination:       display/wezkwadrat/pozycjakwadratuX_31 (FF)
  Destination Clock: clk rising 2.1X

  Data Path: ruch<3> to display/wezkwadrat/pozycjakwadratuX_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.824   0.710  ruch_3_IBUF (ruch_3_IBUF)
     LUT2:I0->O            9   0.561   0.805  display/wezkwadrat/pozycjakwadratuY_mux0002<0>211 (display/wezkwadrat/pozycjakwadratuX_and0001)
     LUT4_D:I0->O         62   0.561   1.104  display/wezkwadrat/Mrom_pozycjakwadratuX_mux000421 (display/wezkwadrat/Mrom_pozycjakwadratuX_mux00042)
     LUT3:I2->O            0   0.561   0.000  display/wezkwadrat/Mmux_pozycjakwadratuX_mux0003241 (display/wezkwadrat/pozycjakwadratuX_mux0003<1>)
     MUXCY:DI->O           1   0.713   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<1> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<2> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<3> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<4> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<5> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<6> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<7> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<8> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<9> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<10> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<11> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<12> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<13> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<14> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<15> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<16> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<17> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<18> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<19> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<20> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<21> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<22> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<23> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<24> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<25> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<26> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<27> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<28> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<29> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<30> (display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_cy<30>)
     XORCY:CI->O           1   0.654   0.359  display/wezkwadrat/Maddsub_pozycjakwadratuX_share0000_xor<31> (display/wezkwadrat/pozycjakwadratuX_share0000<31>)
     LUT4:I3->O            1   0.561   0.000  display/wezkwadrat/pozycjakwadratuX_mux0002<31>1 (display/wezkwadrat/pozycjakwadratuX_mux0002<31>)
     FDE:D                     0.197          display/wezkwadrat/pozycjakwadratuX_31
    ----------------------------------------
    Total                      9.495ns (6.517ns logic, 2.978ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              5.390ns (Levels of Logic = 1)
  Source:            display/wezkwadrat/rgb_2 (FF)
  Destination:       green<1> (PAD)
  Source Clock:      clk rising 2.1X

  Data Path: display/wezkwadrat/rgb_2 to green<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             4   0.495   0.499  display/wezkwadrat/rgb_2 (display/wezkwadrat/rgb_2)
     OBUF:I->O                 4.396          green_1_OBUF (green<1>)
    ----------------------------------------
    Total                      5.390ns (4.891ns logic, 0.499ns route)
                                       (90.7% logic, 9.3% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.03 secs
 
--> 

Total memory usage is 4555932 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    7 (   0 filtered)

