Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 16 21:08:44 2023
| Host         : LAPTOP-03UPN56G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_rom_timing_summary_routed.rpt -pb vga_rom_timing_summary_routed.pb -rpx vga_rom_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_rom
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.575        0.000                      0                  129        0.120        0.000                      0                  129        2.633        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk_108_pll_clk   {0.000 4.630}        9.259           108.000         
  clkfbout_pll_clk  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_108_pll_clk         0.575        0.000                      0                  129        0.120        0.000                      0                  129        4.130        0.000                       0                    64  
  clkfbout_pll_clk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  pll_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  pll_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_108_pll_clk
  To Clock:  clk_108_pll_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/addra_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_pll_clk rise@9.259ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 5.084ns (58.794%)  route 3.563ns (41.206%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.207 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.557    -2.441    vga_ctrl_inst/CLK
    SLICE_X51Y60         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.419    -2.022 f  vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=14, routed)          0.498    -1.524    vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.299    -1.225 f  vga_ctrl_inst/cnt_h[8]_i_2/O
                         net (fo=10, routed)          0.460    -0.765    vga_ctrl_inst/cnt_h[8]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    -0.641 f  vga_ctrl_inst/addra0_i_36/O
                         net (fo=3, routed)           0.468    -0.174    vga_ctrl_inst/addra0_i_36_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.050 f  vga_ctrl_inst/addra0_i_27/O
                         net (fo=12, routed)          0.541     0.491    vga_ctrl_inst/addra0_i_27_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.615 r  vga_ctrl_inst/addra0_i_1/O
                         net (fo=4, routed)           0.616     1.231    vga_pic_inst/A[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[12]_P[5])
                                                      3.841     5.072 r  vga_pic_inst/addra0/P[5]
                         net (fo=1, routed)           0.981     6.053    vga_pic_inst/addra0_n_100
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.153     6.206 r  vga_pic_inst/addra[5]_i_1/O
                         net (fo=1, routed)           0.000     6.206    vga_pic_inst/addra[5]_i_1_n_0
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.440     7.207    vga_pic_inst/CLK
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[5]/C
                         clock pessimism             -0.428     6.779    
                         clock uncertainty           -0.116     6.663    
    SLICE_X54Y60         FDCE (Setup_fdce_C_D)        0.118     6.781    vga_pic_inst/addra_reg[5]
  -------------------------------------------------------------------
                         required time                          6.781    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/addra_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_pll_clk rise@9.259ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        8.499ns  (logic 5.081ns (59.784%)  route 3.418ns (40.216%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.206 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.557    -2.441    vga_ctrl_inst/CLK
    SLICE_X51Y60         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.419    -2.022 f  vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=14, routed)          0.498    -1.524    vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.299    -1.225 f  vga_ctrl_inst/cnt_h[8]_i_2/O
                         net (fo=10, routed)          0.460    -0.765    vga_ctrl_inst/cnt_h[8]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    -0.641 f  vga_ctrl_inst/addra0_i_36/O
                         net (fo=3, routed)           0.468    -0.174    vga_ctrl_inst/addra0_i_36_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.050 f  vga_ctrl_inst/addra0_i_27/O
                         net (fo=12, routed)          0.541     0.491    vga_ctrl_inst/addra0_i_27_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.615 r  vga_ctrl_inst/addra0_i_1/O
                         net (fo=4, routed)           0.616     1.231    vga_pic_inst/A[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[12]_P[11])
                                                      3.841     5.072 r  vga_pic_inst/addra0/P[11]
                         net (fo=1, routed)           0.836     5.908    vga_pic_inst/addra0_n_94
    SLICE_X55Y61         LUT2 (Prop_lut2_I1_O)        0.150     6.058 r  vga_pic_inst/addra[11]_i_1/O
                         net (fo=1, routed)           0.000     6.058    vga_pic_inst/addra[11]_i_1_n_0
    SLICE_X55Y61         FDCE                                         r  vga_pic_inst/addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.439     7.206    vga_pic_inst/CLK
    SLICE_X55Y61         FDCE                                         r  vga_pic_inst/addra_reg[11]/C
                         clock pessimism             -0.428     6.778    
                         clock uncertainty           -0.116     6.662    
    SLICE_X55Y61         FDCE (Setup_fdce_C_D)        0.075     6.737    vga_pic_inst/addra_reg[11]
  -------------------------------------------------------------------
                         required time                          6.737    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/addra_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_pll_clk rise@9.259ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 5.081ns (59.885%)  route 3.404ns (40.115%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 7.204 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.557    -2.441    vga_ctrl_inst/CLK
    SLICE_X51Y60         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.419    -2.022 f  vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=14, routed)          0.498    -1.524    vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.299    -1.225 f  vga_ctrl_inst/cnt_h[8]_i_2/O
                         net (fo=10, routed)          0.460    -0.765    vga_ctrl_inst/cnt_h[8]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    -0.641 f  vga_ctrl_inst/addra0_i_36/O
                         net (fo=3, routed)           0.468    -0.174    vga_ctrl_inst/addra0_i_36_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.050 f  vga_ctrl_inst/addra0_i_27/O
                         net (fo=12, routed)          0.541     0.491    vga_ctrl_inst/addra0_i_27_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.615 r  vga_ctrl_inst/addra0_i_1/O
                         net (fo=4, routed)           0.616     1.231    vga_pic_inst/A[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[12]_P[13])
                                                      3.841     5.072 r  vga_pic_inst/addra0/P[13]
                         net (fo=1, routed)           0.821     5.894    vga_pic_inst/addra0_n_92
    SLICE_X55Y63         LUT2 (Prop_lut2_I1_O)        0.150     6.044 r  vga_pic_inst/addra[13]_i_1/O
                         net (fo=1, routed)           0.000     6.044    vga_pic_inst/addra[13]_i_1_n_0
    SLICE_X55Y63         FDCE                                         r  vga_pic_inst/addra_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.437     7.204    vga_pic_inst/CLK
    SLICE_X55Y63         FDCE                                         r  vga_pic_inst/addra_reg[13]/C
                         clock pessimism             -0.428     6.776    
                         clock uncertainty           -0.116     6.660    
    SLICE_X55Y63         FDCE (Setup_fdce_C_D)        0.075     6.735    vga_pic_inst/addra_reg[13]
  -------------------------------------------------------------------
                         required time                          6.735    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/addra_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_pll_clk rise@9.259ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        8.430ns  (logic 5.055ns (59.963%)  route 3.375ns (40.037%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 7.206 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.557    -2.441    vga_ctrl_inst/CLK
    SLICE_X51Y60         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.419    -2.022 f  vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=14, routed)          0.498    -1.524    vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.299    -1.225 f  vga_ctrl_inst/cnt_h[8]_i_2/O
                         net (fo=10, routed)          0.460    -0.765    vga_ctrl_inst/cnt_h[8]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    -0.641 f  vga_ctrl_inst/addra0_i_36/O
                         net (fo=3, routed)           0.468    -0.174    vga_ctrl_inst/addra0_i_36_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.050 f  vga_ctrl_inst/addra0_i_27/O
                         net (fo=12, routed)          0.541     0.491    vga_ctrl_inst/addra0_i_27_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.615 r  vga_ctrl_inst/addra0_i_1/O
                         net (fo=4, routed)           0.616     1.231    vga_pic_inst/A[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      3.841     5.072 r  vga_pic_inst/addra0/P[10]
                         net (fo=1, routed)           0.793     5.865    vga_pic_inst/addra0_n_95
    SLICE_X55Y61         LUT2 (Prop_lut2_I1_O)        0.124     5.989 r  vga_pic_inst/addra[10]_i_1/O
                         net (fo=1, routed)           0.000     5.989    vga_pic_inst/addra[10]_i_1_n_0
    SLICE_X55Y61         FDCE                                         r  vga_pic_inst/addra_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.439     7.206    vga_pic_inst/CLK
    SLICE_X55Y61         FDCE                                         r  vga_pic_inst/addra_reg[10]/C
                         clock pessimism             -0.428     6.778    
                         clock uncertainty           -0.116     6.662    
    SLICE_X55Y61         FDCE (Setup_fdce_C_D)        0.029     6.691    vga_pic_inst/addra_reg[10]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/addra_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_pll_clk rise@9.259ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        8.517ns  (logic 5.081ns (59.660%)  route 3.436ns (40.340%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.207 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.557    -2.441    vga_ctrl_inst/CLK
    SLICE_X51Y60         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.419    -2.022 f  vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=14, routed)          0.498    -1.524    vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.299    -1.225 f  vga_ctrl_inst/cnt_h[8]_i_2/O
                         net (fo=10, routed)          0.460    -0.765    vga_ctrl_inst/cnt_h[8]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    -0.641 f  vga_ctrl_inst/addra0_i_36/O
                         net (fo=3, routed)           0.468    -0.174    vga_ctrl_inst/addra0_i_36_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.050 f  vga_ctrl_inst/addra0_i_27/O
                         net (fo=12, routed)          0.541     0.491    vga_ctrl_inst/addra0_i_27_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.615 r  vga_ctrl_inst/addra0_i_1/O
                         net (fo=4, routed)           0.616     1.231    vga_pic_inst/A[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[12]_P[7])
                                                      3.841     5.072 r  vga_pic_inst/addra0/P[7]
                         net (fo=1, routed)           0.853     5.926    vga_pic_inst/addra0_n_98
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.150     6.076 r  vga_pic_inst/addra[7]_i_1/O
                         net (fo=1, routed)           0.000     6.076    vga_pic_inst/addra[7]_i_1_n_0
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.440     7.207    vga_pic_inst/CLK
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[7]/C
                         clock pessimism             -0.428     6.779    
                         clock uncertainty           -0.116     6.663    
    SLICE_X54Y60         FDCE (Setup_fdce_C_D)        0.118     6.781    vga_pic_inst/addra_reg[7]
  -------------------------------------------------------------------
                         required time                          6.781    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/addra_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_pll_clk rise@9.259ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        8.511ns  (logic 5.079ns (59.678%)  route 3.432ns (40.322%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.207 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.557    -2.441    vga_ctrl_inst/CLK
    SLICE_X51Y60         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.419    -2.022 f  vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=14, routed)          0.498    -1.524    vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.299    -1.225 f  vga_ctrl_inst/cnt_h[8]_i_2/O
                         net (fo=10, routed)          0.460    -0.765    vga_ctrl_inst/cnt_h[8]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    -0.641 f  vga_ctrl_inst/addra0_i_36/O
                         net (fo=3, routed)           0.468    -0.174    vga_ctrl_inst/addra0_i_36_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.050 f  vga_ctrl_inst/addra0_i_27/O
                         net (fo=12, routed)          0.541     0.491    vga_ctrl_inst/addra0_i_27_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.615 r  vga_ctrl_inst/addra0_i_1/O
                         net (fo=4, routed)           0.616     1.231    vga_pic_inst/A[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[12]_P[1])
                                                      3.841     5.072 r  vga_pic_inst/addra0/P[1]
                         net (fo=1, routed)           0.849     5.922    vga_pic_inst/addra0_n_104
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.148     6.070 r  vga_pic_inst/addra[1]_i_1/O
                         net (fo=1, routed)           0.000     6.070    vga_pic_inst/addra[1]_i_1_n_0
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.440     7.207    vga_pic_inst/CLK
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[1]/C
                         clock pessimism             -0.428     6.779    
                         clock uncertainty           -0.116     6.663    
    SLICE_X54Y60         FDCE (Setup_fdce_C_D)        0.118     6.781    vga_pic_inst/addra_reg[1]
  -------------------------------------------------------------------
                         required time                          6.781    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/addra_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_pll_clk rise@9.259ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 5.081ns (60.252%)  route 3.352ns (39.748%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 7.204 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.557    -2.441    vga_ctrl_inst/CLK
    SLICE_X51Y60         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.419    -2.022 f  vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=14, routed)          0.498    -1.524    vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.299    -1.225 f  vga_ctrl_inst/cnt_h[8]_i_2/O
                         net (fo=10, routed)          0.460    -0.765    vga_ctrl_inst/cnt_h[8]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    -0.641 f  vga_ctrl_inst/addra0_i_36/O
                         net (fo=3, routed)           0.468    -0.174    vga_ctrl_inst/addra0_i_36_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.050 f  vga_ctrl_inst/addra0_i_27/O
                         net (fo=12, routed)          0.541     0.491    vga_ctrl_inst/addra0_i_27_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.615 r  vga_ctrl_inst/addra0_i_1/O
                         net (fo=4, routed)           0.616     1.231    vga_pic_inst/A[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[12]_P[9])
                                                      3.841     5.072 r  vga_pic_inst/addra0/P[9]
                         net (fo=1, routed)           0.770     5.842    vga_pic_inst/addra0_n_96
    SLICE_X55Y63         LUT2 (Prop_lut2_I1_O)        0.150     5.992 r  vga_pic_inst/addra[9]_i_1/O
                         net (fo=1, routed)           0.000     5.992    vga_pic_inst/addra[9]_i_1_n_0
    SLICE_X55Y63         FDCE                                         r  vga_pic_inst/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.437     7.204    vga_pic_inst/CLK
    SLICE_X55Y63         FDCE                                         r  vga_pic_inst/addra_reg[9]/C
                         clock pessimism             -0.428     6.776    
                         clock uncertainty           -0.116     6.660    
    SLICE_X55Y63         FDCE (Setup_fdce_C_D)        0.075     6.735    vga_pic_inst/addra_reg[9]
  -------------------------------------------------------------------
                         required time                          6.735    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/addra_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_pll_clk rise@9.259ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 5.055ns (60.412%)  route 3.313ns (39.588%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 7.204 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.557    -2.441    vga_ctrl_inst/CLK
    SLICE_X51Y60         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.419    -2.022 f  vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=14, routed)          0.498    -1.524    vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.299    -1.225 f  vga_ctrl_inst/cnt_h[8]_i_2/O
                         net (fo=10, routed)          0.460    -0.765    vga_ctrl_inst/cnt_h[8]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    -0.641 f  vga_ctrl_inst/addra0_i_36/O
                         net (fo=3, routed)           0.468    -0.174    vga_ctrl_inst/addra0_i_36_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.050 f  vga_ctrl_inst/addra0_i_27/O
                         net (fo=12, routed)          0.541     0.491    vga_ctrl_inst/addra0_i_27_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.615 r  vga_ctrl_inst/addra0_i_1/O
                         net (fo=4, routed)           0.616     1.231    vga_pic_inst/A[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      3.841     5.072 r  vga_pic_inst/addra0/P[12]
                         net (fo=1, routed)           0.730     5.803    vga_pic_inst/addra0_n_93
    SLICE_X55Y63         LUT2 (Prop_lut2_I1_O)        0.124     5.927 r  vga_pic_inst/addra[12]_i_1/O
                         net (fo=1, routed)           0.000     5.927    vga_pic_inst/addra[12]_i_1_n_0
    SLICE_X55Y63         FDCE                                         r  vga_pic_inst/addra_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.437     7.204    vga_pic_inst/CLK
    SLICE_X55Y63         FDCE                                         r  vga_pic_inst/addra_reg[12]/C
                         clock pessimism             -0.428     6.776    
                         clock uncertainty           -0.116     6.660    
    SLICE_X55Y63         FDCE (Setup_fdce_C_D)        0.029     6.689    vga_pic_inst/addra_reg[12]
  -------------------------------------------------------------------
                         required time                          6.689    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/addra_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_pll_clk rise@9.259ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 5.081ns (60.197%)  route 3.360ns (39.803%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.207 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.557    -2.441    vga_ctrl_inst/CLK
    SLICE_X51Y60         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.419    -2.022 f  vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=14, routed)          0.498    -1.524    vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.299    -1.225 f  vga_ctrl_inst/cnt_h[8]_i_2/O
                         net (fo=10, routed)          0.460    -0.765    vga_ctrl_inst/cnt_h[8]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    -0.641 f  vga_ctrl_inst/addra0_i_36/O
                         net (fo=3, routed)           0.468    -0.174    vga_ctrl_inst/addra0_i_36_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.050 f  vga_ctrl_inst/addra0_i_27/O
                         net (fo=12, routed)          0.541     0.491    vga_ctrl_inst/addra0_i_27_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.615 r  vga_ctrl_inst/addra0_i_1/O
                         net (fo=4, routed)           0.616     1.231    vga_pic_inst/A[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[12]_P[3])
                                                      3.841     5.072 r  vga_pic_inst/addra0/P[3]
                         net (fo=1, routed)           0.777     5.850    vga_pic_inst/addra0_n_102
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.150     6.000 r  vga_pic_inst/addra[3]_i_1/O
                         net (fo=1, routed)           0.000     6.000    vga_pic_inst/addra[3]_i_1_n_0
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.440     7.207    vga_pic_inst/CLK
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[3]/C
                         clock pessimism             -0.428     6.779    
                         clock uncertainty           -0.116     6.663    
    SLICE_X54Y60         FDCE (Setup_fdce_C_D)        0.118     6.781    vga_pic_inst/addra_reg[3]
  -------------------------------------------------------------------
                         required time                          6.781    
                         arrival time                          -6.000    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/addra_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_108_pll_clk rise@9.259ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 5.055ns (60.168%)  route 3.347ns (39.832%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 7.207 - 9.259 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.557    -2.441    vga_ctrl_inst/CLK
    SLICE_X51Y60         FDCE                                         r  vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.419    -2.022 f  vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=14, routed)          0.498    -1.524    vga_ctrl_inst/cnt_h_reg_n_0_[1]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.299    -1.225 f  vga_ctrl_inst/cnt_h[8]_i_2/O
                         net (fo=10, routed)          0.460    -0.765    vga_ctrl_inst/cnt_h[8]_i_2_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I1_O)        0.124    -0.641 f  vga_ctrl_inst/addra0_i_36/O
                         net (fo=3, routed)           0.468    -0.174    vga_ctrl_inst/addra0_i_36_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.050 f  vga_ctrl_inst/addra0_i_27/O
                         net (fo=12, routed)          0.541     0.491    vga_ctrl_inst/addra0_i_27_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I5_O)        0.124     0.615 r  vga_ctrl_inst/addra0_i_1/O
                         net (fo=4, routed)           0.616     1.231    vga_pic_inst/A[11]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[12]_P[2])
                                                      3.841     5.072 r  vga_pic_inst/addra0/P[2]
                         net (fo=1, routed)           0.764     5.837    vga_pic_inst/addra0_n_103
    SLICE_X54Y60         LUT2 (Prop_lut2_I1_O)        0.124     5.961 r  vga_pic_inst/addra[2]_i_1/O
                         net (fo=1, routed)           0.000     5.961    vga_pic_inst/addra[2]_i_1_n_0
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      9.259     9.259 r  
    P17                                               0.000     9.259 r  clk (IN)
                         net (fo=0)                   0.000     9.259    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    10.667 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    11.848    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.094 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     5.677    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.768 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          1.440     7.207    vga_pic_inst/CLK
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[2]/C
                         clock pessimism             -0.428     6.779    
                         clock uncertainty           -0.116     6.663    
    SLICE_X54Y60         FDCE (Setup_fdce_C_D)        0.081     6.744    vga_pic_inst/addra_reg[2]
  -------------------------------------------------------------------
                         required time                          6.744    
                         arrival time                          -5.961    
  -------------------------------------------------------------------
                         slack                                  0.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_pic_inst/addra_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_pll_clk rise@0.000ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.994%)  route 0.240ns (63.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.560    -0.549    vga_pic_inst/CLK
    SLICE_X55Y63         FDCE                                         r  vga_pic_inst/addra_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  vga_pic_inst/addra_reg[12]/Q
                         net (fo=6, routed)           0.240    -0.168    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.872    -0.275    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.196    -0.471    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.288    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga_pic_inst/addra_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_pll_clk rise@0.000ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.958%)  route 0.262ns (65.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.560    -0.549    vga_pic_inst/CLK
    SLICE_X55Y63         FDCE                                         r  vga_pic_inst/addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  vga_pic_inst/addra_reg[8]/Q
                         net (fo=5, routed)           0.262    -0.146    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X2Y26         RAMB18E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.868    -0.279    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y26         RAMB18E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.196    -0.475    
    RAMB18_X2Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.292    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vga_pic_inst/addra_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_pll_clk rise@0.000ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.245%)  route 0.244ns (59.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.562    -0.547    vga_pic_inst/CLK
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  vga_pic_inst/addra_reg[0]/Q
                         net (fo=5, routed)           0.244    -0.140    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.872    -0.275    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.196    -0.471    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.288    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga_pic_inst/addra_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_pll_clk rise@0.000ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.991%)  route 0.257ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.562    -0.547    vga_pic_inst/CLK
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  vga_pic_inst/addra_reg[2]/Q
                         net (fo=5, routed)           0.257    -0.127    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.872    -0.275    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.196    -0.471    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.288    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga_pic_inst/addra_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_pll_clk rise@0.000ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.391%)  route 0.281ns (66.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.562    -0.547    vga_pic_inst/CLK
    SLICE_X55Y61         FDCE                                         r  vga_pic_inst/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  vga_pic_inst/addra_reg[10]/Q
                         net (fo=5, routed)           0.281    -0.125    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.872    -0.275    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.196    -0.471    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.288    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_pic_inst/addra_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_pll_clk rise@0.000ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.148ns (38.529%)  route 0.236ns (61.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.562    -0.547    vga_pic_inst/CLK
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.148    -0.399 r  vga_pic_inst/addra_reg[1]/Q
                         net (fo=5, routed)           0.236    -0.163    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.872    -0.275    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.196    -0.471    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.130    -0.341    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_pic_inst/addra_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_pll_clk rise@0.000ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.290%)  route 0.276ns (62.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.562    -0.547    vga_pic_inst/CLK
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  vga_pic_inst/addra_reg[4]/Q
                         net (fo=5, routed)           0.276    -0.108    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.872    -0.275    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.196    -0.471    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.288    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga_pic_inst/addra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_pll_clk rise@0.000ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.148ns (38.219%)  route 0.239ns (61.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.562    -0.547    vga_pic_inst/CLK
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.148    -0.399 r  vga_pic_inst/addra_reg[7]/Q
                         net (fo=5, routed)           0.239    -0.160    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.872    -0.275    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.196    -0.471    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130    -0.341    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_pic_inst/addra_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_pll_clk rise@0.000ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.537%)  route 0.285ns (63.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.562    -0.547    vga_pic_inst/CLK
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.164    -0.383 r  vga_pic_inst/addra_reg[6]/Q
                         net (fo=5, routed)           0.285    -0.099    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.872    -0.275    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.196    -0.471    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.288    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga_pic_inst/addra_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_108_pll_clk  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_108_pll_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_108_pll_clk rise@0.000ns - clk_108_pll_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.279%)  route 0.249ns (62.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.562    -0.547    vga_pic_inst/CLK
    SLICE_X54Y60         FDCE                                         r  vga_pic_inst/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.148    -0.399 r  vga_pic_inst/addra_reg[3]/Q
                         net (fo=5, routed)           0.249    -0.150    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_108_pll_clk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk/inst/clk_in1_pll_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk/inst/clk_108_pll_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk/inst/clkout1_buf/O
                         net (fo=62, routed)          0.872    -0.275    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.196    -0.471    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129    -0.342    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_108_pll_clk
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { pll_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y22    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y22    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB36_X2Y12    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X2Y12    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y26    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y26    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y13    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y13    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y12    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y12    vga_pic_inst/rom_vga_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       9.259       150.741    PLLE2_ADV_X0Y0  pll_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X55Y63    vga_pic_inst/addra_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X55Y63    vga_pic_inst/addra_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X55Y63    vga_pic_inst/addra_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X55Y63    vga_pic_inst/addra_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X53Y63    vga_pic_inst/pi_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X55Y62    vga_pic_inst/pi_data_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X55Y62    vga_pic_inst/pi_data_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X53Y63    vga_pic_inst/pi_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X52Y63    vga_pic_inst/pi_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X52Y63    vga_pic_inst/pi_data_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X54Y60    vga_pic_inst/addra_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X55Y61    vga_pic_inst/addra_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X55Y61    vga_pic_inst/addra_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X55Y63    vga_pic_inst/addra_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X55Y63    vga_pic_inst/addra_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X54Y60    vga_pic_inst/addra_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X54Y60    vga_pic_inst/addra_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X54Y60    vga_pic_inst/addra_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X54Y60    vga_pic_inst/addra_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.630       4.130      SLICE_X54Y60    vga_pic_inst/addra_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_clk
  To Clock:  clkfbout_pll_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   pll_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  pll_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  pll_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  pll_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  pll_clk/inst/plle2_adv_inst/CLKFBOUT



