vendor_name = ModelSim
source_file = 1, D:/INGEÑERIA/Técnicas Digitales/VHDL/2024/ej2tp2a.vhd
source_file = 1, D:/INGEÑERIA/Técnicas Digitales/VHDL/2024/db/estructuraBasica.cbx.xml
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = ej2tp2a
instance = comp, \T~output\, T~output, ej2tp2a, 1
instance = comp, \K~input\, K~input, ej2tp2a, 1
instance = comp, \L~input\, L~input, ej2tp2a, 1
instance = comp, \H~input\, H~input, ej2tp2a, 1
instance = comp, \T~0\, T~0, ej2tp2a, 1
