Classic Timing Analyzer report for autoseller_notimer
Fri May 12 20:45:59 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'X'
  7. Clock Setup: 'Y'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                         ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -3.221 ns                        ; Y                            ; seller:inst|cur_state.st1_88 ; --         ; Y        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 18.175 ns                        ; seller:inst|cur_state.st1_88 ; S                            ; X          ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.241 ns                        ; X                            ; P                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 6.648 ns                         ; Y                            ; seller:inst|cur_state.st2_82 ; --         ; X        ; 0            ;
; Clock Setup: 'X'             ; N/A   ; None          ; 145.22 MHz ( period = 6.886 ns ) ; seller:inst|cur_state.st1_88 ; seller:inst|cur_state.st1_88 ; X          ; X        ; 0            ;
; Clock Setup: 'Y'             ; N/A   ; None          ; 146.54 MHz ( period = 6.824 ns ) ; seller:inst|cur_state.st1_88 ; seller:inst|cur_state.st1_88 ; Y          ; Y        ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                              ;                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM570T100C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; X               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Y               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'X'                                                                                                                                                                                                   ;
+-------+----------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                         ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 145.22 MHz ( period = 6.886 ns ) ; seller:inst|cur_state.st1_88 ; seller:inst|cur_state.st1_88 ; X          ; X        ; None                        ; None                      ; 4.777 ns                ;
; N/A   ; 165.18 MHz ( period = 6.054 ns ) ; seller:inst|cur_state.st0_94 ; seller:inst|cur_state.st1_88 ; X          ; X        ; None                        ; None                      ; 3.952 ns                ;
; N/A   ; 239.52 MHz ( period = 4.175 ns ) ; seller:inst|cur_state.st1_88 ; seller:inst|cur_state.st0_94 ; X          ; X        ; None                        ; None                      ; 1.815 ns                ;
; N/A   ; 247.28 MHz ( period = 4.044 ns ) ; seller:inst|cur_state.st1_88 ; seller:inst|cur_state.st2_82 ; X          ; X        ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 259.88 MHz ( period = 3.848 ns ) ; seller:inst|cur_state.st2_82 ; seller:inst|cur_state.st0_94 ; X          ; X        ; None                        ; None                      ; 1.487 ns                ;
; N/A   ; 269.25 MHz ( period = 3.714 ns ) ; seller:inst|cur_state.st2_82 ; seller:inst|cur_state.st2_82 ; X          ; X        ; None                        ; None                      ; 1.479 ns                ;
+-------+----------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Y'                                                                                                                                                                                                   ;
+-------+----------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                         ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 146.54 MHz ( period = 6.824 ns ) ; seller:inst|cur_state.st1_88 ; seller:inst|cur_state.st1_88 ; Y          ; Y        ; None                        ; None                      ; 4.777 ns                ;
; N/A   ; 166.89 MHz ( period = 5.992 ns ) ; seller:inst|cur_state.st0_94 ; seller:inst|cur_state.st1_88 ; Y          ; Y        ; None                        ; None                      ; 3.952 ns                ;
; N/A   ; 243.13 MHz ( period = 4.113 ns ) ; seller:inst|cur_state.st1_88 ; seller:inst|cur_state.st0_94 ; Y          ; Y        ; None                        ; None                      ; 1.815 ns                ;
; N/A   ; 251.13 MHz ( period = 3.982 ns ) ; seller:inst|cur_state.st1_88 ; seller:inst|cur_state.st2_82 ; Y          ; Y        ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; 264.13 MHz ( period = 3.786 ns ) ; seller:inst|cur_state.st2_82 ; seller:inst|cur_state.st0_94 ; Y          ; Y        ; None                        ; None                      ; 1.487 ns                ;
; N/A   ; 273.82 MHz ( period = 3.652 ns ) ; seller:inst|cur_state.st2_82 ; seller:inst|cur_state.st2_82 ; Y          ; Y        ; None                        ; None                      ; 1.479 ns                ;
+-------+----------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+------+------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                           ; To Clock ;
+-------+--------------+------------+------+------------------------------+----------+
; N/A   ; None         ; -3.221 ns  ; Y    ; seller:inst|cur_state.st1_88 ; Y        ;
; N/A   ; None         ; -3.275 ns  ; X    ; seller:inst|cur_state.st1_88 ; Y        ;
; N/A   ; None         ; -3.305 ns  ; Y    ; seller:inst|cur_state.st1_88 ; X        ;
; N/A   ; None         ; -3.359 ns  ; X    ; seller:inst|cur_state.st1_88 ; X        ;
; N/A   ; None         ; -4.041 ns  ; X    ; seller:inst|cur_state.st0_94 ; Y        ;
; N/A   ; None         ; -4.125 ns  ; X    ; seller:inst|cur_state.st0_94 ; X        ;
; N/A   ; None         ; -4.183 ns  ; X    ; seller:inst|cur_state.st2_82 ; Y        ;
; N/A   ; None         ; -4.193 ns  ; Y    ; seller:inst|cur_state.st0_94 ; Y        ;
; N/A   ; None         ; -4.267 ns  ; X    ; seller:inst|cur_state.st2_82 ; X        ;
; N/A   ; None         ; -4.277 ns  ; Y    ; seller:inst|cur_state.st0_94 ; X        ;
; N/A   ; None         ; -4.329 ns  ; Y    ; seller:inst|cur_state.st2_82 ; Y        ;
; N/A   ; None         ; -4.413 ns  ; Y    ; seller:inst|cur_state.st2_82 ; X        ;
+-------+--------------+------------+------+------------------------------+----------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+------------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                         ; To ; From Clock ;
+-------+--------------+------------+------------------------------+----+------------+
; N/A   ; None         ; 18.175 ns  ; seller:inst|cur_state.st1_88 ; S  ; X          ;
; N/A   ; None         ; 18.029 ns  ; seller:inst|cur_state.st1_88 ; S  ; Y          ;
; N/A   ; None         ; 17.620 ns  ; seller:inst|cur_state.st2_82 ; P  ; X          ;
; N/A   ; None         ; 17.474 ns  ; seller:inst|cur_state.st2_82 ; P  ; Y          ;
; N/A   ; None         ; 17.221 ns  ; seller:inst|cur_state.st2_82 ; S  ; X          ;
; N/A   ; None         ; 17.075 ns  ; seller:inst|cur_state.st2_82 ; S  ; Y          ;
+-------+--------------+------------+------------------------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 10.241 ns       ; X    ; P  ;
; N/A   ; None              ; 9.812 ns        ; Y    ; P  ;
; N/A   ; None              ; 9.365 ns        ; X    ; S  ;
; N/A   ; None              ; 8.758 ns        ; Y    ; S  ;
+-------+-------------------+-----------------+------+----+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+------+------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                           ; To Clock ;
+---------------+-------------+-----------+------+------------------------------+----------+
; N/A           ; None        ; 6.648 ns  ; Y    ; seller:inst|cur_state.st2_82 ; X        ;
; N/A           ; None        ; 6.630 ns  ; Y    ; seller:inst|cur_state.st0_94 ; X        ;
; N/A           ; None        ; 6.502 ns  ; Y    ; seller:inst|cur_state.st2_82 ; Y        ;
; N/A           ; None        ; 6.502 ns  ; X    ; seller:inst|cur_state.st2_82 ; X        ;
; N/A           ; None        ; 6.484 ns  ; Y    ; seller:inst|cur_state.st0_94 ; Y        ;
; N/A           ; None        ; 6.478 ns  ; X    ; seller:inst|cur_state.st0_94 ; X        ;
; N/A           ; None        ; 6.356 ns  ; X    ; seller:inst|cur_state.st2_82 ; Y        ;
; N/A           ; None        ; 6.332 ns  ; X    ; seller:inst|cur_state.st0_94 ; Y        ;
; N/A           ; None        ; 5.468 ns  ; X    ; seller:inst|cur_state.st1_88 ; X        ;
; N/A           ; None        ; 5.414 ns  ; Y    ; seller:inst|cur_state.st1_88 ; X        ;
; N/A           ; None        ; 5.322 ns  ; X    ; seller:inst|cur_state.st1_88 ; Y        ;
; N/A           ; None        ; 5.268 ns  ; Y    ; seller:inst|cur_state.st1_88 ; Y        ;
+---------------+-------------+-----------+------+------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri May 12 20:45:59 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off autoseller_notimer -c autoseller_notimer
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "seller:inst|cur_state.st2_82" is a latch
    Warning: Node "seller:inst|cur_state.st1_88" is a latch
    Warning: Node "seller:inst|cur_state.st0_94" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "X" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Y" is a latch enable. Will not compute fmax for this pin.
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "seller:inst|cur_state.st0_94" as buffer
    Info: Detected ripple clock "seller:inst|cur_state.st1_88" as buffer
    Info: Detected ripple clock "seller:inst|cur_state.st2_82" as buffer
    Info: Detected gated clock "seller:inst|WideOr0~0" as buffer
    Info: Detected gated clock "seller:inst|Selector1~0" as buffer
    Info: Detected gated clock "seller:inst|Selector2~0" as buffer
    Info: Detected gated clock "seller:inst|Selector3~0" as buffer
    Info: Detected gated clock "seller:inst|WideOr0" as buffer
Info: Clock "X" has Internal fmax of 145.22 MHz between source register "seller:inst|cur_state.st1_88" and destination register "seller:inst|cur_state.st1_88" (period= 6.886 ns)
    Info: + Longest register to register delay is 4.777 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst|cur_state.st1_88'
        Info: 2: + IC(1.799 ns) + CELL(0.914 ns) = 2.713 ns; Loc. = LC_X8_Y4_N7; Fanout = 2; COMB Node = 'seller:inst|Selector2~0'
        Info: 3: + IC(1.150 ns) + CELL(0.914 ns) = 4.777 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst|cur_state.st1_88'
        Info: Total cell delay = 1.828 ns ( 38.27 % )
        Info: Total interconnect delay = 2.949 ns ( 61.73 % )
    Info: - Smallest clock skew is -0.212 ns
        Info: + Shortest clock path from clock "X" to destination register is 12.025 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 5; CLK Node = 'X'
            Info: 2: + IC(3.373 ns) + CELL(0.200 ns) = 4.705 ns; Loc. = LC_X8_Y4_N7; Fanout = 2; COMB Node = 'seller:inst|Selector2~0'
            Info: 3: + IC(0.756 ns) + CELL(0.511 ns) = 5.972 ns; Loc. = LC_X8_Y4_N8; Fanout = 1; COMB Node = 'seller:inst|WideOr0~0'
            Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.477 ns; Loc. = LC_X8_Y4_N9; Fanout = 3; COMB Node = 'seller:inst|WideOr0'
            Info: 5: + IC(5.037 ns) + CELL(0.511 ns) = 12.025 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst|cur_state.st1_88'
            Info: Total cell delay = 2.554 ns ( 21.24 % )
            Info: Total interconnect delay = 9.471 ns ( 78.76 % )
        Info: - Longest clock path from clock "X" to source register is 12.237 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 5; CLK Node = 'X'
            Info: 2: + IC(3.359 ns) + CELL(0.740 ns) = 5.231 ns; Loc. = LC_X8_Y4_N1; Fanout = 2; COMB Node = 'seller:inst|Selector3~0'
            Info: 3: + IC(0.753 ns) + CELL(0.200 ns) = 6.184 ns; Loc. = LC_X8_Y4_N8; Fanout = 1; COMB Node = 'seller:inst|WideOr0~0'
            Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.689 ns; Loc. = LC_X8_Y4_N9; Fanout = 3; COMB Node = 'seller:inst|WideOr0'
            Info: 5: + IC(5.037 ns) + CELL(0.511 ns) = 12.237 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst|cur_state.st1_88'
            Info: Total cell delay = 2.783 ns ( 22.74 % )
            Info: Total interconnect delay = 9.454 ns ( 77.26 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.897 ns
Info: Clock "Y" has Internal fmax of 146.54 MHz between source register "seller:inst|cur_state.st1_88" and destination register "seller:inst|cur_state.st1_88" (period= 6.824 ns)
    Info: + Longest register to register delay is 4.777 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst|cur_state.st1_88'
        Info: 2: + IC(1.799 ns) + CELL(0.914 ns) = 2.713 ns; Loc. = LC_X8_Y4_N7; Fanout = 2; COMB Node = 'seller:inst|Selector2~0'
        Info: 3: + IC(1.150 ns) + CELL(0.914 ns) = 4.777 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst|cur_state.st1_88'
        Info: Total cell delay = 1.828 ns ( 38.27 % )
        Info: Total interconnect delay = 2.949 ns ( 61.73 % )
    Info: - Smallest clock skew is -0.150 ns
        Info: + Shortest clock path from clock "Y" to destination register is 11.941 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 5; CLK Node = 'Y'
            Info: 2: + IC(3.018 ns) + CELL(0.914 ns) = 5.095 ns; Loc. = LC_X8_Y4_N5; Fanout = 2; COMB Node = 'seller:inst|Selector1~0'
            Info: 3: + IC(0.787 ns) + CELL(0.511 ns) = 6.393 ns; Loc. = LC_X8_Y4_N9; Fanout = 3; COMB Node = 'seller:inst|WideOr0'
            Info: 4: + IC(5.037 ns) + CELL(0.511 ns) = 11.941 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst|cur_state.st1_88'
            Info: Total cell delay = 3.099 ns ( 25.95 % )
            Info: Total interconnect delay = 8.842 ns ( 74.05 % )
        Info: - Longest clock path from clock "Y" to source register is 12.091 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 5; CLK Node = 'Y'
            Info: 2: + IC(3.008 ns) + CELL(0.914 ns) = 5.085 ns; Loc. = LC_X8_Y4_N1; Fanout = 2; COMB Node = 'seller:inst|Selector3~0'
            Info: 3: + IC(0.753 ns) + CELL(0.200 ns) = 6.038 ns; Loc. = LC_X8_Y4_N8; Fanout = 1; COMB Node = 'seller:inst|WideOr0~0'
            Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.543 ns; Loc. = LC_X8_Y4_N9; Fanout = 3; COMB Node = 'seller:inst|WideOr0'
            Info: 5: + IC(5.037 ns) + CELL(0.511 ns) = 12.091 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst|cur_state.st1_88'
            Info: Total cell delay = 2.988 ns ( 24.71 % )
            Info: Total interconnect delay = 9.103 ns ( 75.29 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.897 ns
Info: tsu for register "seller:inst|cur_state.st1_88" (data pin = "Y", clock pin = "Y") is -3.221 ns
    Info: + Longest pin to register delay is 6.823 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 5; CLK Node = 'Y'
        Info: 2: + IC(3.085 ns) + CELL(0.511 ns) = 4.759 ns; Loc. = LC_X8_Y4_N7; Fanout = 2; COMB Node = 'seller:inst|Selector2~0'
        Info: 3: + IC(1.150 ns) + CELL(0.914 ns) = 6.823 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst|cur_state.st1_88'
        Info: Total cell delay = 2.588 ns ( 37.93 % )
        Info: Total interconnect delay = 4.235 ns ( 62.07 % )
    Info: + Micro setup delay of destination is 1.897 ns
    Info: - Shortest clock path from clock "Y" to destination register is 11.941 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 5; CLK Node = 'Y'
        Info: 2: + IC(3.018 ns) + CELL(0.914 ns) = 5.095 ns; Loc. = LC_X8_Y4_N5; Fanout = 2; COMB Node = 'seller:inst|Selector1~0'
        Info: 3: + IC(0.787 ns) + CELL(0.511 ns) = 6.393 ns; Loc. = LC_X8_Y4_N9; Fanout = 3; COMB Node = 'seller:inst|WideOr0'
        Info: 4: + IC(5.037 ns) + CELL(0.511 ns) = 11.941 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst|cur_state.st1_88'
        Info: Total cell delay = 3.099 ns ( 25.95 % )
        Info: Total interconnect delay = 8.842 ns ( 74.05 % )
Info: tco from clock "X" to destination pin "S" through register "seller:inst|cur_state.st1_88" is 18.175 ns
    Info: + Longest clock path from clock "X" to source register is 12.237 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 5; CLK Node = 'X'
        Info: 2: + IC(3.359 ns) + CELL(0.740 ns) = 5.231 ns; Loc. = LC_X8_Y4_N1; Fanout = 2; COMB Node = 'seller:inst|Selector3~0'
        Info: 3: + IC(0.753 ns) + CELL(0.200 ns) = 6.184 ns; Loc. = LC_X8_Y4_N8; Fanout = 1; COMB Node = 'seller:inst|WideOr0~0'
        Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.689 ns; Loc. = LC_X8_Y4_N9; Fanout = 3; COMB Node = 'seller:inst|WideOr0'
        Info: 5: + IC(5.037 ns) + CELL(0.511 ns) = 12.237 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst|cur_state.st1_88'
        Info: Total cell delay = 2.783 ns ( 22.74 % )
        Info: Total interconnect delay = 9.454 ns ( 77.26 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y4_N4; Fanout = 5; REG Node = 'seller:inst|cur_state.st1_88'
        Info: 2: + IC(1.190 ns) + CELL(0.740 ns) = 1.930 ns; Loc. = LC_X8_Y4_N0; Fanout = 1; COMB Node = 'seller:inst|Selector0~0'
        Info: 3: + IC(1.686 ns) + CELL(2.322 ns) = 5.938 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'S'
        Info: Total cell delay = 3.062 ns ( 51.57 % )
        Info: Total interconnect delay = 2.876 ns ( 48.43 % )
Info: Longest tpd from source pin "X" to destination pin "P" is 10.241 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 5; CLK Node = 'X'
    Info: 2: + IC(3.318 ns) + CELL(0.914 ns) = 5.364 ns; Loc. = LC_X8_Y4_N3; Fanout = 1; COMB Node = 'seller:inst|P~0'
    Info: 3: + IC(2.555 ns) + CELL(2.322 ns) = 10.241 ns; Loc. = PIN_91; Fanout = 0; PIN Node = 'P'
    Info: Total cell delay = 4.368 ns ( 42.65 % )
    Info: Total interconnect delay = 5.873 ns ( 57.35 % )
Info: th for register "seller:inst|cur_state.st2_82" (data pin = "Y", clock pin = "X") is 6.648 ns
    Info: + Longest clock path from clock "X" to destination register is 12.238 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_2; Fanout = 5; CLK Node = 'X'
        Info: 2: + IC(3.359 ns) + CELL(0.740 ns) = 5.231 ns; Loc. = LC_X8_Y4_N1; Fanout = 2; COMB Node = 'seller:inst|Selector3~0'
        Info: 3: + IC(0.753 ns) + CELL(0.200 ns) = 6.184 ns; Loc. = LC_X8_Y4_N8; Fanout = 1; COMB Node = 'seller:inst|WideOr0~0'
        Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.689 ns; Loc. = LC_X8_Y4_N9; Fanout = 3; COMB Node = 'seller:inst|WideOr0'
        Info: 5: + IC(5.038 ns) + CELL(0.511 ns) = 12.238 ns; Loc. = LC_X8_Y4_N2; Fanout = 5; REG Node = 'seller:inst|cur_state.st2_82'
        Info: Total cell delay = 2.783 ns ( 22.74 % )
        Info: Total interconnect delay = 9.455 ns ( 77.26 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.590 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 5; CLK Node = 'Y'
        Info: 2: + IC(3.008 ns) + CELL(0.914 ns) = 5.085 ns; Loc. = LC_X8_Y4_N1; Fanout = 2; COMB Node = 'seller:inst|Selector3~0'
        Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 5.590 ns; Loc. = LC_X8_Y4_N2; Fanout = 5; REG Node = 'seller:inst|cur_state.st2_82'
        Info: Total cell delay = 2.277 ns ( 40.73 % )
        Info: Total interconnect delay = 3.313 ns ( 59.27 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Fri May 12 20:45:59 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


