Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Feb 18 17:05:09 2025
| Host         : NoName running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : xa7a100t-csg324
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1884)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3483)
5. checking no_input_delay (14)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1884)
---------------------------
 There are 1884 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3483)
---------------------------------------------------
 There are 3483 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3486          inf        0.000                      0                 3486           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3486 Endpoints
Min Delay          3486 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_reg[46][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.980ns  (logic 1.500ns (12.522%)  route 10.480ns (87.478%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  rst_IBUF_inst/O
                         net (fo=1598, routed)       10.480    11.980    rst_IBUF
    SLICE_X22Y31         FDCE                                         f  data_reg[46][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_reg[47][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.980ns  (logic 1.500ns (12.522%)  route 10.480ns (87.478%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  rst_IBUF_inst/O
                         net (fo=1598, routed)       10.480    11.980    rst_IBUF
    SLICE_X22Y31         FDCE                                         f  data_reg[47][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_reg[47][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.980ns  (logic 1.500ns (12.522%)  route 10.480ns (87.478%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  rst_IBUF_inst/O
                         net (fo=1598, routed)       10.480    11.980    rst_IBUF
    SLICE_X22Y31         FDCE                                         f  data_reg[47][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_reg[47][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.980ns  (logic 1.500ns (12.522%)  route 10.480ns (87.478%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  rst_IBUF_inst/O
                         net (fo=1598, routed)       10.480    11.980    rst_IBUF
    SLICE_X22Y31         FDCE                                         f  data_reg[47][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_reg[45][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.976ns  (logic 1.500ns (12.527%)  route 10.476ns (87.473%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  rst_IBUF_inst/O
                         net (fo=1598, routed)       10.476    11.976    rst_IBUF
    SLICE_X23Y31         FDCE                                         f  data_reg[45][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_reg[45][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.976ns  (logic 1.500ns (12.527%)  route 10.476ns (87.473%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  rst_IBUF_inst/O
                         net (fo=1598, routed)       10.476    11.976    rst_IBUF
    SLICE_X23Y31         FDCE                                         f  data_reg[45][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_reg[46][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.976ns  (logic 1.500ns (12.527%)  route 10.476ns (87.473%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  rst_IBUF_inst/O
                         net (fo=1598, routed)       10.476    11.976    rst_IBUF
    SLICE_X23Y31         FDCE                                         f  data_reg[46][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_reg[46][1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.976ns  (logic 1.500ns (12.527%)  route 10.476ns (87.473%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  rst_IBUF_inst/O
                         net (fo=1598, routed)       10.476    11.976    rst_IBUF
    SLICE_X23Y31         FDCE                                         f  data_reg[46][1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_reg[44][7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.833ns  (logic 1.500ns (12.678%)  route 10.333ns (87.322%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  rst_IBUF_inst/O
                         net (fo=1598, routed)       10.333    11.833    rst_IBUF
    SLICE_X20Y32         FDCE                                         f  data_reg[44][7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            data_reg[44][8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.833ns  (logic 1.500ns (12.678%)  route 10.333ns (87.322%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U17                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  rst_IBUF_inst/O
                         net (fo=1598, routed)       10.333    11.833    rst_IBUF
    SLICE_X20Y32         FDCE                                         f  data_reg[44][8]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_reg[106][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[105][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDCE                         0.000     0.000 r  data_reg[106][2]/C
    SLICE_X19Y49         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  data_reg[106][2]/Q
                         net (fo=1, routed)           0.053     0.181    data_reg_n_0_[106][2]
    SLICE_X19Y49         FDCE                                         r  data_reg[105][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[46][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[45][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDCE                         0.000     0.000 r  data_reg[46][3]/C
    SLICE_X21Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  data_reg[46][3]/Q
                         net (fo=1, routed)           0.053     0.181    data_reg_n_0_[46][3]
    SLICE_X21Y31         FDCE                                         r  data_reg[45][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[15][10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[14][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE                         0.000     0.000 r  data_reg[15][10]/C
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  data_reg[15][10]/Q
                         net (fo=2, routed)           0.059     0.187    data_reg_n_0_[15][10]
    SLICE_X14Y41         FDCE                                         r  data_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[101][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[100][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.128ns (67.800%)  route 0.061ns (32.200%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDCE                         0.000     0.000 r  data_reg[101][5]/C
    SLICE_X22Y48         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  data_reg[101][5]/Q
                         net (fo=1, routed)           0.061     0.189    data_reg_n_0_[101][5]
    SLICE_X22Y48         FDCE                                         r  data_reg[100][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[83][10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[82][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.367%)  route 0.068ns (34.633%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE                         0.000     0.000 r  data_reg[83][10]/C
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  data_reg[83][10]/Q
                         net (fo=2, routed)           0.068     0.196    data_reg_n_0_[83][10]
    SLICE_X27Y44         FDCE                                         r  data_reg[82][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[17][6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[16][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.128ns (65.035%)  route 0.069ns (34.965%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y37         FDCE                         0.000     0.000 r  data_reg[17][6]/C
    SLICE_X19Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  data_reg[17][6]/Q
                         net (fo=2, routed)           0.069     0.197    data_reg_n_0_[17][6]
    SLICE_X19Y37         FDCE                                         r  data_reg[16][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[87][10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[86][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.128ns (65.035%)  route 0.069ns (34.965%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDCE                         0.000     0.000 r  data_reg[87][10]/C
    SLICE_X23Y45         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  data_reg[87][10]/Q
                         net (fo=2, routed)           0.069     0.197    data_reg_n_0_[87][10]
    SLICE_X23Y45         FDCE                                         r  data_reg[86][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[16][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[15][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.128ns (64.923%)  route 0.069ns (35.077%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDCE                         0.000     0.000 r  data_reg[16][2]/C
    SLICE_X17Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  data_reg[16][2]/Q
                         net (fo=2, routed)           0.069     0.197    data_reg_n_0_[16][2]
    SLICE_X17Y37         FDCE                                         r  data_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[35][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[34][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.128ns (64.923%)  route 0.069ns (35.077%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDCE                         0.000     0.000 r  data_reg[35][2]/C
    SLICE_X11Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  data_reg[35][2]/Q
                         net (fo=2, routed)           0.069     0.197    data_reg_n_0_[35][2]
    SLICE_X11Y37         FDCE                                         r  data_reg[34][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg[96][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_reg[95][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.128ns (64.896%)  route 0.069ns (35.104%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDCE                         0.000     0.000 r  data_reg[96][7]/C
    SLICE_X19Y45         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  data_reg[96][7]/Q
                         net (fo=2, routed)           0.069     0.197    data_reg_n_0_[96][7]
    SLICE_X19Y45         FDCE                                         r  data_reg[95][7]/D
  -------------------------------------------------------------------    -------------------





