// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        add_ln27,
        mul_ln27,
        grad_mag_address0,
        grad_mag_ce0,
        grad_mag_we0,
        grad_mag_d0,
        blur_address0,
        blur_ce0,
        blur_q0,
        blur_1_address0,
        blur_1_ce0,
        blur_1_q0,
        blur_2_address0,
        blur_2_ce0,
        blur_2_q0,
        blur_3_address0,
        blur_3_ce0,
        blur_3_q0,
        blur_4_address0,
        blur_4_ce0,
        blur_4_q0,
        blur_5_address0,
        blur_5_ce0,
        blur_5_q0,
        blur_6_address0,
        blur_6_ce0,
        blur_6_q0,
        blur_7_address0,
        blur_7_ce0,
        blur_7_q0,
        blur_8_address0,
        blur_8_ce0,
        blur_8_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] add_ln27;
input  [62:0] mul_ln27;
output  [18:0] grad_mag_address0;
output   grad_mag_ce0;
output   grad_mag_we0;
output  [31:0] grad_mag_d0;
output  [15:0] blur_address0;
output   blur_ce0;
input  [7:0] blur_q0;
output  [15:0] blur_1_address0;
output   blur_1_ce0;
input  [7:0] blur_1_q0;
output  [15:0] blur_2_address0;
output   blur_2_ce0;
input  [7:0] blur_2_q0;
output  [15:0] blur_3_address0;
output   blur_3_ce0;
input  [7:0] blur_3_q0;
output  [15:0] blur_4_address0;
output   blur_4_ce0;
input  [7:0] blur_4_q0;
output  [15:0] blur_5_address0;
output   blur_5_ce0;
input  [7:0] blur_5_q0;
output  [15:0] blur_6_address0;
output   blur_6_ce0;
input  [7:0] blur_6_q0;
output  [15:0] blur_7_address0;
output   blur_7_ce0;
input  [7:0] blur_7_q0;
output  [15:0] blur_8_address0;
output   blur_8_ce0;
input  [7:0] blur_8_q0;

reg ap_idle;
reg grad_mag_ce0;
reg grad_mag_we0;
reg[15:0] blur_address0;
reg blur_ce0;
reg[15:0] blur_1_address0;
reg blur_1_ce0;
reg[15:0] blur_2_address0;
reg blur_2_ce0;
reg[15:0] blur_3_address0;
reg blur_3_ce0;
reg[15:0] blur_4_address0;
reg blur_4_ce0;
reg[15:0] blur_5_address0;
reg blur_5_ce0;
reg[15:0] blur_6_address0;
reg blur_6_ce0;
reg[15:0] blur_7_address0;
reg blur_7_ce0;
reg[15:0] blur_8_address0;
reg blur_8_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln41_fu_1003_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln42_fu_998_p2;
reg   [0:0] icmp_ln42_reg_1860;
wire   [30:0] select_ln41_fu_1017_p3;
reg   [30:0] select_ln41_reg_1869;
reg   [30:0] select_ln41_reg_1869_pp0_iter2_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter3_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter4_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter5_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter6_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter7_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter8_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter9_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter10_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter11_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter12_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter13_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter14_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter15_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter16_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter17_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter18_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter19_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter20_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter21_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter22_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter23_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter24_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter25_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter26_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter27_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter28_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter29_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter30_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter31_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter32_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter33_reg;
reg   [30:0] select_ln41_reg_1869_pp0_iter34_reg;
wire   [30:0] add_ln41_1_fu_1025_p2;
reg   [30:0] add_ln41_1_reg_1876;
wire   [30:0] add_ln41_2_fu_1031_p2;
reg   [30:0] add_ln41_2_reg_1881;
wire   [30:0] select_ln41_2_fu_1037_p3;
reg   [30:0] select_ln41_2_reg_1886;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter2_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter3_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter4_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter5_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter6_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter7_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter8_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter9_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter10_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter11_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter12_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter13_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter14_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter15_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter16_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter17_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter18_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter19_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter20_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter21_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter22_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter23_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter24_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter25_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter26_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter27_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter28_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter29_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter30_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter31_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter32_reg;
reg   [30:0] select_ln41_2_reg_1886_pp0_iter33_reg;
wire   [18:0] add_ln51_1_fu_1085_p2;
reg   [18:0] add_ln51_1_reg_1893;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter2_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter3_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter4_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter5_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter6_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter7_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter8_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter9_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter10_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter11_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter12_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter13_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter14_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter15_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter16_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter17_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter18_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter19_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter20_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter21_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter22_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter23_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter24_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter25_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter26_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter27_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter28_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter29_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter30_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter31_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter32_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter33_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter34_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter35_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter36_reg;
reg   [18:0] add_ln51_1_reg_1893_pp0_iter37_reg;
wire   [30:0] add_ln42_fu_1091_p2;
reg   [30:0] add_ln42_reg_1898;
reg   [30:0] add_ln42_reg_1898_pp0_iter2_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter3_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter4_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter5_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter6_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter7_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter8_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter9_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter10_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter11_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter12_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter13_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter14_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter15_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter16_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter17_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter18_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter19_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter20_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter21_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter22_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter23_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter24_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter25_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter26_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter27_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter28_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter29_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter30_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter31_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter32_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter33_reg;
reg   [30:0] add_ln42_reg_1898_pp0_iter34_reg;
reg   [9:0] tmp_38_cast6_reg_1903;
reg   [7:0] tmp_38_cast_reg_1908;
wire   [15:0] add_ln46_8_fu_1162_p2;
reg   [15:0] add_ln46_8_reg_1913;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter4_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter5_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter6_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter7_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter8_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter9_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter10_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter11_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter12_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter13_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter14_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter15_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter16_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter17_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter18_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter19_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter20_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter21_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter22_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter23_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter24_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter25_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter26_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter27_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter28_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter29_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter30_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter31_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter32_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter33_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter34_reg;
reg   [15:0] add_ln46_8_reg_1913_pp0_iter35_reg;
reg   [9:0] tmp_30_cast3_reg_1920;
reg   [7:0] tmp_30_cast_reg_1925;
wire   [30:0] empty_fu_1192_p2;
reg   [30:0] empty_reg_1930;
wire   [30:0] add_ln46_fu_1197_p2;
reg   [30:0] add_ln46_reg_1935;
wire   [15:0] add_ln46_1_fu_1216_p2;
reg   [15:0] add_ln46_1_reg_1940;
wire   [1:0] trunc_ln41_fu_1222_p1;
reg   [1:0] trunc_ln41_reg_1946;
reg   [1:0] trunc_ln41_reg_1946_pp0_iter36_reg;
reg   [15:0] udiv_ln1_cast_reg_1958;
wire   [1:0] trunc_ln42_fu_1240_p1;
reg   [1:0] trunc_ln42_reg_1964;
reg   [1:0] trunc_ln42_reg_1964_pp0_iter36_reg;
reg   [9:0] tmp_34_cast5_reg_1977;
reg   [7:0] tmp_34_cast_reg_1982;
reg   [15:0] udiv_ln46_1_cast_reg_1987;
reg   [15:0] udiv_ln46_2_cast_reg_1994;
wire   [7:0] v_5_fu_1566_p9;
reg   [7:0] v_5_reg_2361;
wire   [8:0] sub_ln47_fu_1631_p2;
reg   [8:0] sub_ln47_reg_2366;
wire   [10:0] add_ln47_fu_1655_p2;
reg   [10:0] add_ln47_reg_2371;
wire   [10:0] sub_ln48_1_fu_1695_p2;
reg   [10:0] sub_ln48_1_reg_2376;
wire   [9:0] add_ln48_fu_1701_p2;
reg   [9:0] add_ln48_reg_2381;
wire   [63:0] zext_ln46_1_fu_1321_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln46_4_fu_1339_p1;
wire   [63:0] zext_ln46_5_fu_1356_p1;
wire   [63:0] zext_ln46_9_fu_1374_p1;
wire   [63:0] zext_ln46_10_fu_1391_p1;
wire   [63:0] zext_ln46_14_fu_1408_p1;
wire   [63:0] zext_ln46_15_fu_1425_p1;
wire   [63:0] zext_ln46_16_fu_1442_p1;
wire   [63:0] zext_ln51_fu_1707_p1;
reg   [30:0] c_1_fu_114;
wire    ap_loop_init;
reg   [30:0] r_fu_118;
reg   [62:0] indvar_flatten10_fu_122;
wire   [62:0] add_ln41_fu_1008_p2;
wire   [30:0] mul_ln43_fu_772_p0;
wire   [32:0] mul_ln43_fu_772_p1;
wire   [30:0] mul_ln41_fu_777_p0;
wire   [32:0] mul_ln41_fu_777_p1;
wire   [30:0] mul_ln42_fu_782_p0;
wire   [32:0] mul_ln42_fu_782_p1;
wire   [30:0] mul_ln46_fu_787_p0;
wire   [32:0] mul_ln46_fu_787_p1;
wire   [30:0] mul_ln46_1_fu_792_p0;
wire   [32:0] mul_ln46_1_fu_792_p1;
wire   [30:0] mul_ln46_2_fu_797_p0;
wire   [32:0] mul_ln46_2_fu_797_p1;
wire   [7:0] grp_fu_802_p7;
wire   [7:0] grp_fu_821_p7;
wire   [7:0] grp_fu_840_p7;
wire   [7:0] grp_fu_859_p7;
wire   [7:0] grp_fu_878_p7;
wire   [7:0] grp_fu_897_p7;
wire   [7:0] grp_fu_916_p7;
wire   [7:0] grp_fu_935_p7;
wire   [7:0] grp_fu_954_p7;
wire   [31:0] zext_ln42_fu_994_p1;
wire   [8:0] trunc_ln51_1_fu_1049_p1;
wire   [12:0] trunc_ln51_fu_1045_p1;
wire   [18:0] tmp_24_fu_1053_p3;
wire   [18:0] tmp_25_fu_1061_p3;
wire   [2:0] grp_fu_1075_p1;
wire   [18:0] sub_ln51_fu_1069_p2;
wire   [18:0] trunc_ln51_2_fu_1081_p1;
wire   [2:0] grp_fu_1097_p1;
wire   [30:0] select_ln41_1_fu_1118_p3;
wire   [62:0] mul_ln43_fu_772_p2;
wire   [15:0] tmp_30_fu_1148_p3;
wire   [15:0] tmp_31_fu_1155_p3;
wire   [62:0] mul_ln41_fu_777_p2;
wire   [15:0] tmp_26_fu_1202_p3;
wire   [15:0] tmp_27_fu_1209_p3;
wire   [1:0] grp_fu_1075_p2;
wire   [62:0] mul_ln42_fu_782_p2;
wire   [1:0] grp_fu_1097_p2;
wire   [62:0] mul_ln46_fu_787_p2;
wire   [62:0] mul_ln46_1_fu_792_p2;
wire   [62:0] mul_ln46_2_fu_797_p2;
wire   [15:0] tmp_28_fu_1296_p3;
wire   [15:0] tmp_29_fu_1303_p3;
wire   [15:0] add_ln46_2_fu_1310_p2;
wire   [15:0] add_ln46_3_fu_1316_p2;
wire   [15:0] add_ln46_4_fu_1334_p2;
wire   [15:0] add_ln46_5_fu_1352_p2;
wire   [15:0] add_ln46_6_fu_1369_p2;
wire   [15:0] add_ln46_7_fu_1387_p2;
wire   [15:0] add_ln46_9_fu_1404_p2;
wire   [15:0] add_ln46_10_fu_1421_p2;
wire   [15:0] add_ln46_11_fu_1438_p2;
wire   [7:0] grp_fu_802_p9;
wire   [7:0] grp_fu_821_p9;
wire   [7:0] grp_fu_840_p9;
wire   [7:0] v_fu_1455_p7;
wire   [7:0] v_fu_1455_p9;
wire   [7:0] grp_fu_859_p9;
wire   [7:0] grp_fu_878_p9;
wire   [7:0] grp_fu_897_p9;
wire   [7:0] v_1_fu_1478_p7;
wire   [7:0] grp_fu_916_p9;
wire   [7:0] grp_fu_935_p9;
wire   [7:0] grp_fu_954_p9;
wire   [7:0] v_2_fu_1497_p7;
wire   [7:0] v_2_fu_1497_p9;
wire   [7:0] v_3_fu_1520_p7;
wire   [7:0] v_3_fu_1520_p9;
wire   [7:0] v_4_fu_1543_p7;
wire   [7:0] v_4_fu_1543_p9;
wire   [7:0] v_5_fu_1566_p7;
wire   [7:0] v_6_fu_1589_p7;
wire   [7:0] v_7_fu_1608_p7;
wire   [7:0] v_7_fu_1608_p9;
wire   [8:0] zext_ln46_13_fu_1627_p1;
wire   [8:0] zext_ln46_2_fu_1474_p1;
wire   [8:0] zext_ln46_8_fu_1562_p1;
wire   [8:0] zext_ln46_7_fu_1539_p1;
wire   [8:0] tmp65_fu_1637_p2;
wire   [9:0] tmp_32_fu_1643_p3;
wire  signed [10:0] sext_ln47_fu_1651_p1;
wire   [10:0] zext_ln46_12_fu_1516_p1;
wire   [7:0] v_1_fu_1478_p9;
wire   [8:0] shl_ln48_1_fu_1661_p3;
wire   [9:0] zext_ln48_fu_1669_p1;
wire   [9:0] sub_ln48_fu_1673_p2;
wire   [7:0] v_6_fu_1589_p9;
wire   [8:0] shl_ln1_fu_1683_p3;
wire  signed [10:0] sext_ln48_fu_1679_p1;
wire   [9:0] zext_ln46_11_fu_1585_p1;
wire   [9:0] zext_ln48_1_fu_1691_p1;
wire   [10:0] zext_ln46_17_fu_1711_p1;
wire   [10:0] sub_ln47_1_fu_1717_p2;
wire  signed [10:0] sub_ln47_cast7_fu_1714_p1;
wire  signed [10:0] gx_fu_1722_p2;
wire   [10:0] add_ln48_1_fu_1735_p2;
wire   [10:0] zext_ln48_2_fu_1732_p1;
wire  signed [10:0] gy_fu_1740_p2;
wire   [10:0] sub_ln161_fu_1750_p2;
wire  signed [31:0] sext_ln162_1_fu_1756_p1;
wire  signed [31:0] sext_ln48_1_fu_1728_p1;
wire   [0:0] tmp_fu_1770_p3;
wire   [31:0] xs_fu_1760_p4;
wire   [10:0] sub_ln161_1_fu_1786_p2;
wire  signed [31:0] sext_ln162_fu_1792_p1;
wire   [0:0] tmp_34_fu_1806_p3;
wire   [31:0] xs_1_fu_1796_p4;
wire  signed [31:0] sext_ln43_fu_1746_p1;
wire   [31:0] select_ln163_fu_1778_p3;
wire   [31:0] select_ln163_1_fu_1814_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [62:0] mul_ln41_fu_777_p00;
wire   [62:0] mul_ln42_fu_782_p00;
wire   [62:0] mul_ln43_fu_772_p00;
wire   [62:0] mul_ln46_1_fu_792_p00;
wire   [62:0] mul_ln46_2_fu_797_p00;
wire   [62:0] mul_ln46_fu_787_p00;
wire   [1:0] grp_fu_802_p1;
wire  signed [1:0] grp_fu_802_p3;
wire   [1:0] grp_fu_802_p5;
wire   [1:0] grp_fu_821_p1;
wire  signed [1:0] grp_fu_821_p3;
wire   [1:0] grp_fu_821_p5;
wire   [1:0] grp_fu_840_p1;
wire  signed [1:0] grp_fu_840_p3;
wire   [1:0] grp_fu_840_p5;
wire   [1:0] grp_fu_859_p1;
wire   [1:0] grp_fu_859_p3;
wire  signed [1:0] grp_fu_859_p5;
wire   [1:0] grp_fu_878_p1;
wire   [1:0] grp_fu_878_p3;
wire  signed [1:0] grp_fu_878_p5;
wire   [1:0] grp_fu_897_p1;
wire   [1:0] grp_fu_897_p3;
wire  signed [1:0] grp_fu_897_p5;
wire  signed [1:0] grp_fu_916_p1;
wire   [1:0] grp_fu_916_p3;
wire   [1:0] grp_fu_916_p5;
wire  signed [1:0] grp_fu_935_p1;
wire   [1:0] grp_fu_935_p3;
wire   [1:0] grp_fu_935_p5;
wire  signed [1:0] grp_fu_954_p1;
wire   [1:0] grp_fu_954_p3;
wire   [1:0] grp_fu_954_p5;
wire   [1:0] v_fu_1455_p1;
wire  signed [1:0] v_fu_1455_p3;
wire   [1:0] v_fu_1455_p5;
wire   [1:0] v_1_fu_1478_p1;
wire  signed [1:0] v_1_fu_1478_p3;
wire   [1:0] v_1_fu_1478_p5;
wire   [1:0] v_2_fu_1497_p1;
wire  signed [1:0] v_2_fu_1497_p3;
wire   [1:0] v_2_fu_1497_p5;
wire   [1:0] v_3_fu_1520_p1;
wire   [1:0] v_3_fu_1520_p3;
wire  signed [1:0] v_3_fu_1520_p5;
wire   [1:0] v_4_fu_1543_p1;
wire   [1:0] v_4_fu_1543_p3;
wire  signed [1:0] v_4_fu_1543_p5;
wire  signed [1:0] v_5_fu_1566_p1;
wire   [1:0] v_5_fu_1566_p3;
wire   [1:0] v_5_fu_1566_p5;
wire  signed [1:0] v_6_fu_1589_p1;
wire   [1:0] v_6_fu_1589_p3;
wire   [1:0] v_6_fu_1589_p5;
wire  signed [1:0] v_7_fu_1608_p1;
wire   [1:0] v_7_fu_1608_p3;
wire   [1:0] v_7_fu_1608_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 c_1_fu_114 = 31'd0;
#0 r_fu_118 = 31'd0;
#0 indvar_flatten10_fu_122 = 63'd0;
#0 ap_done_reg = 1'b0;
end

edge_detect_mul_31ns_33ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 63 ))
mul_31ns_33ns_63_1_1_U19(
    .din0(mul_ln43_fu_772_p0),
    .din1(mul_ln43_fu_772_p1),
    .dout(mul_ln43_fu_772_p2)
);

edge_detect_mul_31ns_33ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 63 ))
mul_31ns_33ns_63_1_1_U20(
    .din0(mul_ln41_fu_777_p0),
    .din1(mul_ln41_fu_777_p1),
    .dout(mul_ln41_fu_777_p2)
);

edge_detect_mul_31ns_33ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 63 ))
mul_31ns_33ns_63_1_1_U21(
    .din0(mul_ln42_fu_782_p0),
    .din1(mul_ln42_fu_782_p1),
    .dout(mul_ln42_fu_782_p2)
);

edge_detect_mul_31ns_33ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 63 ))
mul_31ns_33ns_63_1_1_U22(
    .din0(mul_ln46_fu_787_p0),
    .din1(mul_ln46_fu_787_p1),
    .dout(mul_ln46_fu_787_p2)
);

edge_detect_mul_31ns_33ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 63 ))
mul_31ns_33ns_63_1_1_U23(
    .din0(mul_ln46_1_fu_792_p0),
    .din1(mul_ln46_1_fu_792_p1),
    .dout(mul_ln46_1_fu_792_p2)
);

edge_detect_mul_31ns_33ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 63 ))
mul_31ns_33ns_63_1_1_U24(
    .din0(mul_ln46_2_fu_797_p0),
    .din1(mul_ln46_2_fu_797_p1),
    .dout(mul_ln46_2_fu_797_p2)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U25(
    .din0(blur_q0),
    .din1(blur_1_q0),
    .din2(blur_2_q0),
    .def(grp_fu_802_p7),
    .sel(trunc_ln42_reg_1964_pp0_iter36_reg),
    .dout(grp_fu_802_p9)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U26(
    .din0(blur_3_q0),
    .din1(blur_4_q0),
    .din2(blur_5_q0),
    .def(grp_fu_821_p7),
    .sel(trunc_ln42_reg_1964_pp0_iter36_reg),
    .dout(grp_fu_821_p9)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U27(
    .din0(blur_6_q0),
    .din1(blur_7_q0),
    .din2(blur_8_q0),
    .def(grp_fu_840_p7),
    .sel(trunc_ln42_reg_1964_pp0_iter36_reg),
    .dout(grp_fu_840_p9)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U28(
    .din0(blur_q0),
    .din1(blur_1_q0),
    .din2(blur_2_q0),
    .def(grp_fu_859_p7),
    .sel(trunc_ln42_reg_1964_pp0_iter36_reg),
    .dout(grp_fu_859_p9)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U29(
    .din0(blur_3_q0),
    .din1(blur_4_q0),
    .din2(blur_5_q0),
    .def(grp_fu_878_p7),
    .sel(trunc_ln42_reg_1964_pp0_iter36_reg),
    .dout(grp_fu_878_p9)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U30(
    .din0(blur_6_q0),
    .din1(blur_7_q0),
    .din2(blur_8_q0),
    .def(grp_fu_897_p7),
    .sel(trunc_ln42_reg_1964_pp0_iter36_reg),
    .dout(grp_fu_897_p9)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U31(
    .din0(blur_q0),
    .din1(blur_1_q0),
    .din2(blur_2_q0),
    .def(grp_fu_916_p7),
    .sel(trunc_ln42_reg_1964_pp0_iter36_reg),
    .dout(grp_fu_916_p9)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U32(
    .din0(blur_3_q0),
    .din1(blur_4_q0),
    .din2(blur_5_q0),
    .def(grp_fu_935_p7),
    .sel(trunc_ln42_reg_1964_pp0_iter36_reg),
    .dout(grp_fu_935_p9)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U33(
    .din0(blur_6_q0),
    .din1(blur_7_q0),
    .din2(blur_8_q0),
    .def(grp_fu_954_p7),
    .sel(trunc_ln42_reg_1964_pp0_iter36_reg),
    .dout(grp_fu_954_p9)
);

edge_detect_urem_31ns_3ns_2_35_1 #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_31ns_3ns_2_35_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln41_2_fu_1037_p3),
    .din1(grp_fu_1075_p1),
    .ce(1'b1),
    .dout(grp_fu_1075_p2)
);

edge_detect_urem_31ns_3ns_2_35_1 #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_31ns_3ns_2_35_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln41_fu_1017_p3),
    .din1(grp_fu_1097_p1),
    .ce(1'b1),
    .dout(grp_fu_1097_p2)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U36(
    .din0(grp_fu_802_p9),
    .din1(grp_fu_821_p9),
    .din2(grp_fu_840_p9),
    .def(v_fu_1455_p7),
    .sel(trunc_ln41_reg_1946_pp0_iter36_reg),
    .dout(v_fu_1455_p9)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U37(
    .din0(grp_fu_859_p9),
    .din1(grp_fu_878_p9),
    .din2(grp_fu_897_p9),
    .def(v_1_fu_1478_p7),
    .sel(trunc_ln41_reg_1946_pp0_iter36_reg),
    .dout(v_1_fu_1478_p9)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U38(
    .din0(grp_fu_916_p9),
    .din1(grp_fu_935_p9),
    .din2(grp_fu_954_p9),
    .def(v_2_fu_1497_p7),
    .sel(trunc_ln41_reg_1946_pp0_iter36_reg),
    .dout(v_2_fu_1497_p9)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U39(
    .din0(grp_fu_802_p9),
    .din1(grp_fu_821_p9),
    .din2(grp_fu_840_p9),
    .def(v_3_fu_1520_p7),
    .sel(trunc_ln41_reg_1946_pp0_iter36_reg),
    .dout(v_3_fu_1520_p9)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U40(
    .din0(grp_fu_916_p9),
    .din1(grp_fu_935_p9),
    .din2(grp_fu_954_p9),
    .def(v_4_fu_1543_p7),
    .sel(trunc_ln41_reg_1946_pp0_iter36_reg),
    .dout(v_4_fu_1543_p9)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U41(
    .din0(grp_fu_802_p9),
    .din1(grp_fu_821_p9),
    .din2(grp_fu_840_p9),
    .def(v_5_fu_1566_p7),
    .sel(trunc_ln41_reg_1946_pp0_iter36_reg),
    .dout(v_5_fu_1566_p9)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U42(
    .din0(grp_fu_859_p9),
    .din1(grp_fu_878_p9),
    .din2(grp_fu_897_p9),
    .def(v_6_fu_1589_p7),
    .sel(trunc_ln41_reg_1946_pp0_iter36_reg),
    .dout(v_6_fu_1589_p9)
);

edge_detect_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U43(
    .din0(grp_fu_916_p9),
    .din1(grp_fu_935_p9),
    .din2(grp_fu_954_p9),
    .def(v_7_fu_1608_p7),
    .sel(trunc_ln41_reg_1946_pp0_iter36_reg),
    .dout(v_7_fu_1608_p9)
);

edge_detect_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter37_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            c_1_fu_114 <= 31'd1;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln41_fu_1003_p2 == 1'd0))) begin
            c_1_fu_114 <= add_ln42_fu_1091_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten10_fu_122 <= 63'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln41_fu_1003_p2 == 1'd0))) begin
            indvar_flatten10_fu_122 <= add_ln41_fu_1008_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            r_fu_118 <= 31'd1;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln41_fu_1003_p2 == 1'd0))) begin
            r_fu_118 <= select_ln41_2_fu_1037_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln41_1_reg_1876 <= add_ln41_1_fu_1025_p2;
        add_ln41_2_reg_1881 <= add_ln41_2_fu_1031_p2;
        add_ln42_reg_1898 <= add_ln42_fu_1091_p2;
        add_ln51_1_reg_1893 <= add_ln51_1_fu_1085_p2;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln42_reg_1860 <= icmp_ln42_fu_998_p2;
        select_ln41_2_reg_1886 <= select_ln41_2_fu_1037_p3;
        select_ln41_reg_1869 <= select_ln41_fu_1017_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln42_reg_1898_pp0_iter10_reg <= add_ln42_reg_1898_pp0_iter9_reg;
        add_ln42_reg_1898_pp0_iter11_reg <= add_ln42_reg_1898_pp0_iter10_reg;
        add_ln42_reg_1898_pp0_iter12_reg <= add_ln42_reg_1898_pp0_iter11_reg;
        add_ln42_reg_1898_pp0_iter13_reg <= add_ln42_reg_1898_pp0_iter12_reg;
        add_ln42_reg_1898_pp0_iter14_reg <= add_ln42_reg_1898_pp0_iter13_reg;
        add_ln42_reg_1898_pp0_iter15_reg <= add_ln42_reg_1898_pp0_iter14_reg;
        add_ln42_reg_1898_pp0_iter16_reg <= add_ln42_reg_1898_pp0_iter15_reg;
        add_ln42_reg_1898_pp0_iter17_reg <= add_ln42_reg_1898_pp0_iter16_reg;
        add_ln42_reg_1898_pp0_iter18_reg <= add_ln42_reg_1898_pp0_iter17_reg;
        add_ln42_reg_1898_pp0_iter19_reg <= add_ln42_reg_1898_pp0_iter18_reg;
        add_ln42_reg_1898_pp0_iter20_reg <= add_ln42_reg_1898_pp0_iter19_reg;
        add_ln42_reg_1898_pp0_iter21_reg <= add_ln42_reg_1898_pp0_iter20_reg;
        add_ln42_reg_1898_pp0_iter22_reg <= add_ln42_reg_1898_pp0_iter21_reg;
        add_ln42_reg_1898_pp0_iter23_reg <= add_ln42_reg_1898_pp0_iter22_reg;
        add_ln42_reg_1898_pp0_iter24_reg <= add_ln42_reg_1898_pp0_iter23_reg;
        add_ln42_reg_1898_pp0_iter25_reg <= add_ln42_reg_1898_pp0_iter24_reg;
        add_ln42_reg_1898_pp0_iter26_reg <= add_ln42_reg_1898_pp0_iter25_reg;
        add_ln42_reg_1898_pp0_iter27_reg <= add_ln42_reg_1898_pp0_iter26_reg;
        add_ln42_reg_1898_pp0_iter28_reg <= add_ln42_reg_1898_pp0_iter27_reg;
        add_ln42_reg_1898_pp0_iter29_reg <= add_ln42_reg_1898_pp0_iter28_reg;
        add_ln42_reg_1898_pp0_iter2_reg <= add_ln42_reg_1898;
        add_ln42_reg_1898_pp0_iter30_reg <= add_ln42_reg_1898_pp0_iter29_reg;
        add_ln42_reg_1898_pp0_iter31_reg <= add_ln42_reg_1898_pp0_iter30_reg;
        add_ln42_reg_1898_pp0_iter32_reg <= add_ln42_reg_1898_pp0_iter31_reg;
        add_ln42_reg_1898_pp0_iter33_reg <= add_ln42_reg_1898_pp0_iter32_reg;
        add_ln42_reg_1898_pp0_iter34_reg <= add_ln42_reg_1898_pp0_iter33_reg;
        add_ln42_reg_1898_pp0_iter3_reg <= add_ln42_reg_1898_pp0_iter2_reg;
        add_ln42_reg_1898_pp0_iter4_reg <= add_ln42_reg_1898_pp0_iter3_reg;
        add_ln42_reg_1898_pp0_iter5_reg <= add_ln42_reg_1898_pp0_iter4_reg;
        add_ln42_reg_1898_pp0_iter6_reg <= add_ln42_reg_1898_pp0_iter5_reg;
        add_ln42_reg_1898_pp0_iter7_reg <= add_ln42_reg_1898_pp0_iter6_reg;
        add_ln42_reg_1898_pp0_iter8_reg <= add_ln42_reg_1898_pp0_iter7_reg;
        add_ln42_reg_1898_pp0_iter9_reg <= add_ln42_reg_1898_pp0_iter8_reg;
        add_ln46_1_reg_1940[15 : 6] <= add_ln46_1_fu_1216_p2[15 : 6];
        add_ln46_8_reg_1913[15 : 6] <= add_ln46_8_fu_1162_p2[15 : 6];
        add_ln46_8_reg_1913_pp0_iter10_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter9_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter11_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter10_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter12_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter11_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter13_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter12_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter14_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter13_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter15_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter14_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter16_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter15_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter17_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter16_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter18_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter17_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter19_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter18_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter20_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter19_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter21_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter20_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter22_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter21_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter23_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter22_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter24_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter23_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter25_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter24_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter26_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter25_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter27_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter26_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter28_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter27_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter29_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter28_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter30_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter29_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter31_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter30_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter32_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter31_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter33_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter32_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter34_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter33_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter35_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter34_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter4_reg[15 : 6] <= add_ln46_8_reg_1913[15 : 6];
        add_ln46_8_reg_1913_pp0_iter5_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter4_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter6_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter5_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter7_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter6_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter8_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter7_reg[15 : 6];
        add_ln46_8_reg_1913_pp0_iter9_reg[15 : 6] <= add_ln46_8_reg_1913_pp0_iter8_reg[15 : 6];
        add_ln46_reg_1935 <= add_ln46_fu_1197_p2;
        add_ln47_reg_2371 <= add_ln47_fu_1655_p2;
        add_ln48_reg_2381 <= add_ln48_fu_1701_p2;
        add_ln51_1_reg_1893_pp0_iter10_reg <= add_ln51_1_reg_1893_pp0_iter9_reg;
        add_ln51_1_reg_1893_pp0_iter11_reg <= add_ln51_1_reg_1893_pp0_iter10_reg;
        add_ln51_1_reg_1893_pp0_iter12_reg <= add_ln51_1_reg_1893_pp0_iter11_reg;
        add_ln51_1_reg_1893_pp0_iter13_reg <= add_ln51_1_reg_1893_pp0_iter12_reg;
        add_ln51_1_reg_1893_pp0_iter14_reg <= add_ln51_1_reg_1893_pp0_iter13_reg;
        add_ln51_1_reg_1893_pp0_iter15_reg <= add_ln51_1_reg_1893_pp0_iter14_reg;
        add_ln51_1_reg_1893_pp0_iter16_reg <= add_ln51_1_reg_1893_pp0_iter15_reg;
        add_ln51_1_reg_1893_pp0_iter17_reg <= add_ln51_1_reg_1893_pp0_iter16_reg;
        add_ln51_1_reg_1893_pp0_iter18_reg <= add_ln51_1_reg_1893_pp0_iter17_reg;
        add_ln51_1_reg_1893_pp0_iter19_reg <= add_ln51_1_reg_1893_pp0_iter18_reg;
        add_ln51_1_reg_1893_pp0_iter20_reg <= add_ln51_1_reg_1893_pp0_iter19_reg;
        add_ln51_1_reg_1893_pp0_iter21_reg <= add_ln51_1_reg_1893_pp0_iter20_reg;
        add_ln51_1_reg_1893_pp0_iter22_reg <= add_ln51_1_reg_1893_pp0_iter21_reg;
        add_ln51_1_reg_1893_pp0_iter23_reg <= add_ln51_1_reg_1893_pp0_iter22_reg;
        add_ln51_1_reg_1893_pp0_iter24_reg <= add_ln51_1_reg_1893_pp0_iter23_reg;
        add_ln51_1_reg_1893_pp0_iter25_reg <= add_ln51_1_reg_1893_pp0_iter24_reg;
        add_ln51_1_reg_1893_pp0_iter26_reg <= add_ln51_1_reg_1893_pp0_iter25_reg;
        add_ln51_1_reg_1893_pp0_iter27_reg <= add_ln51_1_reg_1893_pp0_iter26_reg;
        add_ln51_1_reg_1893_pp0_iter28_reg <= add_ln51_1_reg_1893_pp0_iter27_reg;
        add_ln51_1_reg_1893_pp0_iter29_reg <= add_ln51_1_reg_1893_pp0_iter28_reg;
        add_ln51_1_reg_1893_pp0_iter2_reg <= add_ln51_1_reg_1893;
        add_ln51_1_reg_1893_pp0_iter30_reg <= add_ln51_1_reg_1893_pp0_iter29_reg;
        add_ln51_1_reg_1893_pp0_iter31_reg <= add_ln51_1_reg_1893_pp0_iter30_reg;
        add_ln51_1_reg_1893_pp0_iter32_reg <= add_ln51_1_reg_1893_pp0_iter31_reg;
        add_ln51_1_reg_1893_pp0_iter33_reg <= add_ln51_1_reg_1893_pp0_iter32_reg;
        add_ln51_1_reg_1893_pp0_iter34_reg <= add_ln51_1_reg_1893_pp0_iter33_reg;
        add_ln51_1_reg_1893_pp0_iter35_reg <= add_ln51_1_reg_1893_pp0_iter34_reg;
        add_ln51_1_reg_1893_pp0_iter36_reg <= add_ln51_1_reg_1893_pp0_iter35_reg;
        add_ln51_1_reg_1893_pp0_iter37_reg <= add_ln51_1_reg_1893_pp0_iter36_reg;
        add_ln51_1_reg_1893_pp0_iter3_reg <= add_ln51_1_reg_1893_pp0_iter2_reg;
        add_ln51_1_reg_1893_pp0_iter4_reg <= add_ln51_1_reg_1893_pp0_iter3_reg;
        add_ln51_1_reg_1893_pp0_iter5_reg <= add_ln51_1_reg_1893_pp0_iter4_reg;
        add_ln51_1_reg_1893_pp0_iter6_reg <= add_ln51_1_reg_1893_pp0_iter5_reg;
        add_ln51_1_reg_1893_pp0_iter7_reg <= add_ln51_1_reg_1893_pp0_iter6_reg;
        add_ln51_1_reg_1893_pp0_iter8_reg <= add_ln51_1_reg_1893_pp0_iter7_reg;
        add_ln51_1_reg_1893_pp0_iter9_reg <= add_ln51_1_reg_1893_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        empty_reg_1930 <= empty_fu_1192_p2;
        select_ln41_2_reg_1886_pp0_iter10_reg <= select_ln41_2_reg_1886_pp0_iter9_reg;
        select_ln41_2_reg_1886_pp0_iter11_reg <= select_ln41_2_reg_1886_pp0_iter10_reg;
        select_ln41_2_reg_1886_pp0_iter12_reg <= select_ln41_2_reg_1886_pp0_iter11_reg;
        select_ln41_2_reg_1886_pp0_iter13_reg <= select_ln41_2_reg_1886_pp0_iter12_reg;
        select_ln41_2_reg_1886_pp0_iter14_reg <= select_ln41_2_reg_1886_pp0_iter13_reg;
        select_ln41_2_reg_1886_pp0_iter15_reg <= select_ln41_2_reg_1886_pp0_iter14_reg;
        select_ln41_2_reg_1886_pp0_iter16_reg <= select_ln41_2_reg_1886_pp0_iter15_reg;
        select_ln41_2_reg_1886_pp0_iter17_reg <= select_ln41_2_reg_1886_pp0_iter16_reg;
        select_ln41_2_reg_1886_pp0_iter18_reg <= select_ln41_2_reg_1886_pp0_iter17_reg;
        select_ln41_2_reg_1886_pp0_iter19_reg <= select_ln41_2_reg_1886_pp0_iter18_reg;
        select_ln41_2_reg_1886_pp0_iter20_reg <= select_ln41_2_reg_1886_pp0_iter19_reg;
        select_ln41_2_reg_1886_pp0_iter21_reg <= select_ln41_2_reg_1886_pp0_iter20_reg;
        select_ln41_2_reg_1886_pp0_iter22_reg <= select_ln41_2_reg_1886_pp0_iter21_reg;
        select_ln41_2_reg_1886_pp0_iter23_reg <= select_ln41_2_reg_1886_pp0_iter22_reg;
        select_ln41_2_reg_1886_pp0_iter24_reg <= select_ln41_2_reg_1886_pp0_iter23_reg;
        select_ln41_2_reg_1886_pp0_iter25_reg <= select_ln41_2_reg_1886_pp0_iter24_reg;
        select_ln41_2_reg_1886_pp0_iter26_reg <= select_ln41_2_reg_1886_pp0_iter25_reg;
        select_ln41_2_reg_1886_pp0_iter27_reg <= select_ln41_2_reg_1886_pp0_iter26_reg;
        select_ln41_2_reg_1886_pp0_iter28_reg <= select_ln41_2_reg_1886_pp0_iter27_reg;
        select_ln41_2_reg_1886_pp0_iter29_reg <= select_ln41_2_reg_1886_pp0_iter28_reg;
        select_ln41_2_reg_1886_pp0_iter2_reg <= select_ln41_2_reg_1886;
        select_ln41_2_reg_1886_pp0_iter30_reg <= select_ln41_2_reg_1886_pp0_iter29_reg;
        select_ln41_2_reg_1886_pp0_iter31_reg <= select_ln41_2_reg_1886_pp0_iter30_reg;
        select_ln41_2_reg_1886_pp0_iter32_reg <= select_ln41_2_reg_1886_pp0_iter31_reg;
        select_ln41_2_reg_1886_pp0_iter33_reg <= select_ln41_2_reg_1886_pp0_iter32_reg;
        select_ln41_2_reg_1886_pp0_iter3_reg <= select_ln41_2_reg_1886_pp0_iter2_reg;
        select_ln41_2_reg_1886_pp0_iter4_reg <= select_ln41_2_reg_1886_pp0_iter3_reg;
        select_ln41_2_reg_1886_pp0_iter5_reg <= select_ln41_2_reg_1886_pp0_iter4_reg;
        select_ln41_2_reg_1886_pp0_iter6_reg <= select_ln41_2_reg_1886_pp0_iter5_reg;
        select_ln41_2_reg_1886_pp0_iter7_reg <= select_ln41_2_reg_1886_pp0_iter6_reg;
        select_ln41_2_reg_1886_pp0_iter8_reg <= select_ln41_2_reg_1886_pp0_iter7_reg;
        select_ln41_2_reg_1886_pp0_iter9_reg <= select_ln41_2_reg_1886_pp0_iter8_reg;
        select_ln41_reg_1869_pp0_iter10_reg <= select_ln41_reg_1869_pp0_iter9_reg;
        select_ln41_reg_1869_pp0_iter11_reg <= select_ln41_reg_1869_pp0_iter10_reg;
        select_ln41_reg_1869_pp0_iter12_reg <= select_ln41_reg_1869_pp0_iter11_reg;
        select_ln41_reg_1869_pp0_iter13_reg <= select_ln41_reg_1869_pp0_iter12_reg;
        select_ln41_reg_1869_pp0_iter14_reg <= select_ln41_reg_1869_pp0_iter13_reg;
        select_ln41_reg_1869_pp0_iter15_reg <= select_ln41_reg_1869_pp0_iter14_reg;
        select_ln41_reg_1869_pp0_iter16_reg <= select_ln41_reg_1869_pp0_iter15_reg;
        select_ln41_reg_1869_pp0_iter17_reg <= select_ln41_reg_1869_pp0_iter16_reg;
        select_ln41_reg_1869_pp0_iter18_reg <= select_ln41_reg_1869_pp0_iter17_reg;
        select_ln41_reg_1869_pp0_iter19_reg <= select_ln41_reg_1869_pp0_iter18_reg;
        select_ln41_reg_1869_pp0_iter20_reg <= select_ln41_reg_1869_pp0_iter19_reg;
        select_ln41_reg_1869_pp0_iter21_reg <= select_ln41_reg_1869_pp0_iter20_reg;
        select_ln41_reg_1869_pp0_iter22_reg <= select_ln41_reg_1869_pp0_iter21_reg;
        select_ln41_reg_1869_pp0_iter23_reg <= select_ln41_reg_1869_pp0_iter22_reg;
        select_ln41_reg_1869_pp0_iter24_reg <= select_ln41_reg_1869_pp0_iter23_reg;
        select_ln41_reg_1869_pp0_iter25_reg <= select_ln41_reg_1869_pp0_iter24_reg;
        select_ln41_reg_1869_pp0_iter26_reg <= select_ln41_reg_1869_pp0_iter25_reg;
        select_ln41_reg_1869_pp0_iter27_reg <= select_ln41_reg_1869_pp0_iter26_reg;
        select_ln41_reg_1869_pp0_iter28_reg <= select_ln41_reg_1869_pp0_iter27_reg;
        select_ln41_reg_1869_pp0_iter29_reg <= select_ln41_reg_1869_pp0_iter28_reg;
        select_ln41_reg_1869_pp0_iter2_reg <= select_ln41_reg_1869;
        select_ln41_reg_1869_pp0_iter30_reg <= select_ln41_reg_1869_pp0_iter29_reg;
        select_ln41_reg_1869_pp0_iter31_reg <= select_ln41_reg_1869_pp0_iter30_reg;
        select_ln41_reg_1869_pp0_iter32_reg <= select_ln41_reg_1869_pp0_iter31_reg;
        select_ln41_reg_1869_pp0_iter33_reg <= select_ln41_reg_1869_pp0_iter32_reg;
        select_ln41_reg_1869_pp0_iter34_reg <= select_ln41_reg_1869_pp0_iter33_reg;
        select_ln41_reg_1869_pp0_iter3_reg <= select_ln41_reg_1869_pp0_iter2_reg;
        select_ln41_reg_1869_pp0_iter4_reg <= select_ln41_reg_1869_pp0_iter3_reg;
        select_ln41_reg_1869_pp0_iter5_reg <= select_ln41_reg_1869_pp0_iter4_reg;
        select_ln41_reg_1869_pp0_iter6_reg <= select_ln41_reg_1869_pp0_iter5_reg;
        select_ln41_reg_1869_pp0_iter7_reg <= select_ln41_reg_1869_pp0_iter6_reg;
        select_ln41_reg_1869_pp0_iter8_reg <= select_ln41_reg_1869_pp0_iter7_reg;
        select_ln41_reg_1869_pp0_iter9_reg <= select_ln41_reg_1869_pp0_iter8_reg;
        sub_ln47_reg_2366 <= sub_ln47_fu_1631_p2;
        sub_ln48_1_reg_2376 <= sub_ln48_1_fu_1695_p2;
        tmp_30_cast3_reg_1920 <= {{mul_ln41_fu_777_p2[42:33]}};
        tmp_30_cast_reg_1925 <= {{mul_ln41_fu_777_p2[40:33]}};
        tmp_34_cast5_reg_1977 <= {{mul_ln46_fu_787_p2[42:33]}};
        tmp_34_cast_reg_1982 <= {{mul_ln46_fu_787_p2[40:33]}};
        tmp_38_cast6_reg_1903 <= {{mul_ln43_fu_772_p2[42:33]}};
        tmp_38_cast_reg_1908 <= {{mul_ln43_fu_772_p2[40:33]}};
        trunc_ln41_reg_1946 <= trunc_ln41_fu_1222_p1;
        trunc_ln41_reg_1946_pp0_iter36_reg <= trunc_ln41_reg_1946;
        trunc_ln42_reg_1964 <= trunc_ln42_fu_1240_p1;
        trunc_ln42_reg_1964_pp0_iter36_reg <= trunc_ln42_reg_1964;
        udiv_ln1_cast_reg_1958 <= {{mul_ln42_fu_782_p2[48:33]}};
        udiv_ln46_1_cast_reg_1987 <= {{mul_ln46_1_fu_792_p2[48:33]}};
        udiv_ln46_2_cast_reg_1994 <= {{mul_ln46_2_fu_797_p2[48:33]}};
        v_5_reg_2361 <= v_5_fu_1566_p9;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln41_fu_1003_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter37_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) 
    & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_1_address0 = zext_ln46_16_fu_1442_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_1_address0 = zext_ln46_15_fu_1425_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_1_address0 = zext_ln46_14_fu_1408_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_1_address0 = zext_ln46_10_fu_1391_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_1_address0 = zext_ln46_5_fu_1356_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_1_address0 = zext_ln46_9_fu_1374_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_1_address0 = zext_ln46_1_fu_1321_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_1_address0 = zext_ln46_4_fu_1339_p1;
        end else begin
            blur_1_address0 = 'bx;
        end
    end else begin
        blur_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 
    == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)))) begin
        blur_1_ce0 = 1'b1;
    end else begin
        blur_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_2_address0 = zext_ln46_16_fu_1442_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_2_address0 = zext_ln46_15_fu_1425_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_2_address0 = zext_ln46_14_fu_1408_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_2_address0 = zext_ln46_10_fu_1391_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_2_address0 = zext_ln46_5_fu_1356_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_2_address0 = zext_ln46_9_fu_1374_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_2_address0 = zext_ln46_1_fu_1321_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_2_address0 = zext_ln46_4_fu_1339_p1;
        end else begin
            blur_2_address0 = 'bx;
        end
    end else begin
        blur_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 
    == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)))) begin
        blur_2_ce0 = 1'b1;
    end else begin
        blur_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_3_address0 = zext_ln46_16_fu_1442_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_3_address0 = zext_ln46_15_fu_1425_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_3_address0 = zext_ln46_14_fu_1408_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_3_address0 = zext_ln46_10_fu_1391_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_3_address0 = zext_ln46_5_fu_1356_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_3_address0 = zext_ln46_9_fu_1374_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_3_address0 = zext_ln46_1_fu_1321_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_3_address0 = zext_ln46_4_fu_1339_p1;
        end else begin
            blur_3_address0 = 'bx;
        end
    end else begin
        blur_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 
    == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)))) begin
        blur_3_ce0 = 1'b1;
    end else begin
        blur_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_4_address0 = zext_ln46_16_fu_1442_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_4_address0 = zext_ln46_15_fu_1425_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_4_address0 = zext_ln46_14_fu_1408_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_4_address0 = zext_ln46_10_fu_1391_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_4_address0 = zext_ln46_5_fu_1356_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_4_address0 = zext_ln46_9_fu_1374_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_4_address0 = zext_ln46_1_fu_1321_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_4_address0 = zext_ln46_4_fu_1339_p1;
        end else begin
            blur_4_address0 = 'bx;
        end
    end else begin
        blur_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 
    == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)))) begin
        blur_4_ce0 = 1'b1;
    end else begin
        blur_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_5_address0 = zext_ln46_16_fu_1442_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_5_address0 = zext_ln46_15_fu_1425_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_5_address0 = zext_ln46_14_fu_1408_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_5_address0 = zext_ln46_10_fu_1391_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_5_address0 = zext_ln46_5_fu_1356_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_5_address0 = zext_ln46_9_fu_1374_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_5_address0 = zext_ln46_1_fu_1321_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_5_address0 = zext_ln46_4_fu_1339_p1;
        end else begin
            blur_5_address0 = 'bx;
        end
    end else begin
        blur_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 
    == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)))) begin
        blur_5_ce0 = 1'b1;
    end else begin
        blur_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_6_address0 = zext_ln46_16_fu_1442_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_6_address0 = zext_ln46_15_fu_1425_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_6_address0 = zext_ln46_14_fu_1408_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_6_address0 = zext_ln46_10_fu_1391_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_6_address0 = zext_ln46_5_fu_1356_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_6_address0 = zext_ln46_9_fu_1374_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_6_address0 = zext_ln46_1_fu_1321_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_6_address0 = zext_ln46_4_fu_1339_p1;
        end else begin
            blur_6_address0 = 'bx;
        end
    end else begin
        blur_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 
    == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)))) begin
        blur_6_ce0 = 1'b1;
    end else begin
        blur_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_7_address0 = zext_ln46_16_fu_1442_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_7_address0 = zext_ln46_15_fu_1425_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_7_address0 = zext_ln46_14_fu_1408_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_7_address0 = zext_ln46_10_fu_1391_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_7_address0 = zext_ln46_5_fu_1356_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_7_address0 = zext_ln46_9_fu_1374_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_7_address0 = zext_ln46_1_fu_1321_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_7_address0 = zext_ln46_4_fu_1339_p1;
        end else begin
            blur_7_address0 = 'bx;
        end
    end else begin
        blur_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 
    == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)))) begin
        blur_7_ce0 = 1'b1;
    end else begin
        blur_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_8_address0 = zext_ln46_16_fu_1442_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_8_address0 = zext_ln46_15_fu_1425_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_8_address0 = zext_ln46_14_fu_1408_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_8_address0 = zext_ln46_10_fu_1391_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_8_address0 = zext_ln46_5_fu_1356_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_8_address0 = zext_ln46_9_fu_1374_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_8_address0 = zext_ln46_1_fu_1321_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_8_address0 = zext_ln46_4_fu_1339_p1;
        end else begin
            blur_8_address0 = 'bx;
        end
    end else begin
        blur_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 
    == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)))) begin
        blur_8_ce0 = 1'b1;
    end else begin
        blur_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_address0 = zext_ln46_16_fu_1442_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_address0 = zext_ln46_15_fu_1425_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2))) begin
            blur_address0 = zext_ln46_14_fu_1408_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_address0 = zext_ln46_10_fu_1391_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0))) begin
            blur_address0 = zext_ln46_5_fu_1356_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_address0 = zext_ln46_9_fu_1374_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_address0 = zext_ln46_1_fu_1321_p1;
        end else if (((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1))) begin
            blur_address0 = zext_ln46_4_fu_1339_p1;
        end else begin
            blur_address0 = 'bx;
        end
    end else begin
        blur_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd2) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd1) & (trunc_ln41_reg_1946 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)) | ((trunc_ln42_reg_1964 == 2'd0) & (trunc_ln41_reg_1946 
    == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter36 == 1'b1)))) begin
        blur_ce0 = 1'b1;
    end else begin
        blur_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        grad_mag_ce0 = 1'b1;
    end else begin
        grad_mag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter38 == 1'b1))) begin
        grad_mag_we0 = 1'b1;
    end else begin
        grad_mag_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln41_1_fu_1025_p2 = (r_fu_118 + 31'd2);

assign add_ln41_2_fu_1031_p2 = (r_fu_118 + 31'd1);

assign add_ln41_fu_1008_p2 = (indvar_flatten10_fu_122 + 63'd1);

assign add_ln42_fu_1091_p2 = (select_ln41_fu_1017_p3 + 31'd1);

assign add_ln46_10_fu_1421_p2 = (add_ln46_8_reg_1913_pp0_iter35_reg + udiv_ln1_cast_reg_1958);

assign add_ln46_11_fu_1438_p2 = (add_ln46_8_reg_1913_pp0_iter35_reg + udiv_ln46_2_cast_reg_1994);

assign add_ln46_1_fu_1216_p2 = (tmp_26_fu_1202_p3 + tmp_27_fu_1209_p3);

assign add_ln46_2_fu_1310_p2 = (tmp_28_fu_1296_p3 + tmp_29_fu_1303_p3);

assign add_ln46_3_fu_1316_p2 = (add_ln46_2_fu_1310_p2 + udiv_ln1_cast_reg_1958);

assign add_ln46_4_fu_1334_p2 = (add_ln46_2_fu_1310_p2 + udiv_ln46_1_cast_reg_1987);

assign add_ln46_5_fu_1352_p2 = (add_ln46_1_reg_1940 + udiv_ln46_1_cast_reg_1987);

assign add_ln46_6_fu_1369_p2 = (add_ln46_2_fu_1310_p2 + udiv_ln46_2_cast_reg_1994);

assign add_ln46_7_fu_1387_p2 = (add_ln46_1_reg_1940 + udiv_ln46_2_cast_reg_1994);

assign add_ln46_8_fu_1162_p2 = (tmp_30_fu_1148_p3 + tmp_31_fu_1155_p3);

assign add_ln46_9_fu_1404_p2 = (add_ln46_8_reg_1913_pp0_iter35_reg + udiv_ln46_1_cast_reg_1987);

assign add_ln46_fu_1197_p2 = ($signed(select_ln41_reg_1869_pp0_iter33_reg) + $signed(31'd2147483647));

assign add_ln47_fu_1655_p2 = ($signed(sext_ln47_fu_1651_p1) + $signed(zext_ln46_12_fu_1516_p1));

assign add_ln48_1_fu_1735_p2 = ($signed(sub_ln48_1_reg_2376) + $signed(sub_ln47_cast7_fu_1714_p1));

assign add_ln48_fu_1701_p2 = (zext_ln46_11_fu_1585_p1 + zext_ln48_1_fu_1691_p1);

assign add_ln51_1_fu_1085_p2 = (sub_ln51_fu_1069_p2 + trunc_ln51_2_fu_1081_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign empty_fu_1192_p2 = ($signed(select_ln41_2_reg_1886_pp0_iter33_reg) + $signed(31'd2147483647));

assign grad_mag_address0 = zext_ln51_fu_1707_p1;

assign grad_mag_d0 = (select_ln163_fu_1778_p3 + select_ln163_1_fu_1814_p3);

assign grp_fu_1075_p1 = 31'd3;

assign grp_fu_1097_p1 = 31'd3;

assign grp_fu_802_p7 = 'bx;

assign grp_fu_821_p7 = 'bx;

assign grp_fu_840_p7 = 'bx;

assign grp_fu_859_p7 = 'bx;

assign grp_fu_878_p7 = 'bx;

assign grp_fu_897_p7 = 'bx;

assign grp_fu_916_p7 = 'bx;

assign grp_fu_935_p7 = 'bx;

assign grp_fu_954_p7 = 'bx;

assign gx_fu_1722_p2 = ($signed(sub_ln47_1_fu_1717_p2) + $signed(sub_ln47_cast7_fu_1714_p1));

assign gy_fu_1740_p2 = (add_ln48_1_fu_1735_p2 + zext_ln48_2_fu_1732_p1);

assign icmp_ln41_fu_1003_p2 = ((indvar_flatten10_fu_122 == mul_ln27) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_998_p2 = (($signed(zext_ln42_fu_994_p1) < $signed(add_ln27)) ? 1'b1 : 1'b0);

assign mul_ln41_fu_777_p0 = mul_ln41_fu_777_p00;

assign mul_ln41_fu_777_p00 = select_ln41_2_reg_1886_pp0_iter33_reg;

assign mul_ln41_fu_777_p1 = 63'd2863311531;

assign mul_ln42_fu_782_p0 = mul_ln42_fu_782_p00;

assign mul_ln42_fu_782_p00 = select_ln41_reg_1869_pp0_iter34_reg;

assign mul_ln42_fu_782_p1 = 63'd2863311531;

assign mul_ln43_fu_772_p0 = mul_ln43_fu_772_p00;

assign mul_ln43_fu_772_p00 = select_ln41_1_fu_1118_p3;

assign mul_ln43_fu_772_p1 = 63'd2863311531;

assign mul_ln46_1_fu_792_p0 = mul_ln46_1_fu_792_p00;

assign mul_ln46_1_fu_792_p00 = add_ln46_reg_1935;

assign mul_ln46_1_fu_792_p1 = 63'd2863311531;

assign mul_ln46_2_fu_797_p0 = mul_ln46_2_fu_797_p00;

assign mul_ln46_2_fu_797_p00 = add_ln42_reg_1898_pp0_iter34_reg;

assign mul_ln46_2_fu_797_p1 = 63'd2863311531;

assign mul_ln46_fu_787_p0 = mul_ln46_fu_787_p00;

assign mul_ln46_fu_787_p00 = empty_reg_1930;

assign mul_ln46_fu_787_p1 = 63'd2863311531;

assign select_ln163_1_fu_1814_p3 = ((tmp_34_fu_1806_p3[0:0] == 1'b1) ? xs_1_fu_1796_p4 : sext_ln43_fu_1746_p1);

assign select_ln163_fu_1778_p3 = ((tmp_fu_1770_p3[0:0] == 1'b1) ? xs_fu_1760_p4 : sext_ln48_1_fu_1728_p1);

assign select_ln41_1_fu_1118_p3 = ((icmp_ln42_reg_1860[0:0] == 1'b1) ? add_ln41_2_reg_1881 : add_ln41_1_reg_1876);

assign select_ln41_2_fu_1037_p3 = ((icmp_ln42_fu_998_p2[0:0] == 1'b1) ? r_fu_118 : add_ln41_2_fu_1031_p2);

assign select_ln41_fu_1017_p3 = ((icmp_ln42_fu_998_p2[0:0] == 1'b1) ? c_1_fu_114 : 31'd1);

assign sext_ln162_1_fu_1756_p1 = $signed(sub_ln161_fu_1750_p2);

assign sext_ln162_fu_1792_p1 = $signed(sub_ln161_1_fu_1786_p2);

assign sext_ln43_fu_1746_p1 = gy_fu_1740_p2;

assign sext_ln47_fu_1651_p1 = $signed(tmp_32_fu_1643_p3);

assign sext_ln48_1_fu_1728_p1 = gx_fu_1722_p2;

assign sext_ln48_fu_1679_p1 = $signed(sub_ln48_fu_1673_p2);

assign shl_ln1_fu_1683_p3 = {{v_6_fu_1589_p9}, {1'd0}};

assign shl_ln48_1_fu_1661_p3 = {{v_1_fu_1478_p9}, {1'd0}};

assign sub_ln161_1_fu_1786_p2 = ($signed(11'd0) - $signed(gy_fu_1740_p2));

assign sub_ln161_fu_1750_p2 = ($signed(11'd0) - $signed(gx_fu_1722_p2));

assign sub_ln47_1_fu_1717_p2 = (add_ln47_reg_2371 - zext_ln46_17_fu_1711_p1);

assign sub_ln47_cast7_fu_1714_p1 = $signed(sub_ln47_reg_2366);

assign sub_ln47_fu_1631_p2 = (zext_ln46_13_fu_1627_p1 - zext_ln46_2_fu_1474_p1);

assign sub_ln48_1_fu_1695_p2 = ($signed(sext_ln48_fu_1679_p1) - $signed(zext_ln46_12_fu_1516_p1));

assign sub_ln48_fu_1673_p2 = (10'd0 - zext_ln48_fu_1669_p1);

assign sub_ln51_fu_1069_p2 = (tmp_24_fu_1053_p3 - tmp_25_fu_1061_p3);

assign tmp65_fu_1637_p2 = (zext_ln46_8_fu_1562_p1 - zext_ln46_7_fu_1539_p1);

assign tmp_24_fu_1053_p3 = {{trunc_ln51_1_fu_1049_p1}, {10'd0}};

assign tmp_25_fu_1061_p3 = {{trunc_ln51_fu_1045_p1}, {6'd0}};

assign tmp_26_fu_1202_p3 = {{tmp_30_cast_reg_1925}, {8'd0}};

assign tmp_27_fu_1209_p3 = {{tmp_30_cast3_reg_1920}, {6'd0}};

assign tmp_28_fu_1296_p3 = {{tmp_34_cast_reg_1982}, {8'd0}};

assign tmp_29_fu_1303_p3 = {{tmp_34_cast5_reg_1977}, {6'd0}};

assign tmp_30_fu_1148_p3 = {{tmp_38_cast_reg_1908}, {8'd0}};

assign tmp_31_fu_1155_p3 = {{tmp_38_cast6_reg_1903}, {6'd0}};

assign tmp_32_fu_1643_p3 = {{tmp65_fu_1637_p2}, {1'd0}};

assign tmp_34_fu_1806_p3 = gy_fu_1740_p2[32'd10];

assign tmp_fu_1770_p3 = sext_ln48_1_fu_1728_p1[32'd31];

assign trunc_ln41_fu_1222_p1 = grp_fu_1075_p2[1:0];

assign trunc_ln42_fu_1240_p1 = grp_fu_1097_p2[1:0];

assign trunc_ln51_1_fu_1049_p1 = select_ln41_2_fu_1037_p3[8:0];

assign trunc_ln51_2_fu_1081_p1 = select_ln41_fu_1017_p3[18:0];

assign trunc_ln51_fu_1045_p1 = select_ln41_2_fu_1037_p3[12:0];

assign v_1_fu_1478_p7 = 'bx;

assign v_2_fu_1497_p7 = 'bx;

assign v_3_fu_1520_p7 = 'bx;

assign v_4_fu_1543_p7 = 'bx;

assign v_5_fu_1566_p7 = 'bx;

assign v_6_fu_1589_p7 = 'bx;

assign v_7_fu_1608_p7 = 'bx;

assign v_fu_1455_p7 = 'bx;

assign xs_1_fu_1796_p4 = {|(1'd0), sext_ln162_fu_1792_p1[31 - 1:0]};

assign xs_fu_1760_p4 = {|(1'd0), sext_ln162_1_fu_1756_p1[31 - 1:0]};

assign zext_ln42_fu_994_p1 = c_1_fu_114;

assign zext_ln46_10_fu_1391_p1 = add_ln46_7_fu_1387_p2;

assign zext_ln46_11_fu_1585_p1 = v_5_fu_1566_p9;

assign zext_ln46_12_fu_1516_p1 = v_2_fu_1497_p9;

assign zext_ln46_13_fu_1627_p1 = v_7_fu_1608_p9;

assign zext_ln46_14_fu_1408_p1 = add_ln46_9_fu_1404_p2;

assign zext_ln46_15_fu_1425_p1 = add_ln46_10_fu_1421_p2;

assign zext_ln46_16_fu_1442_p1 = add_ln46_11_fu_1438_p2;

assign zext_ln46_17_fu_1711_p1 = v_5_reg_2361;

assign zext_ln46_1_fu_1321_p1 = add_ln46_3_fu_1316_p2;

assign zext_ln46_2_fu_1474_p1 = v_fu_1455_p9;

assign zext_ln46_4_fu_1339_p1 = add_ln46_4_fu_1334_p2;

assign zext_ln46_5_fu_1356_p1 = add_ln46_5_fu_1352_p2;

assign zext_ln46_7_fu_1539_p1 = v_3_fu_1520_p9;

assign zext_ln46_8_fu_1562_p1 = v_4_fu_1543_p9;

assign zext_ln46_9_fu_1374_p1 = add_ln46_6_fu_1369_p2;

assign zext_ln48_1_fu_1691_p1 = shl_ln1_fu_1683_p3;

assign zext_ln48_2_fu_1732_p1 = add_ln48_reg_2381;

assign zext_ln48_fu_1669_p1 = shl_ln48_1_fu_1661_p3;

assign zext_ln51_fu_1707_p1 = add_ln51_1_reg_1893_pp0_iter37_reg;

always @ (posedge ap_clk) begin
    add_ln46_8_reg_1913[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter4_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter5_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter6_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter7_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter8_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter9_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter10_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter11_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter12_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter13_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter14_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter15_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter16_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter17_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter18_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter19_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter20_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter21_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter22_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter23_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter24_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter25_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter26_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter27_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter28_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter29_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter30_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter31_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter32_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter33_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter34_reg[5:0] <= 6'b000000;
    add_ln46_8_reg_1913_pp0_iter35_reg[5:0] <= 6'b000000;
    add_ln46_1_reg_1940[5:0] <= 6'b000000;
end

endmodule //edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4
