\doxysection{Inc/stm32\+\_\+ub\+\_\+vga\+\_\+screen.h File Reference}
\label{stm32__ub__vga__screen_8h}\index{Inc/stm32\_ub\_vga\_screen.h@{Inc/stm32\_ub\_vga\_screen.h}}
{\ttfamily \#include "{}stm32f4xx.\+h"{}}\newline
{\ttfamily \#include "{}stm32f4xx\+\_\+gpio.\+h"{}}\newline
{\ttfamily \#include "{}stm32f4xx\+\_\+rcc.\+h"{}}\newline
{\ttfamily \#include "{}stm32f4xx\+\_\+tim.\+h"{}}\newline
{\ttfamily \#include "{}misc.\+h"{}}\newline
{\ttfamily \#include "{}stm32f4xx\+\_\+dma.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ VGA\+\_\+t}
\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ VGA\+\_\+\+COL\+\_\+\+BLACK}~0x00
\item 
\#define \textbf{ VGA\+\_\+\+COL\+\_\+\+MAGENTA}~0x\+E3
\item 
\#define \textbf{ VGA\+\_\+\+COL\+\_\+\+LIGHT\+\_\+\+MAGENTA}~0x\+EB
\item 
\#define \textbf{ VGA\+\_\+\+COL\+\_\+\+BLUE}~0x03
\item 
\#define \textbf{ VGA\+\_\+\+COL\+\_\+\+LIGHT\+\_\+\+BLUE}~0x0B
\item 
\#define \textbf{ VGA\+\_\+\+COL\+\_\+\+CYAN}~0x1A
\item 
\#define \textbf{ VGA\+\_\+\+COL\+\_\+\+LIGHT\+\_\+\+CYAN}~0x1F
\item 
\#define \textbf{ VGA\+\_\+\+COL\+\_\+\+GREEN}~0x1C
\item 
\#define \textbf{ VGA\+\_\+\+COL\+\_\+\+LIGHT\+\_\+\+GREEN}~0x1D
\item 
\#define \textbf{ VGA\+\_\+\+COL\+\_\+\+YELLOW}~0x\+FC
\item 
\#define \textbf{ VGA\+\_\+\+COL\+\_\+\+RED}~0x\+E0
\item 
\#define \textbf{ VGA\+\_\+\+COL\+\_\+\+LIGHT\+\_\+\+RED}~0x\+E4
\item 
\#define \textbf{ VGA\+\_\+\+COL\+\_\+\+BROWN}~0x\+AD
\item 
\#define \textbf{ VGA\+\_\+\+COL\+\_\+\+GREY}~0x05
\item 
\#define \textbf{ VGA\+\_\+\+COL\+\_\+\+WHITE}~0x\+FF
\item 
\#define \textbf{ VGA\+\_\+\+DISPLAY\+\_\+X}~320
\item 
\#define \textbf{ VGA\+\_\+\+DISPLAY\+\_\+Y}~240
\item 
\#define \textbf{ VGA\+\_\+\+TIM1\+\_\+\+PERIODE}~11
\item 
\#define \textbf{ VGA\+\_\+\+TIM1\+\_\+\+PRESCALE}~0
\item 
\#define \textbf{ VGA\+\_\+\+TIM2\+\_\+\+HSYNC\+\_\+\+PERIODE}~2667
\item 
\#define \textbf{ VGA\+\_\+\+TIM2\+\_\+\+HSYNC\+\_\+\+PRESCALE}~0
\item 
\#define \textbf{ VGA\+\_\+\+TIM2\+\_\+\+HSYNC\+\_\+\+IMP}~320
\item 
\#define \textbf{ VGA\+\_\+\+TIM2\+\_\+\+HTRIGGER\+\_\+\+START}~480
\item 
\#define \textbf{ VGA\+\_\+\+TIM2\+\_\+\+DMA\+\_\+\+DELAY}~60
\item 
\#define \textbf{ VGA\+\_\+\+VSYNC\+\_\+\+PERIODE}~525
\item 
\#define \textbf{ VGA\+\_\+\+VSYNC\+\_\+\+IMP}~2
\item 
\#define \textbf{ VGA\+\_\+\+VSYNC\+\_\+\+BILD\+\_\+\+START}~36
\item 
\#define \textbf{ VGA\+\_\+\+VSYNC\+\_\+\+BILD\+\_\+\+STOP}~514
\item 
\#define \textbf{ RAM\+\_\+\+SIZE}~(\textbf{ VGA\+\_\+\+DISPLAY\+\_\+X}+1)$\ast$\textbf{ VGA\+\_\+\+DISPLAY\+\_\+Y}
\item 
\#define \textbf{ VGA\+\_\+\+GPIOE\+\_\+\+BASE\+\_\+\+ADR}~((uint32\+\_\+t)0x40021000)
\item 
\#define \textbf{ VGA\+\_\+\+GPIO\+\_\+\+ODR\+\_\+\+OFFSET}~((uint32\+\_\+t)0x00000014)
\item 
\#define \textbf{ VGA\+\_\+\+GPIO\+\_\+\+BYTE\+\_\+\+OFFSET}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ VGA\+\_\+\+GPIOE\+\_\+\+ODR\+\_\+\+ADDRESS}~(\textbf{ VGA\+\_\+\+GPIOE\+\_\+\+BASE\+\_\+\+ADR} $\vert$ \textbf{ VGA\+\_\+\+GPIO\+\_\+\+ODR\+\_\+\+OFFSET} $\vert$ \textbf{ VGA\+\_\+\+GPIO\+\_\+\+BYTE\+\_\+\+OFFSET})
\item 
\#define \textbf{ VGA\+\_\+\+GPIO\+\_\+\+HINIBBLE}~((uint16\+\_\+t)0x\+FF00)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ UB\+\_\+\+VGA\+\_\+\+Screen\+\_\+\+Init} (void)
\item 
void \textbf{ UB\+\_\+\+VGA\+\_\+\+Fill\+Screen} (uint8\+\_\+t color)
\item 
void \textbf{ UB\+\_\+\+VGA\+\_\+\+Set\+Pixel} (uint16\+\_\+t xp, uint16\+\_\+t yp, uint8\+\_\+t color)
\end{DoxyCompactItemize}
\doxysubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\textbf{ VGA\+\_\+t} \textbf{ VGA}
\item 
uint8\+\_\+t \textbf{ VGA\+\_\+\+RAM1} [(\textbf{ VGA\+\_\+\+DISPLAY\+\_\+X}+1) $\ast$\textbf{ VGA\+\_\+\+DISPLAY\+\_\+Y}]
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\label{stm32__ub__vga__screen_8h_ab82dd208a7e716e09a3f8c229bfe78d7} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!RAM\_SIZE@{RAM\_SIZE}}
\index{RAM\_SIZE@{RAM\_SIZE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{RAM\_SIZE}
{\footnotesize\ttfamily \#define RAM\+\_\+\+SIZE~(\textbf{ VGA\+\_\+\+DISPLAY\+\_\+X}+1)$\ast$\textbf{ VGA\+\_\+\+DISPLAY\+\_\+Y}}

\label{stm32__ub__vga__screen_8h_a9fee0c95dea1cdd3eeb3605ece528a8a} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_BLACK@{VGA\_COL\_BLACK}}
\index{VGA\_COL\_BLACK@{VGA\_COL\_BLACK}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_COL\_BLACK}
{\footnotesize\ttfamily \#define VGA\+\_\+\+COL\+\_\+\+BLACK~0x00}

\label{stm32__ub__vga__screen_8h_a9314f832988df57045bf9790f18de6fa} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_BLUE@{VGA\_COL\_BLUE}}
\index{VGA\_COL\_BLUE@{VGA\_COL\_BLUE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_COL\_BLUE}
{\footnotesize\ttfamily \#define VGA\+\_\+\+COL\+\_\+\+BLUE~0x03}

\label{stm32__ub__vga__screen_8h_a5c55e697abe70bd280e9ce5059ff6370} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_BROWN@{VGA\_COL\_BROWN}}
\index{VGA\_COL\_BROWN@{VGA\_COL\_BROWN}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_COL\_BROWN}
{\footnotesize\ttfamily \#define VGA\+\_\+\+COL\+\_\+\+BROWN~0x\+AD}

\label{stm32__ub__vga__screen_8h_a39a87dbbf6639be1a1312dbe9229c4a8} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_CYAN@{VGA\_COL\_CYAN}}
\index{VGA\_COL\_CYAN@{VGA\_COL\_CYAN}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_COL\_CYAN}
{\footnotesize\ttfamily \#define VGA\+\_\+\+COL\+\_\+\+CYAN~0x1A}

\label{stm32__ub__vga__screen_8h_acd643373461ea57a495e8403ba41eab7} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_GREEN@{VGA\_COL\_GREEN}}
\index{VGA\_COL\_GREEN@{VGA\_COL\_GREEN}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_COL\_GREEN}
{\footnotesize\ttfamily \#define VGA\+\_\+\+COL\+\_\+\+GREEN~0x1C}

\label{stm32__ub__vga__screen_8h_a72937c60344a81980136265c045a6fd3} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_GREY@{VGA\_COL\_GREY}}
\index{VGA\_COL\_GREY@{VGA\_COL\_GREY}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_COL\_GREY}
{\footnotesize\ttfamily \#define VGA\+\_\+\+COL\+\_\+\+GREY~0x05}

\label{stm32__ub__vga__screen_8h_a28ba4fa390cd2588f7eda1cb00d251ce} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_LIGHT\_BLUE@{VGA\_COL\_LIGHT\_BLUE}}
\index{VGA\_COL\_LIGHT\_BLUE@{VGA\_COL\_LIGHT\_BLUE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_COL\_LIGHT\_BLUE}
{\footnotesize\ttfamily \#define VGA\+\_\+\+COL\+\_\+\+LIGHT\+\_\+\+BLUE~0x0B}

\label{stm32__ub__vga__screen_8h_af1696722e55ba25438cec5c53d2eddb3} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_LIGHT\_CYAN@{VGA\_COL\_LIGHT\_CYAN}}
\index{VGA\_COL\_LIGHT\_CYAN@{VGA\_COL\_LIGHT\_CYAN}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_COL\_LIGHT\_CYAN}
{\footnotesize\ttfamily \#define VGA\+\_\+\+COL\+\_\+\+LIGHT\+\_\+\+CYAN~0x1F}

\label{stm32__ub__vga__screen_8h_adb3602cba63f07477507c54a540d52a9} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_LIGHT\_GREEN@{VGA\_COL\_LIGHT\_GREEN}}
\index{VGA\_COL\_LIGHT\_GREEN@{VGA\_COL\_LIGHT\_GREEN}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_COL\_LIGHT\_GREEN}
{\footnotesize\ttfamily \#define VGA\+\_\+\+COL\+\_\+\+LIGHT\+\_\+\+GREEN~0x1D}

\label{stm32__ub__vga__screen_8h_ae34663271c91b95a34d721a24e0f1c1e} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_LIGHT\_MAGENTA@{VGA\_COL\_LIGHT\_MAGENTA}}
\index{VGA\_COL\_LIGHT\_MAGENTA@{VGA\_COL\_LIGHT\_MAGENTA}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_COL\_LIGHT\_MAGENTA}
{\footnotesize\ttfamily \#define VGA\+\_\+\+COL\+\_\+\+LIGHT\+\_\+\+MAGENTA~0x\+EB}

\label{stm32__ub__vga__screen_8h_ae6a3ce91f16bab22b2c56fd41dccf1ea} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_LIGHT\_RED@{VGA\_COL\_LIGHT\_RED}}
\index{VGA\_COL\_LIGHT\_RED@{VGA\_COL\_LIGHT\_RED}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_COL\_LIGHT\_RED}
{\footnotesize\ttfamily \#define VGA\+\_\+\+COL\+\_\+\+LIGHT\+\_\+\+RED~0x\+E4}

\label{stm32__ub__vga__screen_8h_a9498759c02ab7d643c9af53a70d15ad5} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_MAGENTA@{VGA\_COL\_MAGENTA}}
\index{VGA\_COL\_MAGENTA@{VGA\_COL\_MAGENTA}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_COL\_MAGENTA}
{\footnotesize\ttfamily \#define VGA\+\_\+\+COL\+\_\+\+MAGENTA~0x\+E3}

\label{stm32__ub__vga__screen_8h_a790cc430619a64faf356c303f8bdd3d4} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_RED@{VGA\_COL\_RED}}
\index{VGA\_COL\_RED@{VGA\_COL\_RED}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_COL\_RED}
{\footnotesize\ttfamily \#define VGA\+\_\+\+COL\+\_\+\+RED~0x\+E0}

\label{stm32__ub__vga__screen_8h_a2ad592a88539ed90dd1fe6c33648a13b} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_WHITE@{VGA\_COL\_WHITE}}
\index{VGA\_COL\_WHITE@{VGA\_COL\_WHITE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_COL\_WHITE}
{\footnotesize\ttfamily \#define VGA\+\_\+\+COL\+\_\+\+WHITE~0x\+FF}

\label{stm32__ub__vga__screen_8h_a76575b7810719497e2b15a6709c1b6f0} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_COL\_YELLOW@{VGA\_COL\_YELLOW}}
\index{VGA\_COL\_YELLOW@{VGA\_COL\_YELLOW}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_COL\_YELLOW}
{\footnotesize\ttfamily \#define VGA\+\_\+\+COL\+\_\+\+YELLOW~0x\+FC}

\label{stm32__ub__vga__screen_8h_ace7f348dc91111917772d3e19f8821d3} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_DISPLAY\_X@{VGA\_DISPLAY\_X}}
\index{VGA\_DISPLAY\_X@{VGA\_DISPLAY\_X}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_DISPLAY\_X}
{\footnotesize\ttfamily \#define VGA\+\_\+\+DISPLAY\+\_\+X~320}

\label{stm32__ub__vga__screen_8h_a9c3e46882b624fe1887d0ec6171d771b} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_DISPLAY\_Y@{VGA\_DISPLAY\_Y}}
\index{VGA\_DISPLAY\_Y@{VGA\_DISPLAY\_Y}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_DISPLAY\_Y}
{\footnotesize\ttfamily \#define VGA\+\_\+\+DISPLAY\+\_\+Y~240}

\label{stm32__ub__vga__screen_8h_ac3336e31bfbbd8199e506f39164a19eb} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_GPIO\_BYTE\_OFFSET@{VGA\_GPIO\_BYTE\_OFFSET}}
\index{VGA\_GPIO\_BYTE\_OFFSET@{VGA\_GPIO\_BYTE\_OFFSET}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_GPIO\_BYTE\_OFFSET}
{\footnotesize\ttfamily \#define VGA\+\_\+\+GPIO\+\_\+\+BYTE\+\_\+\+OFFSET~((uint32\+\_\+t)0x00000001)}

\label{stm32__ub__vga__screen_8h_a114dc879235023dc8e6f360a6f487a6b} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_GPIO\_HINIBBLE@{VGA\_GPIO\_HINIBBLE}}
\index{VGA\_GPIO\_HINIBBLE@{VGA\_GPIO\_HINIBBLE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_GPIO\_HINIBBLE}
{\footnotesize\ttfamily \#define VGA\+\_\+\+GPIO\+\_\+\+HINIBBLE~((uint16\+\_\+t)0x\+FF00)}

\label{stm32__ub__vga__screen_8h_af70daf7e1e57589c259536efc1187d6c} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_GPIO\_ODR\_OFFSET@{VGA\_GPIO\_ODR\_OFFSET}}
\index{VGA\_GPIO\_ODR\_OFFSET@{VGA\_GPIO\_ODR\_OFFSET}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_GPIO\_ODR\_OFFSET}
{\footnotesize\ttfamily \#define VGA\+\_\+\+GPIO\+\_\+\+ODR\+\_\+\+OFFSET~((uint32\+\_\+t)0x00000014)}

\label{stm32__ub__vga__screen_8h_a758dadcf25d5a3b26f4791e9a332f1bb} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_GPIOE\_BASE\_ADR@{VGA\_GPIOE\_BASE\_ADR}}
\index{VGA\_GPIOE\_BASE\_ADR@{VGA\_GPIOE\_BASE\_ADR}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_GPIOE\_BASE\_ADR}
{\footnotesize\ttfamily \#define VGA\+\_\+\+GPIOE\+\_\+\+BASE\+\_\+\+ADR~((uint32\+\_\+t)0x40021000)}

\label{stm32__ub__vga__screen_8h_a2fb72da69dd330b1ebbff2b8550d1db2} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_GPIOE\_ODR\_ADDRESS@{VGA\_GPIOE\_ODR\_ADDRESS}}
\index{VGA\_GPIOE\_ODR\_ADDRESS@{VGA\_GPIOE\_ODR\_ADDRESS}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_GPIOE\_ODR\_ADDRESS}
{\footnotesize\ttfamily \#define VGA\+\_\+\+GPIOE\+\_\+\+ODR\+\_\+\+ADDRESS~(\textbf{ VGA\+\_\+\+GPIOE\+\_\+\+BASE\+\_\+\+ADR} $\vert$ \textbf{ VGA\+\_\+\+GPIO\+\_\+\+ODR\+\_\+\+OFFSET} $\vert$ \textbf{ VGA\+\_\+\+GPIO\+\_\+\+BYTE\+\_\+\+OFFSET})}

\label{stm32__ub__vga__screen_8h_a9934465d996215f7e3a39f574116cd16} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_TIM1\_PERIODE@{VGA\_TIM1\_PERIODE}}
\index{VGA\_TIM1\_PERIODE@{VGA\_TIM1\_PERIODE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_TIM1\_PERIODE}
{\footnotesize\ttfamily \#define VGA\+\_\+\+TIM1\+\_\+\+PERIODE~11}

\label{stm32__ub__vga__screen_8h_ab20ff576649ab2c78f0f87b758c2705b} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_TIM1\_PRESCALE@{VGA\_TIM1\_PRESCALE}}
\index{VGA\_TIM1\_PRESCALE@{VGA\_TIM1\_PRESCALE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_TIM1\_PRESCALE}
{\footnotesize\ttfamily \#define VGA\+\_\+\+TIM1\+\_\+\+PRESCALE~0}

\label{stm32__ub__vga__screen_8h_ae0447f6b6430a8c09536288b2b01abb4} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_TIM2\_DMA\_DELAY@{VGA\_TIM2\_DMA\_DELAY}}
\index{VGA\_TIM2\_DMA\_DELAY@{VGA\_TIM2\_DMA\_DELAY}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_TIM2\_DMA\_DELAY}
{\footnotesize\ttfamily \#define VGA\+\_\+\+TIM2\+\_\+\+DMA\+\_\+\+DELAY~60}

\label{stm32__ub__vga__screen_8h_ad3ef518a75a4d574f2a36ce343157676} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_TIM2\_HSYNC\_IMP@{VGA\_TIM2\_HSYNC\_IMP}}
\index{VGA\_TIM2\_HSYNC\_IMP@{VGA\_TIM2\_HSYNC\_IMP}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_TIM2\_HSYNC\_IMP}
{\footnotesize\ttfamily \#define VGA\+\_\+\+TIM2\+\_\+\+HSYNC\+\_\+\+IMP~320}

\label{stm32__ub__vga__screen_8h_a6781ff356015bb423813eb349582faa3} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_TIM2\_HSYNC\_PERIODE@{VGA\_TIM2\_HSYNC\_PERIODE}}
\index{VGA\_TIM2\_HSYNC\_PERIODE@{VGA\_TIM2\_HSYNC\_PERIODE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_TIM2\_HSYNC\_PERIODE}
{\footnotesize\ttfamily \#define VGA\+\_\+\+TIM2\+\_\+\+HSYNC\+\_\+\+PERIODE~2667}

\label{stm32__ub__vga__screen_8h_ae0124ad9d53b4c2af5902820421aea02} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_TIM2\_HSYNC\_PRESCALE@{VGA\_TIM2\_HSYNC\_PRESCALE}}
\index{VGA\_TIM2\_HSYNC\_PRESCALE@{VGA\_TIM2\_HSYNC\_PRESCALE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_TIM2\_HSYNC\_PRESCALE}
{\footnotesize\ttfamily \#define VGA\+\_\+\+TIM2\+\_\+\+HSYNC\+\_\+\+PRESCALE~0}

\label{stm32__ub__vga__screen_8h_a5dabd74236cb9b42d94ccc7435176d40} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_TIM2\_HTRIGGER\_START@{VGA\_TIM2\_HTRIGGER\_START}}
\index{VGA\_TIM2\_HTRIGGER\_START@{VGA\_TIM2\_HTRIGGER\_START}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_TIM2\_HTRIGGER\_START}
{\footnotesize\ttfamily \#define VGA\+\_\+\+TIM2\+\_\+\+HTRIGGER\+\_\+\+START~480}

\label{stm32__ub__vga__screen_8h_a1bf220647b6ad6187cc358cbffbb74fc} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_VSYNC\_BILD\_START@{VGA\_VSYNC\_BILD\_START}}
\index{VGA\_VSYNC\_BILD\_START@{VGA\_VSYNC\_BILD\_START}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_VSYNC\_BILD\_START}
{\footnotesize\ttfamily \#define VGA\+\_\+\+VSYNC\+\_\+\+BILD\+\_\+\+START~36}

\label{stm32__ub__vga__screen_8h_abf14fb3313d4de9367100e2dcddcd39f} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_VSYNC\_BILD\_STOP@{VGA\_VSYNC\_BILD\_STOP}}
\index{VGA\_VSYNC\_BILD\_STOP@{VGA\_VSYNC\_BILD\_STOP}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_VSYNC\_BILD\_STOP}
{\footnotesize\ttfamily \#define VGA\+\_\+\+VSYNC\+\_\+\+BILD\+\_\+\+STOP~514}

\label{stm32__ub__vga__screen_8h_ad3c951f66600690235db2c93e74bc82f} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_VSYNC\_IMP@{VGA\_VSYNC\_IMP}}
\index{VGA\_VSYNC\_IMP@{VGA\_VSYNC\_IMP}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_VSYNC\_IMP}
{\footnotesize\ttfamily \#define VGA\+\_\+\+VSYNC\+\_\+\+IMP~2}

\label{stm32__ub__vga__screen_8h_a73e729af6a6a2eb20ef3804cf794e4bd} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_VSYNC\_PERIODE@{VGA\_VSYNC\_PERIODE}}
\index{VGA\_VSYNC\_PERIODE@{VGA\_VSYNC\_PERIODE}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_VSYNC\_PERIODE}
{\footnotesize\ttfamily \#define VGA\+\_\+\+VSYNC\+\_\+\+PERIODE~525}



\doxysubsection{Function Documentation}
\label{stm32__ub__vga__screen_8h_a8afc87fd0f1737d58c7ee92629be9c92} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!UB\_VGA\_FillScreen@{UB\_VGA\_FillScreen}}
\index{UB\_VGA\_FillScreen@{UB\_VGA\_FillScreen}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{UB\_VGA\_FillScreen()}
{\footnotesize\ttfamily void UB\+\_\+\+VGA\+\_\+\+Fill\+Screen (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{color }\end{DoxyParamCaption})}

\label{stm32__ub__vga__screen_8h_aa63128722f952ece5176141e8a99b6c1} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!UB\_VGA\_Screen\_Init@{UB\_VGA\_Screen\_Init}}
\index{UB\_VGA\_Screen\_Init@{UB\_VGA\_Screen\_Init}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{UB\_VGA\_Screen\_Init()}
{\footnotesize\ttfamily void UB\+\_\+\+VGA\+\_\+\+Screen\+\_\+\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

\label{stm32__ub__vga__screen_8h_a1fd52b52c87572b4bfad9637ec34e621} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!UB\_VGA\_SetPixel@{UB\_VGA\_SetPixel}}
\index{UB\_VGA\_SetPixel@{UB\_VGA\_SetPixel}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{UB\_VGA\_SetPixel()}
{\footnotesize\ttfamily void UB\+\_\+\+VGA\+\_\+\+Set\+Pixel (\begin{DoxyParamCaption}\item[{uint16\+\_\+t}]{xp,  }\item[{uint16\+\_\+t}]{yp,  }\item[{uint8\+\_\+t}]{color }\end{DoxyParamCaption})}



\doxysubsection{Variable Documentation}
\label{stm32__ub__vga__screen_8h_a0642526bfd4eb59d888572150ee3032a} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA@{VGA}}
\index{VGA@{VGA}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA}
{\footnotesize\ttfamily \textbf{ VGA\+\_\+t} VGA\hspace{0.3cm}{\ttfamily [extern]}}

\label{stm32__ub__vga__screen_8h_adad76feab97da661d4015659c7a7f9a8} 
\index{stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}!VGA\_RAM1@{VGA\_RAM1}}
\index{VGA\_RAM1@{VGA\_RAM1}!stm32\_ub\_vga\_screen.h@{stm32\_ub\_vga\_screen.h}}
\doxysubsubsection{VGA\_RAM1}
{\footnotesize\ttfamily uint8\+\_\+t VGA\+\_\+\+RAM1[(\textbf{ VGA\+\_\+\+DISPLAY\+\_\+X}+1) $\ast$\textbf{ VGA\+\_\+\+DISPLAY\+\_\+Y}]\hspace{0.3cm}{\ttfamily [extern]}}

