

================================================================
== Vitis HLS Report for 'generate_udp_64_s'
================================================================
* Date:           Tue Aug 15 18:30:02 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  7.621 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  7.621 ns|  7.621 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.62>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_udp2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_udp2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_udp2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_shift2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %tx_udp2ipFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:82]   --->   Operation 15 'specpipeline' 'specpipeline_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_4_load = load i2 %state_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:96]   --->   Operation 16 'load' 'state_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%header_idx_3_load = load i16 %header_idx_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76]   --->   Operation 17 'load' 'header_idx_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%currWord_data_V = load i64 %header_header_V_3"   --->   Operation 18 'load' 'currWord_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%switch_ln96 = switch i2 %state_4_load, void %sw.bb.i, i2 3, void %sw.bb18.i, i2 1, void %sw.bb3.i, i2 2, void %sw.bb9.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:96]   --->   Operation 19 'switch' 'switch_ln96' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i_262 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_shift2udpFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:126]   --->   Operation 20 'nbreadreq' 'tmp_i_262' <Predicate = (state_4_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %tmp_i_262, void %if.end17.i, void %if.then11.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:126]   --->   Operation 21 'br' 'br_ln126' <Predicate = (state_4_load == 2)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.33ns)   --->   "%tx_shift2udpFifo_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_shift2udpFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:128]   --->   Operation 22 'read' 'tx_shift2udpFifo_read_1' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%currWord_data_V_19 = trunc i128 %tx_shift2udpFifo_read_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:128]   --->   Operation 23 'trunc' 'currWord_data_V_19' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%currWord_last_V_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_shift2udpFifo_read_1, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:128]   --->   Operation 24 'bitselect' 'currWord_last_V_20' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln76_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_3_load, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76]   --->   Operation 25 'bitconcatenate' 'shl_ln76_3' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln76_3 = zext i22 %shl_ln76_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76]   --->   Operation 26 'zext' 'zext_ln76_3' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.38ns)   --->   "%add_ln76_3 = add i23 %zext_ln76_3, i23 64" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76]   --->   Operation 27 'add' 'add_ln76_3' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.21ns)   --->   "%icmp_ln76_3 = icmp_ult  i23 %add_ln76_3, i23 65" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76]   --->   Operation 28 'icmp' 'icmp_ln76_3' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76_3, void %if.else.i167.i, void %if.then.i164.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76]   --->   Operation 29 'br' 'br_ln76' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.18ns)   --->   "%icmp_ln82_3 = icmp_eq  i16 %header_idx_3_load, i16 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:82]   --->   Operation 30 'icmp' 'icmp_ln82_3' <Predicate = (state_4_load == 2 & tmp_i_262 & !icmp_ln76_3)> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.84ns)   --->   "%br_ln82 = br i1 %icmp_ln82_3, void %_ZN12packetHeaderILi64ELi64EE11consumeWordER7ap_uintILi64EE.exit173.i, void %if.then19.i171.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:82]   --->   Operation 31 'br' 'br_ln82' <Predicate = (state_4_load == 2 & tmp_i_262 & !icmp_ln76_3)> <Delay = 0.84>
ST_1 : Operation 32 [1/1] (0.87ns)   --->   "%store_ln85 = store i16 1, i16 %header_idx_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:85]   --->   Operation 32 'store' 'store_ln85' <Predicate = (state_4_load == 2 & tmp_i_262 & !icmp_ln76_3 & icmp_ln82_3)> <Delay = 0.87>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%br_ln86 = br void %_ZN12packetHeaderILi64ELi64EE11consumeWordER7ap_uintILi64EE.exit173.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:86]   --->   Operation 33 'br' 'br_ln86' <Predicate = (state_4_load == 2 & tmp_i_262 & !icmp_ln76_3 & icmp_ln82_3)> <Delay = 0.84>
ST_1 : Operation 34 [1/1] (1.30ns)   --->   "%add_ln79_3 = add i16 %header_idx_3_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:79]   --->   Operation 34 'add' 'add_ln79_3' <Predicate = (state_4_load == 2 & tmp_i_262 & icmp_ln76_3)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.87ns)   --->   "%store_ln79 = store i16 %add_ln79_3, i16 %header_idx_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:79]   --->   Operation 35 'store' 'store_ln79' <Predicate = (state_4_load == 2 & tmp_i_262 & icmp_ln76_3)> <Delay = 0.87>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%br_ln80 = br void %_ZN12packetHeaderILi64ELi64EE11consumeWordER7ap_uintILi64EE.exit173.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80]   --->   Operation 36 'br' 'br_ln80' <Predicate = (state_4_load == 2 & tmp_i_262 & icmp_ln76_3)> <Delay = 0.84>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i128.i32.i32, i128 %tx_shift2udpFifo_read_1, i32 64, i32 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:130]   --->   Operation 37 'partselect' 'tmp' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln132_cast_i)   --->   "%xor_ln132 = xor i1 %currWord_last_V_20, i1 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:132]   --->   Operation 38 'xor' 'xor_ln132' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln132_cast_i = select i1 %xor_ln132, i2 3, i2 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:132]   --->   Operation 39 'select' 'select_ln132_cast_i' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.87ns)   --->   "%store_ln132 = store i2 %select_ln132_cast_i, i2 %state_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:132]   --->   Operation 40 'store' 'store_ln132' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 0.87>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln137 = br void %generate_udp<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:137]   --->   Operation 41 'br' 'br_ln137' <Predicate = (state_4_load == 2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_3_load, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (state_4_load == 1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i22 %shl_ln" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76]   --->   Operation 43 'zext' 'zext_ln76' <Predicate = (state_4_load == 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.38ns)   --->   "%add_ln76 = add i23 %zext_ln76, i23 64" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76]   --->   Operation 44 'add' 'add_ln76' <Predicate = (state_4_load == 1)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.21ns)   --->   "%icmp_ln76 = icmp_ult  i23 %add_ln76, i23 65" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76]   --->   Operation 45 'icmp' 'icmp_ln76' <Predicate = (state_4_load == 1)> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else.i.i, void %if.then.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76]   --->   Operation 46 'br' 'br_ln76' <Predicate = (state_4_load == 1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.18ns)   --->   "%icmp_ln82 = icmp_eq  i16 %header_idx_3_load, i16 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:82]   --->   Operation 47 'icmp' 'icmp_ln82' <Predicate = (state_4_load == 1 & !icmp_ln76)> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %if.then5.i, void %if.then19.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:82]   --->   Operation 48 'br' 'br_ln82' <Predicate = (state_4_load == 1 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.87ns)   --->   "%store_ln85 = store i16 1, i16 %header_idx_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:85]   --->   Operation 49 'store' 'store_ln85' <Predicate = (state_4_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.87>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.then5.i"   --->   Operation 50 'br' 'br_ln0' <Predicate = (state_4_load == 1 & !icmp_ln76 & icmp_ln82)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.30ns)   --->   "%add_ln79 = add i16 %header_idx_3_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:79]   --->   Operation 51 'add' 'add_ln79' <Predicate = (state_4_load == 1 & icmp_ln76)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.87ns)   --->   "%store_ln79 = store i16 %add_ln79, i16 %header_idx_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:79]   --->   Operation 52 'store' 'store_ln79' <Predicate = (state_4_load == 1 & icmp_ln76)> <Delay = 0.87>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %add_ln79, i6 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80]   --->   Operation 53 'bitconcatenate' 'shl_ln8' <Predicate = (state_4_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i22 %shl_ln8" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80]   --->   Operation 54 'zext' 'zext_ln80' <Predicate = (state_4_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.38ns)   --->   "%sub_ln80 = sub i23 64, i23 %zext_ln80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80]   --->   Operation 55 'sub' 'sub_ln80' <Predicate = (state_4_load == 1 & icmp_ln76)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i23 %sub_ln80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80]   --->   Operation 56 'trunc' 'trunc_ln80' <Predicate = (state_4_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %sub_ln80, i32 22" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80]   --->   Operation 57 'bitselect' 'tmp_62' <Predicate = (state_4_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.33ns)   --->   "%sub_ln80_5 = sub i11 0, i11 %trunc_ln80" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80]   --->   Operation 58 'sub' 'sub_ln80_5' <Predicate = (state_4_load == 1 & icmp_ln76)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %sub_ln80_5, i32 3, i32 10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80]   --->   Operation 59 'partselect' 'trunc_ln80_1' <Predicate = (state_4_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.35ns)   --->   "%sub_ln80_6 = sub i8 0, i8 %trunc_ln80_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80]   --->   Operation 60 'sub' 'sub_ln80_6' <Predicate = (state_4_load == 1 & icmp_ln76)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%tmp_63 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sub_ln80_6, i32 3, i32 7" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80]   --->   Operation 61 'partselect' 'tmp_63' <Predicate = (state_4_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%tmp_64 = partselect i5 @_ssdm_op_PartSelect.i5.i23.i32.i32, i23 %sub_ln80, i32 6, i32 10" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80]   --->   Operation 62 'partselect' 'tmp_64' <Predicate = (state_4_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln80)   --->   "%select_ln80 = select i1 %tmp_62, i5 %tmp_63, i5 %tmp_64" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80]   --->   Operation 63 'select' 'select_ln80' <Predicate = (state_4_load == 1 & icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.87ns) (out node of the LUT)   --->   "%icmp_ln80 = icmp_eq  i5 %select_ln80, i5 0" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80]   --->   Operation 64 'icmp' 'icmp_ln80' <Predicate = (state_4_load == 1 & icmp_ln76)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln80, void %if.end6.i, void %if.then5.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:117]   --->   Operation 65 'br' 'br_ln117' <Predicate = (state_4_load == 1 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.87ns)   --->   "%store_ln119 = store i2 2, i2 %state_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:119]   --->   Operation 66 'store' 'store_ln119' <Predicate = (state_4_load == 1 & icmp_ln80) | (state_4_load == 1 & !icmp_ln76)> <Delay = 0.87>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln120 = br void %if.end6.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:120]   --->   Operation 67 'br' 'br_ln120' <Predicate = (state_4_load == 1 & icmp_ln80) | (state_4_load == 1 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_194_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %tx_shift2udpFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:139]   --->   Operation 68 'nbreadreq' 'tmp_194_i' <Predicate = (state_4_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %tmp_194_i, void %if.end26.i, void %if.then20.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:139]   --->   Operation 69 'br' 'br_ln139' <Predicate = (state_4_load == 3)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (2.33ns)   --->   "%tx_shift2udpFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %tx_shift2udpFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:141]   --->   Operation 70 'read' 'tx_shift2udpFifo_read' <Predicate = (state_4_load == 3 & tmp_194_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %tx_shift2udpFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:141]   --->   Operation 71 'bitselect' 'currWord_last_V' <Predicate = (state_4_load == 3 & tmp_194_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %currWord_last_V, void %if.end25.i, void %if.then24.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:143]   --->   Operation 72 'br' 'br_ln143' <Predicate = (state_4_load == 3 & tmp_194_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.87ns)   --->   "%store_ln145 = store i2 0, i2 %state_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:145]   --->   Operation 73 'store' 'store_ln145' <Predicate = (state_4_load == 3 & tmp_194_i & currWord_last_V)> <Delay = 0.87>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln146 = br void %if.end25.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:146]   --->   Operation 74 'br' 'br_ln146' <Predicate = (state_4_load == 3 & tmp_194_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln147 = br void %if.end26.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:147]   --->   Operation 75 'br' 'br_ln147' <Predicate = (state_4_load == 3 & tmp_194_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln148 = br void %generate_udp<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:148]   --->   Operation 76 'br' 'br_ln148' <Predicate = (state_4_load == 3)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %tx_udpMetaFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:99]   --->   Operation 77 'nbreadreq' 'tmp_i' <Predicate = (state_4_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %tmp_i, void %if.end.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:99]   --->   Operation 78 'br' 'br_ln99' <Predicate = (state_4_load == 0)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (2.33ns)   --->   "%tx_udpMetaFifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %tx_udpMetaFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:101]   --->   Operation 79 'read' 'tx_udpMetaFifo_read' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.87ns)   --->   "%store_ln162 = store i16 0, i16 %header_idx_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:162]   --->   Operation 80 'store' 'store_ln162' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.87>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_195_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 8, i32 15"   --->   Operation 81 'partselect' 'tmp_195_i' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i64 %tx_udpMetaFifo_read"   --->   Operation 82 'trunc' 'trunc_ln628' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln628, i8 %tmp_195_i"   --->   Operation 83 'bitconcatenate' 'p_Result_s' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_35 = partset i64 @_ssdm_op_PartSet.i64.i64.i16.i32.i32, i64 %currWord_data_V, i16 %p_Result_s, i32 16, i32 31"   --->   Operation 84 'partset' 'p_Result_35' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_197_i9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 24, i32 31"   --->   Operation 85 'partselect' 'tmp_197_i9' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_198_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 16, i32 23"   --->   Operation 86 'partselect' 'tmp_198_i' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_36 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_198_i, i8 %tmp_197_i9"   --->   Operation 87 'bitconcatenate' 'p_Result_36' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_37 = partset i64 @_ssdm_op_PartSet.i64.i64.i16.i32.i32, i64 %p_Result_35, i16 %p_Result_36, i32 0, i32 15"   --->   Operation 88 'partset' 'p_Result_37' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_199_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 40, i32 47"   --->   Operation 89 'partselect' 'tmp_199_i' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_200_i = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %tx_udpMetaFifo_read, i32 32, i32 39"   --->   Operation 90 'partselect' 'tmp_200_i' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_38 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_200_i, i8 %tmp_199_i"   --->   Operation 91 'bitconcatenate' 'p_Result_38' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_14 = partset i64 @_ssdm_op_PartSet.i64.i64.i16.i32.i32, i64 %p_Result_37, i16 %p_Result_38, i32 32, i32 47"   --->   Operation 92 'partset' 'p_Result_14' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln368 = store i64 %p_Result_14, i64 %header_header_V_3"   --->   Operation 93 'store' 'store_ln368' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.87ns)   --->   "%store_ln108 = store i2 1, i2 %state_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:108]   --->   Operation 94 'store' 'store_ln108' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.87>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln114 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:114]   --->   Operation 95 'br' 'br_ln114' <Predicate = (state_4_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln115 = br void %generate_udp<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:115]   --->   Operation 96 'br' 'br_ln115' <Predicate = (state_4_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.33>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%currWord_data_V_18 = phi i64 %currWord_data_V, void %if.then.i164.i, i64 %currWord_data_V, void %if.then19.i171.i, i64 %currWord_data_V_19, void %if.else.i167.i"   --->   Operation 97 'phi' 'currWord_data_V_18' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i9.i64, i9 %tmp, i64 %currWord_data_V_18" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:130]   --->   Operation 98 'bitconcatenate' 'tmp_s' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i73 %tmp_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:130]   --->   Operation 99 'zext' 'zext_ln130' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (2.33ns)   --->   "%write_ln130 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_udp2ipFifo, i128 %zext_ln130" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:130]   --->   Operation 100 'write' 'write_ln130' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln136 = br void %if.end17.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:136]   --->   Operation 101 'br' 'br_ln136' <Predicate = (state_4_load == 2 & tmp_i_262)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 1, i64 %currWord_data_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:123]   --->   Operation 102 'bitconcatenate' 'or_ln' <Predicate = (state_4_load == 1)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i65 %or_ln" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:123]   --->   Operation 103 'sext' 'sext_ln123' <Predicate = (state_4_load == 1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i72 %sext_ln123" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:123]   --->   Operation 104 'zext' 'zext_ln123' <Predicate = (state_4_load == 1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (2.33ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_udp2ipFifo, i128 %zext_ln123" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:123]   --->   Operation 105 'write' 'write_ln123' <Predicate = (state_4_load == 1)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln124 = br void %generate_udp<64>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:124]   --->   Operation 106 'br' 'br_ln124' <Predicate = (state_4_load == 1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (2.33ns)   --->   "%write_ln142 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %tx_udp2ipFifo, i128 %tx_shift2udpFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 107 'write' 'write_ln142' <Predicate = (state_4_load == 3 & tmp_194_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 108 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 7.62ns
The critical path consists of the following:
	'load' operation ('header_idx_3_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:76) on static variable 'header_idx_3' [21]  (0 ns)
	'add' operation ('add_ln79', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:79) [71]  (1.31 ns)
	'sub' operation ('sub_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80) [75]  (1.39 ns)
	'sub' operation ('sub_ln80_5', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80) [78]  (1.34 ns)
	'sub' operation ('sub_ln80_6', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80) [80]  (1.36 ns)
	'select' operation ('select_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80) [83]  (0 ns)
	'icmp' operation ('icmp_ln80', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:80) [84]  (0.871 ns)
	blocking operation 1.36 ns on control path)

 <State 2>: 2.34ns
The critical path consists of the following:
	fifo write operation ('write_ln142', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:142) on port 'tx_udp2ipFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:142) [101]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
