<profile>

<section name = "Vivado HLS Report for 'dct_2d'" level="0">
<item name = "Date">Fri Mar 13 22:09:05 2015
</item>
<item name = "Version">2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)</item>
<item name = "Project">DCT_HLS_Project</item>
<item name = "Solution">solution4</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">8.00, 6.38, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">759, 759, 759, 759, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dct_1d_fu_222">dct_1d, 37, 37, 37, 37, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_DCT_Loop">312, 312, 39, -, -, 8, no</column>
<column name="- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop">65, 65, 3, 1, 1, 64, yes</column>
<column name="- Col_DCT_Loop">312, 312, 39, -, -, 8, no</column>
<column name="- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop">65, 65, 3, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 124</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">8, 8, 426, 140</column>
<column name="Memory">3, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 104</column>
<column name="Register">-, -, 93, -</column>
<column name="ShiftMemory">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">3, 3, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dct_1d_fu_222">dct_1d, 8, 8, 426, 140</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="col_inbuf_U">dct_2d_col_inbuf, 1, 64, 16, 1, 1024</column>
<column name="row_outbuf_U">dct_2d_row_outbuf, 1, 64, 16, 1, 1024</column>
<column name="col_outbuf_U">dct_2d_row_outbuf, 1, 64, 16, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_4_fu_257_p2">+, 0, 0, 4, 4, 1</column>
<column name="i_5_fu_365_p2">+, 0, 0, 4, 4, 1</column>
<column name="i_6_fu_303_p2">+, 0, 0, 4, 4, 1</column>
<column name="i_7_fu_411_p2">+, 0, 0, 4, 4, 1</column>
<column name="indvar_flatten_next1_fu_377_p2">+, 0, 0, 7, 7, 1</column>
<column name="indvar_flatten_next_fu_269_p2">+, 0, 0, 7, 7, 1</column>
<column name="j_2_fu_397_p2">+, 0, 0, 4, 4, 1</column>
<column name="j_s_fu_289_p2">+, 0, 0, 4, 4, 1</column>
<column name="p_addr1_fu_323_p2">+, 0, 0, 8, 8, 8</column>
<column name="p_addr4_fu_456_p2">+, 0, 0, 8, 8, 8</column>
<column name="p_addr5_fu_348_p2">+, 0, 0, 8, 8, 8</column>
<column name="p_addr7_fu_431_p2">+, 0, 0, 8, 8, 8</column>
<column name="i_1_mid2_fu_281_p3">Select, 0, 0, 4, 1, 1</column>
<column name="i_3_mid2_fu_389_p3">Select, 0, 0, 4, 1, 1</column>
<column name="j_1_mid2_fu_403_p3">Select, 0, 0, 4, 1, 4</column>
<column name="j_mid2_fu_295_p3">Select, 0, 0, 4, 1, 4</column>
<column name="exitcond1_fu_383_p2">icmp, 0, 0, 5, 4, 5</column>
<column name="exitcond4_fu_359_p2">icmp, 0, 0, 5, 4, 5</column>
<column name="exitcond7_fu_251_p2">icmp, 0, 0, 5, 4, 5</column>
<column name="exitcond_flatten1_fu_371_p2">icmp, 0, 0, 8, 7, 8</column>
<column name="exitcond_flatten_fu_263_p2">icmp, 0, 0, 8, 7, 8</column>
<column name="exitcond_fu_275_p2">icmp, 0, 0, 5, 4, 5</column>
<column name="ap_sig_bdd_196">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="col_inbuf_address0">6, 3, 6, 18</column>
<column name="col_outbuf_address0">6, 3, 6, 18</column>
<column name="grp_dct_1d_fu_222_src_q0">16, 3, 16, 48</column>
<column name="grp_dct_1d_fu_222_src_q1">16, 3, 16, 48</column>
<column name="grp_dct_1d_fu_222_tmp_1">4, 3, 4, 12</column>
<column name="grp_dct_1d_fu_222_tmp_11">4, 3, 4, 12</column>
<column name="i_1_reg_165">4, 2, 4, 8</column>
<column name="i_2_reg_176">4, 2, 4, 8</column>
<column name="i_3_reg_210">4, 2, 4, 8</column>
<column name="i_reg_131">4, 2, 4, 8</column>
<column name="indvar_flatten1_reg_188">7, 2, 7, 14</column>
<column name="indvar_flatten_reg_143">7, 2, 7, 14</column>
<column name="j_1_phi_fu_203_p4">4, 2, 4, 8</column>
<column name="j_1_reg_199">4, 2, 4, 8</column>
<column name="j_phi_fu_158_p4">4, 2, 4, 8</column>
<column name="j_reg_154">4, 2, 4, 8</column>
<column name="row_outbuf_address0">6, 3, 6, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 3, 0</column>
<column name="ap_done_reg">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it0">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it1">1, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it2">1, 1, 0</column>
<column name="ap_reg_ppstg_exitcond_flatten1_reg_515_pp1_it1">1, 1, 0</column>
<column name="ap_reg_ppstg_exitcond_flatten_reg_475_pp0_it1">1, 1, 0</column>
<column name="ap_reg_ppstg_i_1_mid2_reg_484_pp0_it1">4, 4, 0</column>
<column name="ap_reg_ppstg_i_3_mid2_reg_524_pp1_it1">4, 4, 0</column>
<column name="ap_reg_ppstg_j_1_mid2_reg_530_pp1_it1">4, 4, 0</column>
<column name="ap_reg_ppstg_j_mid2_reg_490_pp0_it1">4, 4, 0</column>
<column name="exitcond_flatten1_reg_515">1, 1, 0</column>
<column name="exitcond_flatten_reg_475">1, 1, 0</column>
<column name="grp_dct_1d_fu_222_ap_start_ap_start_reg">1, 1, 0</column>
<column name="i_1_mid2_reg_484">4, 4, 0</column>
<column name="i_1_reg_165">4, 4, 0</column>
<column name="i_2_reg_176">4, 4, 0</column>
<column name="i_3_mid2_reg_524">4, 4, 0</column>
<column name="i_3_reg_210">4, 4, 0</column>
<column name="i_4_reg_470">4, 4, 0</column>
<column name="i_5_reg_510">4, 4, 0</column>
<column name="i_reg_131">4, 4, 0</column>
<column name="indvar_flatten1_reg_188">7, 7, 0</column>
<column name="indvar_flatten_reg_143">7, 7, 0</column>
<column name="j_1_mid2_reg_530">4, 4, 0</column>
<column name="j_1_reg_199">4, 4, 0</column>
<column name="j_mid2_reg_490">4, 4, 0</column>
<column name="j_reg_154">4, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_2d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_2d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_2d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_2d, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dct_2d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_2d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_2d, return value</column>
<column name="in_block_address0">out, 6, ap_memory, in_block, array</column>
<column name="in_block_ce0">out, 1, ap_memory, in_block, array</column>
<column name="in_block_q0">in, 16, ap_memory, in_block, array</column>
<column name="in_block_address1">out, 6, ap_memory, in_block, array</column>
<column name="in_block_ce1">out, 1, ap_memory, in_block, array</column>
<column name="in_block_q1">in, 16, ap_memory, in_block, array</column>
<column name="out_block_address0">out, 6, ap_memory, out_block, array</column>
<column name="out_block_ce0">out, 1, ap_memory, out_block, array</column>
<column name="out_block_we0">out, 1, ap_memory, out_block, array</column>
<column name="out_block_d0">out, 16, ap_memory, out_block, array</column>
</table>
</item>
</section>
</profile>
