# Reading pref.tcl
# do DUT_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/4. SPRING 2021/EE214/EXP 3/TopLevel.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:16 on Mar 18,2021
# vcom -reportprogress 300 -93 -work work E:/4. SPRING 2021/EE214/EXP 3/TopLevel.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TopLevel
# -- Compiling architecture Struct of TopLevel
# End time: 16:12:16 on Mar 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/4. SPRING 2021/EE214/EXP 3/scan_reg.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:16 on Mar 18,2021
# vcom -reportprogress 300 -93 -work work E:/4. SPRING 2021/EE214/EXP 3/scan_reg.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Scan_Reg
# -- Compiling architecture behave of Scan_Reg
# End time: 16:12:17 on Mar 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/4. SPRING 2021/EE214/EXP 3/scan_chain.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:17 on Mar 18,2021
# vcom -reportprogress 300 -93 -work work E:/4. SPRING 2021/EE214/EXP 3/scan_chain.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Scan_Chain
# -- Compiling architecture behave of Scan_Chain
# End time: 16:12:17 on Mar 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:17 on Mar 18,2021
# vcom -reportprogress 300 -93 -work work E:/4. SPRING 2021/EE214/EXP 3/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity Invert_1
# -- Compiling architecture Equations of Invert_1
# -- Compiling entity And_2
# -- Compiling architecture Equations of And_2
# -- Compiling entity Nand_2
# -- Compiling architecture Equations of Nand_2
# -- Compiling entity Or_2
# -- Compiling architecture Equations of Or_2
# -- Compiling entity Or_3
# -- Compiling architecture Equations of Or_3
# -- Compiling entity Nor_2
# -- Compiling architecture Equations of Nor_2
# -- Compiling entity Xor_2
# -- Compiling architecture Equations of Xor_2
# -- Compiling entity Xnor_2
# -- Compiling architecture Equations of Xnor_2
# -- Compiling entity Half_Adder
# -- Compiling architecture Equations of Half_Adder
# -- Compiling entity Full_Adder
# -- Compiling architecture Equations of Full_Adder
# -- Compiling entity Four_Bit_Adder
# -- Compiling architecture Equations of Four_Bit_Adder
# -- Compiling entity BCD_Adder
# -- Compiling architecture Equations of BCD_Adder
# -- Compiling entity Eight_Bit_Multiply
# -- Compiling architecture Equations of Eight_Bit_Multiply
# -- Compiling entity Eight_Bit_Adder
# -- Compiling architecture Equations of Eight_Bit_Adder
# End time: 16:12:17 on Mar 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/4. SPRING 2021/EE214/EXP 3/DUT.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:17 on Mar 18,2021
# vcom -reportprogress 300 -93 -work work E:/4. SPRING 2021/EE214/EXP 3/DUT.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 16:12:17 on Mar 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/4. SPRING 2021/EE214/EXP 3/D_FF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:17 on Mar 18,2021
# vcom -reportprogress 300 -93 -work work E:/4. SPRING 2021/EE214/EXP 3/D_FF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package D_FF
# -- Compiling entity dFlipFlop
# -- Compiling architecture struct of dFlipFlop
# End time: 16:12:18 on Mar 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/4. SPRING 2021/EE214/EXP 3/seqDetector.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:18 on Mar 18,2021
# vcom -reportprogress 300 -93 -work work E:/4. SPRING 2021/EE214/EXP 3/seqDetector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package D_FF
# -- Loading package Gates
# -- Compiling entity seqDetector
# -- Compiling architecture struct of seqDetector
# End time: 16:12:18 on Mar 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/4. SPRING 2021/EE214/EXP 3/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:18 on Mar 18,2021
# vcom -reportprogress 300 -93 -work work E:/4. SPRING 2021/EE214/EXP 3/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 16:12:18 on Mar 18,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 16:12:19 on Mar 18,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading work.d_ff
# Loading work.gates
# Loading work.seqdetector(struct)
# Loading work.invert_1(equations)
# Loading work.and_2(equations)
# Loading work.or_2(equations)
# Loading work.dflipflop(struct)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
#    Time: 1080 ns  Iteration: 0  Instance: /testbench
# End time: 16:12:40 on Mar 18,2021, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
