{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714754055474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714754055476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  3 11:34:15 2024 " "Processing started: Fri May  3 11:34:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714754055476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754055476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tanks_test1 -c tanks_test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tanks_test1 -c tanks_test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754055477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714754056463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714754056463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb " "Found entity 1: wb" {  } { { "CPU/wb.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/wb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754063284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "CPU/shifter.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754063334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063334 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rf.sv(57) " "Verilog HDL information at rf.sv(57): always construct contains both blocking and non-blocking assignments" {  } { { "CPU/rf.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/rf.sv" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714754063372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "CPU/rf.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/rf.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754063378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/memwbpipelinereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/memwbpipelinereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWBpipelineReg " "Found entity 1: MEMWBpipelineReg" {  } { { "CPU/MEMWBpipelineReg.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/MEMWBpipelineReg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754063428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "CPU/memory.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754063479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ifidpipelinereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ifidpipelinereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFIDpipelineReg " "Found entity 1: IFIDpipelineReg" {  } { { "CPU/IFIDpipelineReg.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/IFIDpipelineReg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754063521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/idexpipelinereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/idexpipelinereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXpipelineReg " "Found entity 1: IDEXpipelineReg" {  } { { "CPU/IDEXpipelineReg.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/IDEXpipelineReg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754063572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063572 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction HazardDetection.sv(26) " "Verilog HDL syntax error at HazardDetection.sv(26) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CPU/HazardDetection.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/HazardDetection.sv" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1714754063610 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "HazardDetection HazardDetection.sv(3) " "Ignored design unit \"HazardDetection\" at HazardDetection.sv(3) due to previous errors" {  } { { "CPU/HazardDetection.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/HazardDetection.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1714754063613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/hazarddetection.sv 0 0 " "Found 0 design units, including 0 entities, in source file cpu/hazarddetection.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardtomem.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardtomem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardToMEM " "Found entity 1: forwardToMEM" {  } { { "CPU/forwardToMEM.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/forwardToMEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754063669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardtoex.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardtoex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardToEX " "Found entity 1: forwardToEX" {  } { { "CPU/forwardToEX.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/forwardToEX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754063712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardtod.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardtod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardToD " "Found entity 1: forwardToD" {  } { { "CPU/forwardToD.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/forwardToD.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754063754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "CPU/fetch.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/fetch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754063800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063800 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" extension_unit.sv(5) " "Verilog HDL syntax error at extension_unit.sv(5) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "CPU/extension_unit.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/extension_unit.sv" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1714754063838 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "extension_unit extension_unit.sv(3) " "Ignored design unit \"extension_unit\" at extension_unit.sv(3) due to previous errors" {  } { { "CPU/extension_unit.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/extension_unit.sv" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1714754063840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/extension_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file cpu/extension_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/exmempipelinereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/exmempipelinereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEMpipelineReg " "Found entity 1: EXMEMpipelineReg" {  } { { "CPU/EXMEMpipelineReg.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/EXMEMpipelineReg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754063885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "CPU/execute.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/execute.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754063927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/dmem8.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/dmem8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem8 " "Found entity 1: dmem8" {  } { { "CPU/dmem8.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/dmem8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754063967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754063967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "CPU/decode.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "CPU/cpu_tb.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "CPU/control_unit.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/control_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/common_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file cpu/common_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common_def (SystemVerilog) " "Found design unit 1: common_def (SystemVerilog)" {  } { { "CPU/common_def.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/common_def.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/checkforloadtouse.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/checkforloadtouse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheckForLoadToUse " "Found entity 1: CheckForLoadToUse" {  } { { "CPU/CheckForLoadToUse.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/CheckForLoadToUse.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/checkforcontroltouse.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/checkforcontroltouse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheckForControlToUse " "Found entity 1: CheckForControlToUse" {  } { { "CPU/CheckForControlToUse.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/CheckForControlToUse.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/btb_and_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/btb_and_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BTB_and_PC " "Found entity 1: BTB_and_PC" {  } { { "CPU/BTB_and_PC.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/BTB_and_PC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "CPU/branch_unit.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/branch_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/ALU.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/CPU/ALU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/joy2/game_holder.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/joy2/game_holder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interface_to_secondary_FPGA " "Found entity 1: interface_to_secondary_FPGA" {  } { { "Peripherals/JOY2/game_holder.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/JOY2/game_holder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunW " "Found entity 1: BMP_ROM_TankGunW" {  } { { "images_out/BMP_ROM_TankGunW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunsw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunSW " "Found entity 1: BMP_ROM_TankGunSW" {  } { { "images_out/BMP_ROM_TankGunSW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunse.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunse.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunSE " "Found entity 1: BMP_ROM_TankGunSE" {  } { { "images_out/BMP_ROM_TankGunSE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankguns.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankguns.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunS " "Found entity 1: BMP_ROM_TankGunS" {  } { { "images_out/BMP_ROM_TankGunS.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunnw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunnw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunNW " "Found entity 1: BMP_ROM_TankGunNW" {  } { { "images_out/BMP_ROM_TankGunNW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunne.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunne.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunNE " "Found entity 1: BMP_ROM_TankGunNE" {  } { { "images_out/BMP_ROM_TankGunNE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunNE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754064986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754064986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunn.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunn.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunN " "Found entity 1: BMP_ROM_TankGunN" {  } { { "images_out/BMP_ROM_TankGunN.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgune.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgune.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunE " "Found entity 1: BMP_ROM_TankGunE" {  } { { "images_out/BMP_ROM_TankGunE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankGunE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankbasewest.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbasewest.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankBaseWest " "Found entity 1: BMP_ROM_TankBaseWest" {  } { { "images_out/BMP_ROM_TankBaseWest.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseWest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankbasesouth.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbasesouth.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankBaseSouth " "Found entity 1: BMP_ROM_TankBaseSouth" {  } { { "images_out/BMP_ROM_TankBaseSouth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseSouth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankbasenorth.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbasenorth.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankBaseNorth " "Found entity 1: BMP_ROM_TankBaseNorth" {  } { { "images_out/BMP_ROM_TankBaseNorth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseNorth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankbaseeast.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbaseeast.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankBaseEast " "Found entity 1: BMP_ROM_TankBaseEast" {  } { { "images_out/BMP_ROM_TankBaseEast.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_TankBaseEast.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunW " "Found entity 1: BMP_ROM_EnemyTankGunW" {  } { { "images_out/BMP_ROM_EnemyTankGunW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunsw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunSW " "Found entity 1: BMP_ROM_EnemyTankGunSW" {  } { { "images_out/BMP_ROM_EnemyTankGunSW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunSW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunse.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunse.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunSE " "Found entity 1: BMP_ROM_EnemyTankGunSE" {  } { { "images_out/BMP_ROM_EnemyTankGunSE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankguns.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankguns.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunS " "Found entity 1: BMP_ROM_EnemyTankGunS" {  } { { "images_out/BMP_ROM_EnemyTankGunS.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunnw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunnw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunNW " "Found entity 1: BMP_ROM_EnemyTankGunNW" {  } { { "images_out/BMP_ROM_EnemyTankGunNW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunNW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunne.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunne.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunNE " "Found entity 1: BMP_ROM_EnemyTankGunNE" {  } { { "images_out/BMP_ROM_EnemyTankGunNE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunNE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunn.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunn.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunN " "Found entity 1: BMP_ROM_EnemyTankGunN" {  } { { "images_out/BMP_ROM_EnemyTankGunN.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgune.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgune.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunE " "Found entity 1: BMP_ROM_EnemyTankGunE" {  } { { "images_out/BMP_ROM_EnemyTankGunE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankGunE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankbasewest.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbasewest.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankBaseWest " "Found entity 1: BMP_ROM_EnemyTankBaseWest" {  } { { "images_out/BMP_ROM_EnemyTankBaseWest.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseWest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankbasesouth.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbasesouth.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankBaseSouth " "Found entity 1: BMP_ROM_EnemyTankBaseSouth" {  } { { "images_out/BMP_ROM_EnemyTankBaseSouth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseSouth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankbasenorth.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbasenorth.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankBaseNorth " "Found entity 1: BMP_ROM_EnemyTankBaseNorth" {  } { { "images_out/BMP_ROM_EnemyTankBaseNorth.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseNorth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankbaseeast.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbaseeast.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankBaseEast " "Found entity 1: BMP_ROM_EnemyTankBaseEast" {  } { { "images_out/BMP_ROM_EnemyTankBaseEast.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyTankBaseEast.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletW " "Found entity 1: BMP_ROM_EnemyBulletW" {  } { { "images_out/BMP_ROM_EnemyBulletW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754065998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754065998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletsw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletSW " "Found entity 1: BMP_ROM_EnemyBulletSW" {  } { { "images_out/BMP_ROM_EnemyBulletSW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletSW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletse.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletse.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletSE " "Found entity 1: BMP_ROM_EnemyBulletSE" {  } { { "images_out/BMP_ROM_EnemyBulletSE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybullets.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybullets.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletS " "Found entity 1: BMP_ROM_EnemyBulletS" {  } { { "images_out/BMP_ROM_EnemyBulletS.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletnw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletnw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletNW " "Found entity 1: BMP_ROM_EnemyBulletNW" {  } { { "images_out/BMP_ROM_EnemyBulletNW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletNW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletne.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletne.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletNE " "Found entity 1: BMP_ROM_EnemyBulletNE" {  } { { "images_out/BMP_ROM_EnemyBulletNE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletNE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletn.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletn.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletN " "Found entity 1: BMP_ROM_EnemyBulletN" {  } { { "images_out/BMP_ROM_EnemyBulletN.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybullete.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybullete.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletE " "Found entity 1: BMP_ROM_EnemyBulletE" {  } { { "images_out/BMP_ROM_EnemyBulletE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_EnemyBulletE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_crown.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_crown.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_Crown " "Found entity 1: BMP_ROM_Crown" {  } { { "images_out/BMP_ROM_Crown.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_Crown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletW " "Found entity 1: BMP_ROM_BulletW" {  } { { "images_out/BMP_ROM_BulletW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletsw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletSW " "Found entity 1: BMP_ROM_BulletSW" {  } { { "images_out/BMP_ROM_BulletSW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletse.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletse.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletSE " "Found entity 1: BMP_ROM_BulletSE" {  } { { "images_out/BMP_ROM_BulletSE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bullets.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bullets.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletS " "Found entity 1: BMP_ROM_BulletS" {  } { { "images_out/BMP_ROM_BulletS.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletnw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletnw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletNW " "Found entity 1: BMP_ROM_BulletNW" {  } { { "images_out/BMP_ROM_BulletNW.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletne.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletne.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletNE " "Found entity 1: BMP_ROM_BulletNE" {  } { { "images_out/BMP_ROM_BulletNE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletNE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletn.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletn.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletN " "Found entity 1: BMP_ROM_BulletN" {  } { { "images_out/BMP_ROM_BulletN.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bullete.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bullete.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletE " "Found entity 1: BMP_ROM_BulletE" {  } { { "images_out/BMP_ROM_BulletE.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_BulletE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_brick-block.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_brick-block.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_Brick_Block " "Found entity 1: BMP_ROM_Brick_Block" {  } { { "images_out/BMP_ROM_Brick-Block.v" "" { Text "I:/win/554_git/Submission/MainFPGA/images_out/BMP_ROM_Brick-Block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bmp_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bmp_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM " "Found entity 1: BMP_ROM" {  } { { "Peripherals/BMP_ROM.v" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/BMP_ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/vga/videomem.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/vga/videomem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoMem " "Found entity 1: videoMem" {  } { { "Peripherals/VGA/videoMem.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/videoMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754066973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754066973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/vga/vga_timing.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/vga/vga_timing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_timing " "Found entity 1: VGA_timing" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/VGA_timing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067018 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 PlaceBMP.sv(250) " "Verilog HDL Expression warning at PlaceBMP.sv(250): truncated literal to match 6 bits" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 250 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714754067139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/vga/placebmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/vga/placebmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlaceBMP " "Found entity 1: PlaceBMP" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/PlaceBMP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n BMP_display.v(12) " "Verilog HDL Declaration information at BMP_display.v(12): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "Peripherals/VGA/BMP_display.v" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714754067203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/vga/bmp_display.v 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/vga/bmp_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_display " "Found entity 1: BMP_display" {  } { { "Peripherals/VGA/BMP_display.v" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/VGA/BMP_display.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/joystick/spi_m.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/joystick/spi_m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_M " "Found entity 1: SPI_M" {  } { { "Peripherals/Joystick/SPI_M.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/SPI_M.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/joystick/joystick.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/joystick/joystick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 joystick " "Found entity 1: joystick" {  } { { "Peripherals/Joystick/joystick.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/joystick.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/joystick/a2d_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/joystick/a2d_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_intf " "Found entity 1: A2D_intf" {  } { { "Peripherals/Joystick/A2D_intf.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Joystick/A2D_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_wrapper " "Found entity 1: UART_wrapper" {  } { { "Peripherals/Bootloader/UART_wrapper.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "Peripherals/Bootloader/UART_tx.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "receiving RECEIVING UART_rx.sv(10) " "Verilog HDL Declaration information at UART_rx.sv(10): object \"receiving\" differs only in case from object \"RECEIVING\" in the same scope" {  } { { "Peripherals/Bootloader/UART_rx.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_rx.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714754067485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "Peripherals/Bootloader/UART_rx.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "Peripherals/Bootloader/UART.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/circular_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/circular_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circular_queue " "Found entity 1: circular_queue" {  } { { "Peripherals/Bootloader/circular_queue.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/circular_queue.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/bootloader.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/bootloader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bootloader " "Found entity 1: bootloader" {  } { { "Peripherals/Bootloader/bootloader.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/Bootloader/bootloader.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/seg7/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/seg7/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "Peripherals/SEG7/SEG7_LUT_6.v" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/SEG7/SEG7_LUT_6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/seg7/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/seg7/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "Peripherals/SEG7/SEG7_LUT.v" "" { Text "I:/win/554_git/Submission/MainFPGA/Peripherals/SEG7/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanks_test1.v 1 1 " "Found 1 design units, including 1 entities, in source file tanks_test1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tanks_test1 " "Found entity 1: tanks_test1" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Submission/MainFPGA/tanks_test1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n reset_synch.sv(4) " "Verilog HDL Declaration information at reset_synch.sv(4): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "reset_synch.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/reset_synch.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714754067812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synch " "Found entity 1: reset_synch" {  } { { "reset_synch.sv" "" { Text "I:/win/554_git/Submission/MainFPGA/reset_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "I:/win/554_git/Submission/MainFPGA/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754067968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754067968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "I:/win/554_git/Submission/MainFPGA/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714754068018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754068018 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/win/554_git/Submission/MainFPGA/tanks_test1.map.smsg " "Generated suppressed messages file I:/win/554_git/Submission/MainFPGA/tanks_test1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754068261 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714754068598 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May  3 11:34:28 2024 " "Processing ended: Fri May  3 11:34:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714754068598 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714754068598 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714754068598 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754068598 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714754069582 ""}
