<profile>

<section name = "Vitis HLS Report for 'resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2'" level="0">
<item name = "Date">Wed Jun 29 08:15:31 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">pp_pipeline_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 1.892 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 15362, 19.998 ns, 51.202 us, 6, 15362, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_337_1_VITIS_LOOP_342_2">4, 15360, 3, 2, 1, 2 ~ 7680, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 168, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 77, -</column>
<column name="Register">-, -, 164, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln337_1_fu_150_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln337_fu_133_p2">+, 0, 0, 40, 33, 1</column>
<column name="add_ln342_fu_189_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln337_fu_128_p2">icmp, 0, 0, 20, 33, 33</column>
<column name="icmp_ln342_fu_145_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="select_ln337_1_fu_156_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln337_fu_177_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="i_fu_58">9, 2, 2, 4</column>
<column name="indvar_flatten_fu_62">9, 2, 33, 66</column>
<column name="j_fu_54">9, 2, 32, 64</column>
<column name="rgb_mat_data83_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln337_reg_235">33, 0, 33, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_58">2, 0, 2, 0</column>
<column name="icmp_ln337_reg_231">1, 0, 1, 0</column>
<column name="icmp_ln342_reg_245">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_62">33, 0, 33, 0</column>
<column name="j_fu_54">32, 0, 32, 0</column>
<column name="j_load_reg_240">32, 0, 32, 0</column>
<column name="tmp_V_reg_254">24, 0, 24, 0</column>
<column name="trunc_ln337_reg_250">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2, return value</column>
<column name="bound">in, 33, ap_none, bound, scalar</column>
<column name="p_read1">in, 32, ap_none, p_read1, scalar</column>
<column name="line_buffer_V_1_address0">out, 12, ap_memory, line_buffer_V_1, array</column>
<column name="line_buffer_V_1_ce0">out, 1, ap_memory, line_buffer_V_1, array</column>
<column name="line_buffer_V_1_we0">out, 1, ap_memory, line_buffer_V_1, array</column>
<column name="line_buffer_V_1_d0">out, 24, ap_memory, line_buffer_V_1, array</column>
<column name="line_buffer_V_address0">out, 12, ap_memory, line_buffer_V, array</column>
<column name="line_buffer_V_ce0">out, 1, ap_memory, line_buffer_V, array</column>
<column name="line_buffer_V_we0">out, 1, ap_memory, line_buffer_V, array</column>
<column name="line_buffer_V_d0">out, 24, ap_memory, line_buffer_V, array</column>
<column name="rgb_mat_data83_dout">in, 24, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_num_data_valid">in, 2, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_fifo_cap">in, 2, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_empty_n">in, 1, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_read">out, 1, ap_fifo, rgb_mat_data83, pointer</column>
</table>
</item>
</section>
</profile>
